
*** Running vivado
    with args -log lab2_2_2.vds -m64 -mode batch -messageDb vivado.pb -notrace -source lab2_2_2.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source lab2_2_2.tcl -notrace
Command: synth_design -top lab2_2_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in 6 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 937.320 ; gain = 154.520 ; free physical = 4227 ; free virtual = 14302
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab2_2_2' [/home/huchao/Daily-Learning/Verilog/lab2/lab2_2/lab2_2_2/lab2_2_2.srcs/sources_1/new/lab2_2_2.v:23]
INFO: [Synth 8-638] synthesizing module 'lab2_2_1_partA' [/home/huchao/Daily-Learning/Verilog/lab2/lab2_2/lab2_2_2/lab2_2_2.srcs/sources_1/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-638] synthesizing module 'comparator_dataflow' [/home/huchao/Daily-Learning/Verilog/lab2/lab2_2/lab2_2_2/lab2_2_2.srcs/sources_1/new/comparator_dataflow.v:23]
INFO: [Synth 8-256] done synthesizing module 'comparator_dataflow' (1#1) [/home/huchao/Daily-Learning/Verilog/lab2/lab2_2/lab2_2_2/lab2_2_2.srcs/sources_1/new/comparator_dataflow.v:23]
INFO: [Synth 8-638] synthesizing module 'lab2_circuitA_dataflow' [/home/huchao/Daily-Learning/Verilog/lab2/lab2_2/lab2_2_2/lab2_2_2.srcs/sources_1/new/lab2_circuitA_dataflow.v:23]
INFO: [Synth 8-256] done synthesizing module 'lab2_circuitA_dataflow' (2#1) [/home/huchao/Daily-Learning/Verilog/lab2/lab2_2/lab2_2_2/lab2_2_2.srcs/sources_1/new/lab2_circuitA_dataflow.v:23]
INFO: [Synth 8-638] synthesizing module 'lab1_1_1' [/home/huchao/Daily-Learning/Verilog/lab2/lab2_2/lab2_2_2/lab2_2_2.srcs/sources_1/new/lab1_1_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'lab1_1_1' (3#1) [/home/huchao/Daily-Learning/Verilog/lab2/lab2_2/lab2_2_2/lab2_2_2.srcs/sources_1/new/lab1_1_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'lab2_2_1_partA' (4#1) [/home/huchao/Daily-Learning/Verilog/lab2/lab2_2/lab2_2_2/lab2_2_2.srcs/sources_1/new/lab2_2_1_partA.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'v' does not match port width (4) of module 'lab2_2_1_partA' [/home/huchao/Daily-Learning/Verilog/lab2/lab2_2/lab2_2_2/lab2_2_2.srcs/sources_1/new/lab2_2_2.v:30]
WARNING: [Synth 8-3848] Net v in module/entity lab2_2_2 does not have driver. [/home/huchao/Daily-Learning/Verilog/lab2/lab2_2/lab2_2_2/lab2_2_2.srcs/sources_1/new/lab2_2_2.v:30]
INFO: [Synth 8-256] done synthesizing module 'lab2_2_2' (5#1) [/home/huchao/Daily-Learning/Verilog/lab2/lab2_2/lab2_2_2/lab2_2_2.srcs/sources_1/new/lab2_2_2.v:23]
WARNING: [Synth 8-3331] design lab2_2_2 has unconnected port x[3]
WARNING: [Synth 8-3331] design lab2_2_2 has unconnected port x[2]
WARNING: [Synth 8-3331] design lab2_2_2 has unconnected port x[1]
WARNING: [Synth 8-3331] design lab2_2_2 has unconnected port x[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 973.609 ; gain = 190.809 ; free physical = 4188 ; free virtual = 14264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 973.609 ; gain = 190.809 ; free physical = 4188 ; free virtual = 14264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 981.609 ; gain = 198.809 ; free physical = 4188 ; free virtual = 14264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 989.617 ; gain = 206.816 ; free physical = 4180 ; free virtual = 14257
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab2_circuitA_dataflow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1086.621 ; gain = 303.820 ; free physical = 4069 ; free virtual = 14163
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design lab2_2_2 has port y[4] driven by constant 0
WARNING: [Synth 8-3331] design lab2_2_2 has unconnected port x[3]
WARNING: [Synth 8-3331] design lab2_2_2 has unconnected port x[2]
WARNING: [Synth 8-3331] design lab2_2_2 has unconnected port x[1]
WARNING: [Synth 8-3331] design lab2_2_2 has unconnected port x[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4059 ; free virtual = 14152
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4059 ; free virtual = 14152

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4058 ; free virtual = 14152
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4058 ; free virtual = 14152

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4058 ; free virtual = 14152
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4058 ; free virtual = 14152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4058 ; free virtual = 14152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4058 ; free virtual = 14152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4058 ; free virtual = 14152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4058 ; free virtual = 14152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4058 ; free virtual = 14152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4058 ; free virtual = 14152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     5|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4058 ; free virtual = 14152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.629 ; gain = 195.309 ; free physical = 4058 ; free virtual = 14152
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.629 ; gain = 311.828 ; free physical = 4058 ; free virtual = 14152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1161.629 ; gain = 270.309 ; free physical = 3968 ; free virtual = 14086
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1193.648 ; gain = 0.000 ; free physical = 3966 ; free virtual = 14083
INFO: [Common 17-206] Exiting Vivado at Wed May 25 14:02:31 2016...
