# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of meuCpu.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of simulacao64.sv was successful.
# Compile of simulacaobancoderegistrador.sv was successful.
# Compile of simulClocks.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UniControle.sv was successful.
# 15 compiles, 0 failed with no errors.
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:38:37 on Sep 12,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# 
# Top level modules:
# 	bancoReg
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 16:38:37 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:38:38 on Sep 12,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 16:38:38 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 16:38:38 on Sep 12,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(26): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(26): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(26): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(26): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(26): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(26): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "instructions.ver" for writing.
# Invalid argument. (errno = EINVAL)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(284)
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/meminst/memBlock3/altsyncram_component/m_default/altsyncram_inst
# ERROR : cannot write instructions.ver.
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/fnap/Desktop/essecarai/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/fnap/Desktop/essecarai/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:47:29 on Sep 12,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# 
# Top level modules:
# 	bancoReg
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 16:47:29 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:47:29 on Sep 12,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 16:47:29 on Sep 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:47:32 on Sep 12,2019, Elapsed time: 0:08:54
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 16:47:32 on Sep 12,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.register
# Loading work.UniControle
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(26): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(26): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(26): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(26): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(26): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(26): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of meuCpu.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of simulacao64.sv was successful.
# Compile of simulacaobancoderegistrador.sv was successful.
# Compile of simulClocks.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UniControle.sv was successful.
# 15 compiles, 0 failed with no errors.
