#
# Copyright (c) 2015, 2016 Freescale Semiconductor, Inc.
# Copyright 2017-2018 NXP Semiconductors
#
# SPDX-License-Identifier: BSD-3-Clause
#
# Author Rod Dorris <rod.dorris@nxp.com>
#
#------------------------------------------------------------------------------
#
# This file contains the basic architecture definitions that drive the build
#
# -----------------------------------------------------------------------------

CORE_TYPE=a72

 # set to GIC400 or GIC500
GIC=GIC500

 # set to CCI400 or CCN504 or CCN508
INTERCONNECT=CCN508
$(eval $(call add_define,NXP_HAS_CCN508))

 # indicate layerscape chassis level - set to 3=LSCH3 or 2=LSCH2
CHASSIS=3

 # TZC IP Details TZC used is TZC380 or TZC400
TZC_ID=TZC400

 # CONSOLE Details available is NS16550 or PL011
CONSOLE=PL011

 # Platform ERRATAS to be enabled

 # Location of BL2 on OCRAM
 # Required by create_pbl tool.
 # Should match with BL2_BASE in platform_def.h
BL2_BASE		:=	0x1800A000

 # Select the DDR PHY generation to be used
PLAT_DDR_PHY=phy-gen2

 # Max Size of CSF header. Required to define BL2 TEXT LIMIT in soc.def
 # Input to CST create_hdr_esbc tool
CSF_HDR_SZ	?= 0x4000
$(eval $(call add_define,CSF_HDR_SZ))

# Area of OCRAM reserved by ROM code
NXP_ROM_RSVD		:= 0xa000
$(eval $(call add_define,NXP_ROM_RSVD))

 # BL2_HDR_LOC has to be (BL2_BASE + OCRAM_SIZE - NXP_ROM_RSVD - CSF_HDR_SZ)
 # This value should be greater than BL2_TEXT_LIMIT
 # Input to CST create_hdr_isbc tool
 # TODO - can be more here as OCRAM is 256K..Recalculate
BL2_HDR_LOC		?= 0x18014000

# -----------------------------------------------------------------------------

