<profile>

<section name = "Vivado HLS Report for 'sliding_window'" level="0">
<item name = "Date">Sat Feb 15 07:46:52 2025
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">partition_0</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">785, 786, 3.925 us, 3.930 us, 784, 784, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="sliding_window_line_U0">sliding_window_line_s, 784, 785, 3.920 us, 3.925 us, 784, 784, loop rewind(delay=0 initiation interval(s))</column>
<column name="sliding_window_out_U0">sliding_window_out, 784, 785, 3.920 us, 3.925 us, 784, 784, loop rewind(delay=0 initiation interval(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">0, -, 125, 700, -</column>
<column name="Instance">24, -, 781, 2400, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">8, 0, ~0, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="sliding_window_line_U0">sliding_window_line_s, 24, 0, 733, 1695, 0</column>
<column name="sliding_window_out_U0">sliding_window_out, 0, 0, 48, 705, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="frame_buffer_0_0_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_0_1_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_0_2_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_0_3_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_0_4_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_1_0_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_1_1_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_1_2_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_1_3_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_1_4_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_2_0_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_2_1_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_2_2_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_2_3_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_2_4_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_3_0_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_3_1_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_3_2_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_3_3_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_3_4_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_4_0_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_4_1_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_4_2_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_4_3_U">0, 5, 0, -, 2, 16, 32</column>
<column name="frame_buffer_4_4_U">0, 5, 0, -, 2, 16, 32</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="in_V_V_dout">in, 16, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 16, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V1_din">out, 16, ap_fifo, out_V_V1, pointer</column>
<column name="out_V_V1_full_n">in, 1, ap_fifo, out_V_V1, pointer</column>
<column name="out_V_V1_write">out, 1, ap_fifo, out_V_V1, pointer</column>
<column name="out_V_V2_din">out, 16, ap_fifo, out_V_V2, pointer</column>
<column name="out_V_V2_full_n">in, 1, ap_fifo, out_V_V2, pointer</column>
<column name="out_V_V2_write">out, 1, ap_fifo, out_V_V2, pointer</column>
<column name="out_V_V3_din">out, 16, ap_fifo, out_V_V3, pointer</column>
<column name="out_V_V3_full_n">in, 1, ap_fifo, out_V_V3, pointer</column>
<column name="out_V_V3_write">out, 1, ap_fifo, out_V_V3, pointer</column>
<column name="out_V_V4_din">out, 16, ap_fifo, out_V_V4, pointer</column>
<column name="out_V_V4_full_n">in, 1, ap_fifo, out_V_V4, pointer</column>
<column name="out_V_V4_write">out, 1, ap_fifo, out_V_V4, pointer</column>
<column name="out_V_V15_din">out, 16, ap_fifo, out_V_V15, pointer</column>
<column name="out_V_V15_full_n">in, 1, ap_fifo, out_V_V15, pointer</column>
<column name="out_V_V15_write">out, 1, ap_fifo, out_V_V15, pointer</column>
<column name="out_V_V16_din">out, 16, ap_fifo, out_V_V16, pointer</column>
<column name="out_V_V16_full_n">in, 1, ap_fifo, out_V_V16, pointer</column>
<column name="out_V_V16_write">out, 1, ap_fifo, out_V_V16, pointer</column>
<column name="out_V_V17_din">out, 16, ap_fifo, out_V_V17, pointer</column>
<column name="out_V_V17_full_n">in, 1, ap_fifo, out_V_V17, pointer</column>
<column name="out_V_V17_write">out, 1, ap_fifo, out_V_V17, pointer</column>
<column name="out_V_V18_din">out, 16, ap_fifo, out_V_V18, pointer</column>
<column name="out_V_V18_full_n">in, 1, ap_fifo, out_V_V18, pointer</column>
<column name="out_V_V18_write">out, 1, ap_fifo, out_V_V18, pointer</column>
<column name="out_V_V19_din">out, 16, ap_fifo, out_V_V19, pointer</column>
<column name="out_V_V19_full_n">in, 1, ap_fifo, out_V_V19, pointer</column>
<column name="out_V_V19_write">out, 1, ap_fifo, out_V_V19, pointer</column>
<column name="out_V_V210_din">out, 16, ap_fifo, out_V_V210, pointer</column>
<column name="out_V_V210_full_n">in, 1, ap_fifo, out_V_V210, pointer</column>
<column name="out_V_V210_write">out, 1, ap_fifo, out_V_V210, pointer</column>
<column name="out_V_V211_din">out, 16, ap_fifo, out_V_V211, pointer</column>
<column name="out_V_V211_full_n">in, 1, ap_fifo, out_V_V211, pointer</column>
<column name="out_V_V211_write">out, 1, ap_fifo, out_V_V211, pointer</column>
<column name="out_V_V212_din">out, 16, ap_fifo, out_V_V212, pointer</column>
<column name="out_V_V212_full_n">in, 1, ap_fifo, out_V_V212, pointer</column>
<column name="out_V_V212_write">out, 1, ap_fifo, out_V_V212, pointer</column>
<column name="out_V_V213_din">out, 16, ap_fifo, out_V_V213, pointer</column>
<column name="out_V_V213_full_n">in, 1, ap_fifo, out_V_V213, pointer</column>
<column name="out_V_V213_write">out, 1, ap_fifo, out_V_V213, pointer</column>
<column name="out_V_V214_din">out, 16, ap_fifo, out_V_V214, pointer</column>
<column name="out_V_V214_full_n">in, 1, ap_fifo, out_V_V214, pointer</column>
<column name="out_V_V214_write">out, 1, ap_fifo, out_V_V214, pointer</column>
<column name="out_V_V315_din">out, 16, ap_fifo, out_V_V315, pointer</column>
<column name="out_V_V315_full_n">in, 1, ap_fifo, out_V_V315, pointer</column>
<column name="out_V_V315_write">out, 1, ap_fifo, out_V_V315, pointer</column>
<column name="out_V_V316_din">out, 16, ap_fifo, out_V_V316, pointer</column>
<column name="out_V_V316_full_n">in, 1, ap_fifo, out_V_V316, pointer</column>
<column name="out_V_V316_write">out, 1, ap_fifo, out_V_V316, pointer</column>
<column name="out_V_V317_din">out, 16, ap_fifo, out_V_V317, pointer</column>
<column name="out_V_V317_full_n">in, 1, ap_fifo, out_V_V317, pointer</column>
<column name="out_V_V317_write">out, 1, ap_fifo, out_V_V317, pointer</column>
<column name="out_V_V318_din">out, 16, ap_fifo, out_V_V318, pointer</column>
<column name="out_V_V318_full_n">in, 1, ap_fifo, out_V_V318, pointer</column>
<column name="out_V_V318_write">out, 1, ap_fifo, out_V_V318, pointer</column>
<column name="out_V_V319_din">out, 16, ap_fifo, out_V_V319, pointer</column>
<column name="out_V_V319_full_n">in, 1, ap_fifo, out_V_V319, pointer</column>
<column name="out_V_V319_write">out, 1, ap_fifo, out_V_V319, pointer</column>
<column name="out_V_V420_din">out, 16, ap_fifo, out_V_V420, pointer</column>
<column name="out_V_V420_full_n">in, 1, ap_fifo, out_V_V420, pointer</column>
<column name="out_V_V420_write">out, 1, ap_fifo, out_V_V420, pointer</column>
<column name="out_V_V421_din">out, 16, ap_fifo, out_V_V421, pointer</column>
<column name="out_V_V421_full_n">in, 1, ap_fifo, out_V_V421, pointer</column>
<column name="out_V_V421_write">out, 1, ap_fifo, out_V_V421, pointer</column>
<column name="out_V_V422_din">out, 16, ap_fifo, out_V_V422, pointer</column>
<column name="out_V_V422_full_n">in, 1, ap_fifo, out_V_V422, pointer</column>
<column name="out_V_V422_write">out, 1, ap_fifo, out_V_V422, pointer</column>
<column name="out_V_V423_din">out, 16, ap_fifo, out_V_V423, pointer</column>
<column name="out_V_V423_full_n">in, 1, ap_fifo, out_V_V423, pointer</column>
<column name="out_V_V423_write">out, 1, ap_fifo, out_V_V423, pointer</column>
<column name="out_V_V424_din">out, 16, ap_fifo, out_V_V424, pointer</column>
<column name="out_V_V424_full_n">in, 1, ap_fifo, out_V_V424, pointer</column>
<column name="out_V_V424_write">out, 1, ap_fifo, out_V_V424, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sliding_window, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sliding_window, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sliding_window, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sliding_window, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sliding_window, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sliding_window, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, sliding_window, return value</column>
</table>
</item>
</section>
</profile>
