// Seed: 2954737025
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    input  id_2,
    input  id_3,
    input  id_4#(.id_7(1), .id_8(1)),
    output id_5,
    output id_6
);
  always @(negedge id_2);
  assign id_7 = 1;
  type_0 id_9 (
      .id_0(1'b0),
      .id_1(id_2),
      .id_2(""),
      .id_3(1),
      .id_4(id_7),
      .id_5(id_6)
  );
  type_13(
      id_1, id_0, 1
  );
  logic id_10;
  type_15(
      1, 1
  );
  logic id_11, id_12 = 1;
  always @* begin
    SystemTFIdentifier(1, id_7 + "", 1, id_11, id_2);
  end
endmodule
