
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003564                       # Number of seconds simulated
sim_ticks                                  3563852553                       # Number of ticks simulated
final_tick                               533128232490                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 315061                       # Simulator instruction rate (inst/s)
host_op_rate                                   407899                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 283418                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953596                       # Number of bytes of host memory used
host_seconds                                 12574.57                       # Real time elapsed on the host
sim_insts                                  3961757040                       # Number of instructions simulated
sim_ops                                    5129152517                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        81408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       141184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        25600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        24960                       # Number of bytes read from this memory
system.physmem.bytes_read::total               280192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       162304                       # Number of bytes written to this memory
system.physmem.bytes_written::total            162304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          636                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1103                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          200                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          195                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2189                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1268                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1268                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       395078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22842696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       538743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     39615556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       502827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7183238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       538743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7003657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                78620537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       395078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       538743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       502827                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       538743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1975390                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45541727                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45541727                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45541727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       395078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22842696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       538743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     39615556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       502827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7183238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       538743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7003657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              124162264                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8546410                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108945                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551379                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202589                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1261100                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204551                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314629                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8889                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3201525                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17052644                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108945                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519180                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083161                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        666547                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565434                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8406740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4745598     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366193      4.36%     60.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317886      3.78%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342392      4.07%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300869      3.58%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154753      1.84%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101232      1.20%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271339      3.23%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806478     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8406740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363772                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.995299                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370203                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       622964                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3480768                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56114                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876682                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507894                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          954                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20228752                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6345                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876682                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537643                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         274838                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71920                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3365540                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       280109                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19539258                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          404                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        176920                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76087                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27129464                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91092381                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91092381                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10322497                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3325                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1727                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           738121                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1009251                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25759                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       333713                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18413897                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14768543                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29051                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6140873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18776073                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8406740                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756750                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908199                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2986533     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1781039     21.19%     56.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1204275     14.33%     71.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765853      9.11%     80.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       747989      8.90%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       443318      5.27%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337092      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74831      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65810      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8406740                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108461     68.98%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         22026     14.01%     82.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26751     17.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12138584     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200764      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578759     10.69%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848839      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14768543                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.728041                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157242                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010647                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38130116                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24558225                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14354248                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14925785                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26007                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708942                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       229351                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876682                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         201833                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16003                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18417217                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938145                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1009251                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1722                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          747                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237051                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14510341                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484932                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258199                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310000                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057463                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825068                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.697829                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14368763                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14354248                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9360319                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26131302                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.679565                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358203                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6178262                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204698                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7530058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625396                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172660                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3003460     39.89%     39.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042418     27.12%     67.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837040     11.12%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427550      5.68%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367590      4.88%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179792      2.39%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       202512      2.69%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101781      1.35%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367915      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7530058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367915                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25579732                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37712794                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 139670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854641                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854641                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170082                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170082                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65521028                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19679646                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18977070                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8546410                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3070564                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2680855                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196109                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1522766                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1468566                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          221215                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6260                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3600741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17058218                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3070564                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1689781                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3517133                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         962160                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        404691                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1774975                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        78255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8287535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.373051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4770402     57.56%     57.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          175966      2.12%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321796      3.88%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          301468      3.64%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          488050      5.89%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          504076      6.08%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          121668      1.47%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           92677      1.12%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1511432     18.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8287535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359281                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995951                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3715787                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       392224                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3401604                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13731                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        764188                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       338393                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          762                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19101693                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        764188                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3875011                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         134368                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45366                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3254187                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       214414                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18585272                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         73603                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        85087                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24714555                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84621121                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84621121                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16021473                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8693042                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2225                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1076                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           583393                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2832979                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       624955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10304                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       208528                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17581957                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14809091                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20077                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5317287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14621621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8287535                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786911                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841878                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2872294     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1547719     18.68%     53.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1343561     16.21%     69.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       827722      9.99%     79.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       861298     10.39%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       507006      6.12%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       226089      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60440      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41406      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8287535                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59134     66.51%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18779     21.12%     87.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10999     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11632845     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       117818      0.80%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1078      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2526154     17.06%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       531196      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14809091                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732785                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              88912                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006004                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38014702                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22901446                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14326762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14898003                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36516                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       815919                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       153506                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        764188                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          76702                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5581                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17584113                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2832979                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       624955                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1076                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3166                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104431                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220281                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14532127                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2427274                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       276960                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2945254                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2195479                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            517980                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.700378                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14342856                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14326762                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8805952                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21565548                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.676349                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.408334                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10730381                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12209283                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5374879                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196433                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7523347                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.315814                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3449752     45.85%     45.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1606037     21.35%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       890613     11.84%     79.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       304729      4.05%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       291822      3.88%     86.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       122048      1.62%     88.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       321457      4.27%     92.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93549      1.24%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       443340      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7523347                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10730381                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12209283                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2488504                       # Number of memory references committed
system.switch_cpus1.commit.loads              2017055                       # Number of loads committed
system.switch_cpus1.commit.membars               1076                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1909347                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10663693                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       166418                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       443340                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24664169                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35933187                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 258875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10730381                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12209283                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10730381                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.796468                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.796468                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.255543                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.255543                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67175585                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18803932                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19646442                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2152                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8546410                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3161417                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2578686                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212675                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1337090                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1232305                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          339604                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9519                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3160118                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17367649                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3161417                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1571909                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3855567                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1128229                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        515822                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1559949                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       103059                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8444488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.550203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4588921     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          254738      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          475685      5.63%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          472489      5.60%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          293767      3.48%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          233574      2.77%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          147744      1.75%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          138378      1.64%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1839192     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8444488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369912                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.032157                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3297662                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       509327                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3701727                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23023                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        912742                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       533201                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          232                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20835899                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        912742                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3539177                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          99919                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        80738                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3478650                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       333256                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20079102                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        137665                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       102747                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28192456                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93664308                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93664308                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17383306                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10809108                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3546                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1712                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           935169                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1863024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       945842                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11780                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       338143                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18924019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15049622                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29523                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6432208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19685931                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8444488                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.782183                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896074                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2888175     34.20%     34.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1831063     21.68%     55.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1222081     14.47%     70.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       796319      9.43%     79.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       835084      9.89%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       406024      4.81%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       319263      3.78%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        72426      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74053      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8444488                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          93697     72.32%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18274     14.11%     86.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17582     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12589851     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       202162      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1712      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1455200      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       800697      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15049622                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.760929                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             129553                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008608                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38702804                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25359685                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14706198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15179175                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47442                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       729409                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          180                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227648                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        912742                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          51392                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9114                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18927446                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        37791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1863024                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       945842                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1712                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131851                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251287                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14850616                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1389564                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       199002                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2171465                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2104883                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            781901                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.737644                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14711024                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14706198                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9372818                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26891771                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.720746                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348539                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10124927                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12467184                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6460299                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       215024                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7531746                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655285                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.148376                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2850642     37.85%     37.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2113813     28.07%     65.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       878427     11.66%     77.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       437272      5.81%     83.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       436843      5.80%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       175933      2.34%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       178808      2.37%     93.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        95248      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       364760      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7531746                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10124927                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12467184                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1851804                       # Number of memory references committed
system.switch_cpus2.commit.loads              1133610                       # Number of loads committed
system.switch_cpus2.commit.membars               1712                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1799546                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11231993                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257146                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       364760                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26094469                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38768346                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 101922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10124927                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12467184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10124927                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844096                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844096                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.184699                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.184699                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66712112                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20427701                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19137976                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3424                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8546410                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3218278                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2626933                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215416                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1334861                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1261554                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          331685                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9581                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3329125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17479761                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3218278                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1593239                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3786395                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1123819                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        496081                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1620663                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83398                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8518240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.537494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.340468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4731845     55.55%     55.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          313502      3.68%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          461023      5.41%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          321971      3.78%     68.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          225514      2.65%     71.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          217333      2.55%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          133305      1.56%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          285006      3.35%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1828741     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8518240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376565                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.045275                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3423318                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       520045                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3615600                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        52810                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        906461                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       540764                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20934736                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1004                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        906461                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3617022                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          49755                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       191742                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3470848                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       282407                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20307140                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        116887                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        96740                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28495625                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94519804                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94519804                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17495997                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10999577                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3652                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1745                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           844149                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1863289                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       950758                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11591                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       342149                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18916410                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3483                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15095910                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29965                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6329135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19370298                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8518240                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.772187                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.912862                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3048379     35.79%     35.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1682748     19.75%     55.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1262243     14.82%     70.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       820997      9.64%     80.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       813153      9.55%     89.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395367      4.64%     94.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       351126      4.12%     98.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        64334      0.76%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        79893      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8518240                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82090     71.39%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16352     14.22%     85.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16548     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12629043     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       190329      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1738      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1484832      9.84%     94.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       789968      5.23%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15095910                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.766345                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             114990                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007617                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38855014                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25249071                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14676533                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15210900                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47387                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       726270                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          601                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227723                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        906461                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          25848                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4890                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18919895                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65898                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1863289                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       950758                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1745                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4051                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130526                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       117844                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248370                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14816860                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1386535                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       279049                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2158057                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2105170                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            771522                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.733694                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14683004                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14676533                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9508832                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27017834                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.717275                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351946                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10172714                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12539556                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6380339                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3476                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216991                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7611779                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.647388                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.173010                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2918465     38.34%     38.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2176295     28.59%     66.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       821074     10.79%     77.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459995      6.04%     83.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       392162      5.15%     88.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       175373      2.30%     91.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       168842      2.22%     93.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114021      1.50%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       385552      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7611779                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10172714                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12539556                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1860046                       # Number of memory references committed
system.switch_cpus3.commit.loads              1137014                       # Number of loads committed
system.switch_cpus3.commit.membars               1738                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1819411                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11288805                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       259364                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       385552                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26146122                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38746854                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1715                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  28170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10172714                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12539556                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10172714                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.840131                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.840131                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.190291                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.190291                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66545882                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20422109                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19237591                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3476                       # number of misc regfile writes
system.l20.replacements                           647                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          959743                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33415                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.721921                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        12575.415160                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.967312                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   341.584933                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.881419                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19835.151176                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.383771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000335                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010424                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000149                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.605321                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         9169                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   9169                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            3785                       # number of Writeback hits
system.l20.Writeback_hits::total                 3785                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         9169                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9169                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         9169                       # number of overall hits
system.l20.overall_hits::total                   9169                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          636                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  647                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          636                       # number of demand (read+write) misses
system.l20.demand_misses::total                   647                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          636                       # number of overall misses
system.l20.overall_misses::total                  647                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    102559997                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103794760                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    102559997                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103794760                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    102559997                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103794760                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9805                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9816                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         3785                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             3785                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9805                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9816                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9805                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9816                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.064865                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.065913                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.064865                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.065913                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.064865                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.065913                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 161257.856918                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160424.667697                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 161257.856918                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160424.667697                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 161257.856918                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160424.667697                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 490                       # number of writebacks
system.l20.writebacks::total                      490                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          636                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             647                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          636                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              647                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          636                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             647                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     95314750                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     96424883                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     95314750                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     96424883                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     95314750                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     96424883                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.064865                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.065913                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.064865                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.065913                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.064865                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.065913                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149865.959119                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149033.822257                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149865.959119                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149033.822257                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149865.959119                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149033.822257                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1118                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          219549                       # Total number of references to valid blocks.
system.l21.sampled_refs                         33886                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.479047                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         7056.219573                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.934906                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   589.760632                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             4.542289                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25102.542601                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.215339                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000456                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.017998                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000139                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.766069                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4201                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4201                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1577                       # number of Writeback hits
system.l21.Writeback_hits::total                 1577                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4201                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4201                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4201                       # number of overall hits
system.l21.overall_hits::total                   4201                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1103                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1118                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1103                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1118                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1103                       # number of overall misses
system.l21.overall_misses::total                 1118                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2504234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    151328161                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      153832395                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2504234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    151328161                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       153832395                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2504234                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    151328161                       # number of overall miss cycles
system.l21.overall_miss_latency::total      153832395                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5304                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5319                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1577                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1577                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5304                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5319                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5304                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5319                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.207956                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.210190                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.207956                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.210190                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.207956                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.210190                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137196.882140                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 137596.059928                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137196.882140                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 137596.059928                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137196.882140                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 137596.059928                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 381                       # number of writebacks
system.l21.writebacks::total                      381                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1103                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1118                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1103                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1118                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1103                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1118                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    138208383                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    140537417                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    138208383                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    140537417                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    138208383                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    140537417                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.207956                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.210190                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.207956                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.210190                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.207956                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.210190                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 125302.251133                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 125704.308587                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 125302.251133                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 125704.308587                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 125302.251133                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 125704.308587                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           214                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          425738                       # Total number of references to valid blocks.
system.l22.sampled_refs                         32982                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.908192                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         7571.186106                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.976982                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   103.938765                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           117.999366                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         24960.898781                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.231054                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.003172                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.003601                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.761746                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3821                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3821                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1154                       # number of Writeback hits
system.l22.Writeback_hits::total                 1154                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3821                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3821                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3821                       # number of overall hits
system.l22.overall_hits::total                   3821                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          200                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  214                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          200                       # number of demand (read+write) misses
system.l22.demand_misses::total                   214                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          200                       # number of overall misses
system.l22.overall_misses::total                  214                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     31414108                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       33361644                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     31414108                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        33361644                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     31414108                       # number of overall miss cycles
system.l22.overall_miss_latency::total       33361644                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4021                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4035                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1154                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1154                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4021                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4035                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4021                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4035                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.049739                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.053036                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.049739                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.053036                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.049739                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.053036                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 157070.540000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 155895.532710                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 157070.540000                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 155895.532710                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 157070.540000                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 155895.532710                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 201                       # number of writebacks
system.l22.writebacks::total                      201                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          200                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             214                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          200                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              214                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          200                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             214                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     29134030                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     30922946                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     29134030                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     30922946                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     29134030                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     30922946                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.049739                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.053036                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.049739                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.053036                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.049739                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.053036                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145670.150000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 144499.747664                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 145670.150000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 144499.747664                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 145670.150000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 144499.747664                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           210                       # number of replacements
system.l23.tagsinuse                            32768                       # Cycle average of tags in use
system.l23.total_refs                          357357                       # Total number of references to valid blocks.
system.l23.sampled_refs                         32978                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.836224                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        10175.331327                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.961639                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    99.561438                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           164.724298                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         22313.421299                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.310526                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000457                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.003038                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.005027                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.680952                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3215                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3216                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1115                       # number of Writeback hits
system.l23.Writeback_hits::total                 1115                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3215                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3216                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3215                       # number of overall hits
system.l23.overall_hits::total                   3216                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          195                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  210                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          195                       # number of demand (read+write) misses
system.l23.demand_misses::total                   210                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          195                       # number of overall misses
system.l23.overall_misses::total                  210                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3409392                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     32579650                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       35989042                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3409392                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     32579650                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        35989042                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3409392                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     32579650                       # number of overall miss cycles
system.l23.overall_miss_latency::total       35989042                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3410                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3426                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1115                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1115                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3410                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3426                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3410                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3426                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.937500                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.057185                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.061296                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.937500                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.057185                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.061296                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.937500                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.057185                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.061296                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 227292.800000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 167075.128205                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 171376.390476                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 227292.800000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 167075.128205                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 171376.390476                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 227292.800000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 167075.128205                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 171376.390476                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 196                       # number of writebacks
system.l23.writebacks::total                      196                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          195                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             210                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          195                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              210                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          195                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             210                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3239442                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     30349650                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     33589092                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3239442                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     30349650                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     33589092                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3239442                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     30349650                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     33589092                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.057185                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.061296                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.937500                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.057185                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.061296                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.937500                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.057185                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.061296                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 215962.800000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 155639.230769                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 159948.057143                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 215962.800000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 155639.230769                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 159948.057143                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 215962.800000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 155639.230769                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 159948.057143                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.967277                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573084                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.994555                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.967277                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017576                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882960                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565423                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565423                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565423                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565423                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565423                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565423                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565434                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565434                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565434                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565434                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565434                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565434                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9805                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469726                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10061                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17341.191333                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.882780                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.117220                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167980                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167980                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1649                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1649                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944657                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944657                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944657                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944657                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37285                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37300                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37300                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37300                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37300                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1163686412                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1163686412                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1647273                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1647273                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1165333685                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1165333685                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1165333685                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1165333685                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205265                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205265                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981957                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981957                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981957                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981957                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030935                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030935                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018820                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018820                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018820                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018820                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31210.578302                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31210.578302                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 109818.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 109818.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31242.189946                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31242.189946                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31242.189946                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31242.189946                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3785                       # number of writebacks
system.cpu0.dcache.writebacks::total             3785                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27480                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27480                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27495                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27495                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9805                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9805                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9805                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9805                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9805                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9805                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    191629875                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    191629875                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    191629875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    191629875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    191629875                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    191629875                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004947                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004947                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004947                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004947                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19544.097399                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19544.097399                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19544.097399                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19544.097399                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19544.097399                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19544.097399                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.934851                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913240949                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1684946.400369                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.934851                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023934                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868485                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1774959                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1774959                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1774959                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1774959                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1774959                       # number of overall hits
system.cpu1.icache.overall_hits::total        1774959                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688833                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688833                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1774975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1774975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1774975                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1774975                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1774975                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1774975                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5304                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207641959                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5560                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              37345.676079                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.044535                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.955465                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.785330                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.214670                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2201308                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2201308                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       469295                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        469295                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1076                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1076                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1076                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1076                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2670603                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2670603                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2670603                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2670603                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15225                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15225                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15225                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15225                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15225                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15225                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1060374414                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1060374414                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1060374414                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1060374414                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1060374414                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1060374414                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2216533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2216533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       469295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       469295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1076                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1076                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2685828                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2685828                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2685828                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2685828                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006869                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006869                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005669                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005669                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005669                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005669                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 69646.923744                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69646.923744                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 69646.923744                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69646.923744                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 69646.923744                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69646.923744                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1577                       # number of writebacks
system.cpu1.dcache.writebacks::total             1577                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9921                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9921                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9921                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9921                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9921                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9921                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5304                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5304                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5304                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5304                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    180928692                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    180928692                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    180928692                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    180928692                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    180928692                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    180928692                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002393                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002393                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001975                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001975                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001975                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001975                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 34111.744344                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34111.744344                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34111.744344                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34111.744344                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34111.744344                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34111.744344                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.976936                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004519806                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169589.213823                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.976936                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022399                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741950                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1559932                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1559932                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1559932                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1559932                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1559932                       # number of overall hits
system.cpu2.icache.overall_hits::total        1559932                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1559949                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1559949                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1559949                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1559949                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1559949                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1559949                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4021                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153877988                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4277                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35978.019172                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.994310                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.005690                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.863259                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.136741                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1059967                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1059967                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       714833                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        714833                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1712                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1712                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1712                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1712                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1774800                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1774800                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1774800                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1774800                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10388                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10388                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10388                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10388                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10388                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10388                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    363210701                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    363210701                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    363210701                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    363210701                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    363210701                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    363210701                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1070355                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1070355                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       714833                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       714833                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1785188                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1785188                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1785188                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1785188                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009705                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009705                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005819                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005819                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005819                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005819                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34964.449461                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34964.449461                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34964.449461                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34964.449461                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34964.449461                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34964.449461                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1154                       # number of writebacks
system.cpu2.dcache.writebacks::total             1154                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6367                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6367                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6367                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6367                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6367                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6367                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4021                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4021                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4021                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4021                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4021                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4021                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     57433991                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     57433991                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     57433991                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     57433991                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     57433991                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     57433991                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002252                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002252                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002252                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002252                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14283.509326                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14283.509326                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14283.509326                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14283.509326                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14283.509326                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14283.509326                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.960803                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007971209                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181755.863636                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.960803                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025578                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740322                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1620644                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1620644                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1620644                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1620644                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1620644                       # number of overall hits
system.cpu3.icache.overall_hits::total        1620644                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4062742                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4062742                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4062742                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4062742                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4062742                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4062742                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1620663                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1620663                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1620663                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1620663                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1620663                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1620663                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 213828.526316                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 213828.526316                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 213828.526316                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 213828.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 213828.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 213828.526316                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3429043                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3429043                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3429043                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3429043                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3429043                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3429043                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 214315.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 214315.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 214315.187500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 214315.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 214315.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 214315.187500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3410                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148919190                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3666                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40621.710311                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   214.696582                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    41.303418                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.838659                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.161341                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1055453                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1055453                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       719556                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        719556                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1741                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1738                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1775009                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1775009                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1775009                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1775009                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6881                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6881                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6881                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6881                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6881                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6881                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    209708873                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    209708873                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    209708873                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    209708873                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    209708873                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    209708873                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1062334                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1062334                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       719556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       719556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1781890                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1781890                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1781890                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1781890                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006477                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006477                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003862                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003862                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003862                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003862                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30476.511118                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30476.511118                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 30476.511118                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30476.511118                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 30476.511118                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30476.511118                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1115                       # number of writebacks
system.cpu3.dcache.writebacks::total             1115                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3471                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3471                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3471                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3471                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3471                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3471                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3410                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3410                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3410                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3410                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3410                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3410                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     59252322                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     59252322                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     59252322                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     59252322                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     59252322                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     59252322                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001914                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001914                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001914                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001914                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17376.047507                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17376.047507                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17376.047507                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17376.047507                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17376.047507                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17376.047507                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
