
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.24
 Yosys 0.16+65 (git sha1 03bd62bb8, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vhdl camellia.vhd camellia_if.vhd control.vhd datapath.vhd f.vhd fl.vhd sbox1.vhd sbox2.vhd sbox3.vhd sbox4.vhd

yosys> verific -vhdl camellia.vhd camellia_if.vhd control.vhd datapath.vhd f.vhd fl.vhd sbox1.vhd sbox2.vhd sbox3.vhd sbox4.vhd

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-INFO [VHDL-1504] default VHDL library search path is now "/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008"
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'camellia.vhd'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'ieee.std_logic_1164' from file '/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/ieee/std_logic_1164.vdb'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'std.standard' from file '/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/std/standard.vdb'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'std.textio' from file '/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/std/textio.vdb'
VERIFIC-INFO [VHDL-1012] camellia.vhd:30: analyzing entity 'camellia'
VERIFIC-INFO [VHDL-1010] camellia.vhd:54: analyzing architecture 'rtl'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'camellia_if.vhd'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'ieee.std_logic_unsigned' from file '/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/ieee/std_logic_unsigned.vdb'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'ieee.std_logic_arith' from file '/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/ieee/std_logic_arith.vdb'
VERIFIC-INFO [VHDL-1012] camellia_if.vhd:32: analyzing entity 'camellia_if'
VERIFIC-INFO [VHDL-1010] camellia_if.vhd:49: analyzing architecture 'rtl'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'control.vhd'
VERIFIC-INFO [VHDL-1012] control.vhd:30: analyzing entity 'control'
VERIFIC-INFO [VHDL-1010] control.vhd:57: analyzing architecture 'rtl'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'datapath.vhd'
VERIFIC-INFO [VHDL-1012] datapath.vhd:30: analyzing entity 'datapath'
VERIFIC-INFO [VHDL-1010] datapath.vhd:45: analyzing architecture 'rtl'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'f.vhd'
VERIFIC-INFO [VHDL-1012] f.vhd:30: analyzing entity 'f'
VERIFIC-INFO [VHDL-1010] f.vhd:38: analyzing architecture 'rtl'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'fl.vhd'
VERIFIC-INFO [VHDL-1012] fl.vhd:31: analyzing entity 'fl'
VERIFIC-INFO [VHDL-1010] fl.vhd:42: analyzing architecture 'rtl'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'sbox1.vhd'
VERIFIC-INFO [VHDL-1012] sbox1.vhd:31: analyzing entity 'sbox1'
VERIFIC-INFO [VHDL-1010] sbox1.vhd:38: analyzing architecture 'rtl'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'sbox2.vhd'
VERIFIC-INFO [VHDL-1012] sbox2.vhd:31: analyzing entity 'sbox2'
VERIFIC-INFO [VHDL-1010] sbox2.vhd:38: analyzing architecture 'rtl'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'sbox3.vhd'
VERIFIC-INFO [VHDL-1012] sbox3.vhd:31: analyzing entity 'sbox3'
VERIFIC-INFO [VHDL-1010] sbox3.vhd:38: analyzing architecture 'rtl'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'sbox4.vhd'
VERIFIC-INFO [VHDL-1012] sbox4.vhd:31: analyzing entity 'sbox4'
VERIFIC-INFO [VHDL-1010] sbox4.vhd:38: analyzing architecture 'rtl'

yosys> synth_rs -top CAMELLIA_IF -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.47

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top CAMELLIA_IF

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VHDL-1067] camellia_if.vhd:32: processing 'CAMELLIA_IF(RTL)'
VERIFIC-INFO [VHDL-1067] camellia.vhd:30: processing 'camellia(RTL)'
VERIFIC-INFO [VHDL-1067] datapath.vhd:30: processing 'datapath(RTL)'
VERIFIC-INFO [VHDL-1067] f.vhd:30: processing 'F(RTL)'
VERIFIC-INFO [VHDL-1067] sbox1.vhd:31: processing 'SBOX1(RTL)'
VERIFIC-INFO [VHDL-1067] sbox2.vhd:31: processing 'SBOX2(RTL)'
VERIFIC-INFO [VHDL-1067] sbox3.vhd:31: processing 'SBOX3(RTL)'
VERIFIC-INFO [VHDL-1067] sbox4.vhd:31: processing 'SBOX4(RTL)'
VERIFIC-INFO [VHDL-1067] fl.vhd:31: processing 'FL(RTL)'
VERIFIC-INFO [VHDL-1067] control.vhd:30: processing 'control(RTL)'
VERIFIC-WARNING [VHDL-1251] control.vhd:721: 'reg_k_len' should be on the sensitivity list of the process
VERIFIC-WARNING [VHDL-1251] control.vhd:773: 'reg_k_len' should be on the sensitivity list of the process
VERIFIC-WARNING [VHDL-1613] control.vhd:819: incomplete sensitivity list specified; assuming completeness
Importing module CAMELLIA_IF.
Importing module camellia(RTL).
Importing module control(RTL).
Importing module datapath(RTL).
Importing module F(RTL).
Importing module FL(RTL).
Importing module SBOX1(RTL).
Importing module SBOX2(RTL).
Importing module SBOX3(RTL).
Importing module SBOX4(RTL).

3.3.1. Analyzing design hierarchy..
Top module:  \CAMELLIA_IF
Used module:     \camellia(RTL)
Used module:         \control(RTL)
Used module:         \datapath(RTL)
Used module:             \FL(RTL)
Used module:             \F(RTL)
Used module:                 \SBOX4(RTL)
Used module:                     \SBOX1(RTL)
Used module:                 \SBOX3(RTL)
Used module:                 \SBOX2(RTL)

3.3.2. Analyzing design hierarchy..
Top module:  \CAMELLIA_IF
Used module:     \camellia(RTL)
Used module:         \control(RTL)
Used module:         \datapath(RTL)
Used module:             \FL(RTL)
Used module:             \F(RTL)
Used module:                 \SBOX4(RTL)
Used module:                     \SBOX1(RTL)
Used module:                 \SBOX3(RTL)
Used module:                 \SBOX2(RTL)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module SBOX4(RTL).
Optimizing module SBOX3(RTL).
Optimizing module SBOX2(RTL).
Optimizing module SBOX1(RTL).
Optimizing module FL(RTL).
Optimizing module F(RTL).
Optimizing module datapath(RTL).
<suppressed ~1 debug messages>
Optimizing module control(RTL).
<suppressed ~35 debug messages>
Optimizing module camellia(RTL).
Optimizing module CAMELLIA_IF.
<suppressed ~5 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module SBOX4(RTL).
Deleting now unused module SBOX3(RTL).
Deleting now unused module SBOX2(RTL).
Deleting now unused module SBOX1(RTL).
Deleting now unused module FL(RTL).
Deleting now unused module F(RTL).
Deleting now unused module datapath(RTL).
Deleting now unused module control(RTL).
Deleting now unused module camellia(RTL).
<suppressed ~16 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 2 unused cells and 3282 unused wires.
<suppressed ~146 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module CAMELLIA_IF...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $verific$i78$camellia_if.vhd:200$642: \int_out_rdy -> 1'1
      Replacing known input bits on port A of cell $verific$i84$camellia_if.vhd:206$646: \int_out_rdy -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
    New ctrl vector for $pmux cell $flatten\core.\CTRL.$verific$select_512$control.vhd:637$2840: { $auto$opt_reduce.cc:134:opt_pmux$3828 $flatten\core.\CTRL.$verific$n34317$2369 $flatten\core.\CTRL.$verific$n34318$2370 }
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 1 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$s_key_rdy_reg$camellia_if.vhd:146$615 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $verific$s_data_rdy_reg$camellia_if.vhd:181$634 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $verific$reg_next_key_reg$camellia_if.vhd:146$612 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $verific$reg_next_data_reg$camellia_if.vhd:181$631 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $verific$reg_key_reg$camellia_if.vhd:146$614 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $verific$reg_dout_reg$camellia_if.vhd:208$652 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $verific$reg_din_reg$camellia_if.vhd:181$633 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $verific$key_count_reg$camellia_if.vhd:146$613 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $verific$int_out_rdy_reg$camellia_if.vhd:208$651 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $verific$dout_count_reg$camellia_if.vhd:208$650 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $verific$din_count_reg$camellia_if.vhd:181$632 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\DP.$verific$reg_sel_reg$datapath.vhd:144$3551 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\DP.$verific$reg_mux2_pxor_reg$datapath.vhd:144$3550 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\DP.$verific$reg_fli_out_reg$datapath.vhd:144$3548 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\DP.$verific$reg_fl_out_reg$datapath.vhd:144$3547 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\DP.$verific$reg_f_out_xor_reg$datapath.vhd:144$3549 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$reg_kr_s_reg$control.vhd:690$2874 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$reg_kr_reg$control.vhd:690$2873 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$reg_kl_s_reg$control.vhd:690$2871 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$reg_kl_reg$control.vhd:690$2870 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$reg_kb_s_reg$control.vhd:690$2879 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$reg_kb_reg$control.vhd:690$2878 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$reg_ka_s_reg$control.vhd:690$2877 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$reg_ka_reg$control.vhd:690$2876 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$reg_k_len_reg$control.vhd:690$2872 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$reg_enc_dec_reg$control.vhd:690$2880 ($aldff) from module CAMELLIA_IF.
Removing never-active async load on $flatten\core.\CTRL.$verific$prexor_sel_reg$control.vhd:690$2883 ($aldff) from module CAMELLIA_IF.
Removing never-active async load on $flatten\core.\CTRL.$verific$postxor_sel_reg$control.vhd:690$2884 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$output_rdy_reg$control.vhd:690$2886 ($aldff) from module CAMELLIA_IF.
Removing never-active async load on $flatten\core.\CTRL.$verific$k2_sel_reg$control.vhd:690$2881 ($aldff) from module CAMELLIA_IF.
Removing never-active async load on $flatten\core.\CTRL.$verific$k1_sel_reg$control.vhd:690$2875 ($aldff) from module CAMELLIA_IF.
Removing never-active async load on $flatten\core.\CTRL.$verific$data_to_reg$control.vhd:690$2882 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$REGISTERS_UPDATE.coming_from_key_reg$control.vhd:690$2869 ($aldff) from module CAMELLIA_IF.
Changing const-value async load to async reset on $flatten\core.\CTRL.$verific$PS_reg$control.vhd:703$2901 ($aldff) from module CAMELLIA_IF.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking CAMELLIA_IF.core.CTRL.postxor_sel as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking CAMELLIA_IF.core.CTRL.prexor_sel as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$s_key_rdy_reg$camellia_if.vhd:146$615 ($adff) from module CAMELLIA_IF (D = $verific$n2119$19, Q = \s_key_rdy).
Adding EN signal on $verific$s_data_rdy_reg$camellia_if.vhd:181$634 ($adff) from module CAMELLIA_IF (D = $verific$n2808$26, Q = \s_data_rdy).
Adding EN signal on $verific$reg_next_key_reg$camellia_if.vhd:146$612 ($adff) from module CAMELLIA_IF (D = $verific$n1843$7, Q = \reg_next_key).
Adding EN signal on $verific$reg_next_data_reg$camellia_if.vhd:181$631 ($adff) from module CAMELLIA_IF (D = $verific$n2669$22, Q = \reg_next_data).
Adding EN signal on $verific$reg_key_reg$camellia_if.vhd:146$614 ($adff) from module CAMELLIA_IF (D = $verific$n1578$39, Q = { \reg_key [0] \reg_key [1] \reg_key [2] \reg_key [3] \reg_key [4] \reg_key [5] \reg_key [6] \reg_key [7] \reg_key [8] \reg_key [9] \reg_key [10] \reg_key [11] \reg_key [12] \reg_key [13] \reg_key [14] \reg_key [15] \reg_key [16] \reg_key [17] \reg_key [18] \reg_key [19] \reg_key [20] \reg_key [21] \reg_key [22] \reg_key [23] \reg_key [24] \reg_key [25] \reg_key [26] \reg_key [27] \reg_key [28] \reg_key [29] \reg_key [30] \reg_key [31] \reg_key [32] \reg_key [33] \reg_key [34] \reg_key [35] \reg_key [36] \reg_key [37] \reg_key [38] \reg_key [39] \reg_key [40] \reg_key [41] \reg_key [42] \reg_key [43] \reg_key [44] \reg_key [45] \reg_key [46] \reg_key [47] \reg_key [48] \reg_key [49] \reg_key [50] \reg_key [51] \reg_key [52] \reg_key [53] \reg_key [54] \reg_key [55] \reg_key [56] \reg_key [57] \reg_key [58] \reg_key [59] \reg_key [60] \reg_key [61] \reg_key [62] \reg_key [63] \reg_key [64] \reg_key [65] \reg_key [66] \reg_key [67] \reg_key [68] \reg_key [69] \reg_key [70] \reg_key [71] \reg_key [72] \reg_key [73] \reg_key [74] \reg_key [75] \reg_key [76] \reg_key [77] \reg_key [78] \reg_key [79] \reg_key [80] \reg_key [81] \reg_key [82] \reg_key [83] \reg_key [84] \reg_key [85] \reg_key [86] \reg_key [87] \reg_key [88] \reg_key [89] \reg_key [90] \reg_key [91] \reg_key [92] \reg_key [93] \reg_key [94] \reg_key [95] \reg_key [96] \reg_key [97] \reg_key [98] \reg_key [99] \reg_key [100] \reg_key [101] \reg_key [102] \reg_key [103] \reg_key [104] \reg_key [105] \reg_key [106] \reg_key [107] \reg_key [108] \reg_key [109] \reg_key [110] \reg_key [111] \reg_key [112] \reg_key [113] \reg_key [114] \reg_key [115] \reg_key [116] \reg_key [117] \reg_key [118] \reg_key [119] \reg_key [120] \reg_key [121] \reg_key [122] \reg_key [123] \reg_key [124] \reg_key [125] \reg_key [126] \reg_key [127] \reg_key [128] \reg_key [129] \reg_key [130] \reg_key [131] \reg_key [132] \reg_key [133] \reg_key [134] \reg_key [135] \reg_key [136] \reg_key [137] \reg_key [138] \reg_key [139] \reg_key [140] \reg_key [141] \reg_key [142] \reg_key [143] \reg_key [144] \reg_key [145] \reg_key [146] \reg_key [147] \reg_key [148] \reg_key [149] \reg_key [150] \reg_key [151] \reg_key [152] \reg_key [153] \reg_key [154] \reg_key [155] \reg_key [156] \reg_key [157] \reg_key [158] \reg_key [159] \reg_key [160] \reg_key [161] \reg_key [162] \reg_key [163] \reg_key [164] \reg_key [165] \reg_key [166] \reg_key [167] \reg_key [168] \reg_key [169] \reg_key [170] \reg_key [171] \reg_key [172] \reg_key [173] \reg_key [174] \reg_key [175] \reg_key [176] \reg_key [177] \reg_key [178] \reg_key [179] \reg_key [180] \reg_key [181] \reg_key [182] \reg_key [183] \reg_key [184] \reg_key [185] \reg_key [186] \reg_key [187] \reg_key [188] \reg_key [189] \reg_key [190] \reg_key [191] \reg_key [192] \reg_key [193] \reg_key [194] \reg_key [195] \reg_key [196] \reg_key [197] \reg_key [198] \reg_key [199] \reg_key [200] \reg_key [201] \reg_key [202] \reg_key [203] \reg_key [204] \reg_key [205] \reg_key [206] \reg_key [207] \reg_key [208] \reg_key [209] \reg_key [210] \reg_key [211] \reg_key [212] \reg_key [213] \reg_key [214] \reg_key [215] \reg_key [216] \reg_key [217] \reg_key [218] \reg_key [219] \reg_key [220] \reg_key [221] \reg_key [222] \reg_key [223] \reg_key [224] \reg_key [225] \reg_key [226] \reg_key [227] \reg_key [228] \reg_key [229] \reg_key [230] \reg_key [231] \reg_key [232] \reg_key [233] \reg_key [234] \reg_key [235] \reg_key [236] \reg_key [237] \reg_key [238] \reg_key [239] \reg_key [240] \reg_key [241] \reg_key [242] \reg_key [243] \reg_key [244] \reg_key [245] \reg_key [246] \reg_key [247] \reg_key [248] \reg_key [249] \reg_key [250] \reg_key [251] \reg_key [252] \reg_key [253] \reg_key [254] \reg_key [255] }).
Adding EN signal on $verific$reg_dout_reg$camellia_if.vhd:208$652 ($adff) from module CAMELLIA_IF (D = $verific$n3628$62, Q = { \reg_dout [0] \reg_dout [1] \reg_dout [2] \reg_dout [3] \reg_dout [4] \reg_dout [5] \reg_dout [6] \reg_dout [7] \reg_dout [8] \reg_dout [9] \reg_dout [10] \reg_dout [11] \reg_dout [12] \reg_dout [13] \reg_dout [14] \reg_dout [15] \reg_dout [16] \reg_dout [17] \reg_dout [18] \reg_dout [19] \reg_dout [20] \reg_dout [21] \reg_dout [22] \reg_dout [23] \reg_dout [24] \reg_dout [25] \reg_dout [26] \reg_dout [27] \reg_dout [28] \reg_dout [29] \reg_dout [30] \reg_dout [31] \reg_dout [32] \reg_dout [33] \reg_dout [34] \reg_dout [35] \reg_dout [36] \reg_dout [37] \reg_dout [38] \reg_dout [39] \reg_dout [40] \reg_dout [41] \reg_dout [42] \reg_dout [43] \reg_dout [44] \reg_dout [45] \reg_dout [46] \reg_dout [47] \reg_dout [48] \reg_dout [49] \reg_dout [50] \reg_dout [51] \reg_dout [52] \reg_dout [53] \reg_dout [54] \reg_dout [55] \reg_dout [56] \reg_dout [57] \reg_dout [58] \reg_dout [59] \reg_dout [60] \reg_dout [61] \reg_dout [62] \reg_dout [63] \reg_dout [64] \reg_dout [65] \reg_dout [66] \reg_dout [67] \reg_dout [68] \reg_dout [69] \reg_dout [70] \reg_dout [71] \reg_dout [72] \reg_dout [73] \reg_dout [74] \reg_dout [75] \reg_dout [76] \reg_dout [77] \reg_dout [78] \reg_dout [79] \reg_dout [80] \reg_dout [81] \reg_dout [82] \reg_dout [83] \reg_dout [84] \reg_dout [85] \reg_dout [86] \reg_dout [87] \reg_dout [88] \reg_dout [89] \reg_dout [90] \reg_dout [91] \reg_dout [92] \reg_dout [93] \reg_dout [94] \reg_dout [95] \reg_dout [96] \reg_dout [97] \reg_dout [98] \reg_dout [99] \reg_dout [100] \reg_dout [101] \reg_dout [102] \reg_dout [103] \reg_dout [104] \reg_dout [105] \reg_dout [106] \reg_dout [107] \reg_dout [108] \reg_dout [109] \reg_dout [110] \reg_dout [111] \reg_dout [112] \reg_dout [113] \reg_dout [114] \reg_dout [115] \reg_dout [116] \reg_dout [117] \reg_dout [118] \reg_dout [119] \reg_dout [120] \reg_dout [121] \reg_dout [122] \reg_dout [123] \reg_dout [124] \reg_dout [125] \reg_dout [126] \reg_dout [127] }).
Adding EN signal on $verific$reg_din_reg$camellia_if.vhd:181$633 ($adff) from module CAMELLIA_IF (D = { \reg_din [16] \reg_din [17] \reg_din [18] \reg_din [19] \reg_din [20] \reg_din [21] \reg_din [22] \reg_din [23] \reg_din [24] \reg_din [25] \reg_din [26] \reg_din [27] \reg_din [28] \reg_din [29] \reg_din [30] \reg_din [31] \reg_din [32] \reg_din [33] \reg_din [34] \reg_din [35] \reg_din [36] \reg_din [37] \reg_din [38] \reg_din [39] \reg_din [40] \reg_din [41] \reg_din [42] \reg_din [43] \reg_din [44] \reg_din [45] \reg_din [46] \reg_din [47] \reg_din [48] \reg_din [49] \reg_din [50] \reg_din [51] \reg_din [52] \reg_din [53] \reg_din [54] \reg_din [55] \reg_din [56] \reg_din [57] \reg_din [58] \reg_din [59] \reg_din [60] \reg_din [61] \reg_din [62] \reg_din [63] \reg_din [64] \reg_din [65] \reg_din [66] \reg_din [67] \reg_din [68] \reg_din [69] \reg_din [70] \reg_din [71] \reg_din [72] \reg_din [73] \reg_din [74] \reg_din [75] \reg_din [76] \reg_din [77] \reg_din [78] \reg_din [79] \reg_din [80] \reg_din [81] \reg_din [82] \reg_din [83] \reg_din [84] \reg_din [85] \reg_din [86] \reg_din [87] \reg_din [88] \reg_din [89] \reg_din [90] \reg_din [91] \reg_din [92] \reg_din [93] \reg_din [94] \reg_din [95] \reg_din [96] \reg_din [97] \reg_din [98] \reg_din [99] \reg_din [100] \reg_din [101] \reg_din [102] \reg_din [103] \reg_din [104] \reg_din [105] \reg_din [106] \reg_din [107] \reg_din [108] \reg_din [109] \reg_din [110] \reg_din [111] \reg_din [112] \reg_din [113] \reg_din [114] \reg_din [115] \reg_din [116] \reg_din [117] \reg_din [118] \reg_din [119] \reg_din [120] \reg_din [121] \reg_din [122] \reg_din [123] \reg_din [124] \reg_din [125] \reg_din [126] \reg_din [127] \data_in [0] \data_in [1] \data_in [2] \data_in [3] \data_in [4] \data_in [5] \data_in [6] \data_in [7] \data_in [8] \data_in [9] \data_in [10] \data_in [11] \data_in [12] \data_in [13] \data_in [14] \data_in [15] }, Q = { \reg_din [0] \reg_din [1] \reg_din [2] \reg_din [3] \reg_din [4] \reg_din [5] \reg_din [6] \reg_din [7] \reg_din [8] \reg_din [9] \reg_din [10] \reg_din [11] \reg_din [12] \reg_din [13] \reg_din [14] \reg_din [15] \reg_din [16] \reg_din [17] \reg_din [18] \reg_din [19] \reg_din [20] \reg_din [21] \reg_din [22] \reg_din [23] \reg_din [24] \reg_din [25] \reg_din [26] \reg_din [27] \reg_din [28] \reg_din [29] \reg_din [30] \reg_din [31] \reg_din [32] \reg_din [33] \reg_din [34] \reg_din [35] \reg_din [36] \reg_din [37] \reg_din [38] \reg_din [39] \reg_din [40] \reg_din [41] \reg_din [42] \reg_din [43] \reg_din [44] \reg_din [45] \reg_din [46] \reg_din [47] \reg_din [48] \reg_din [49] \reg_din [50] \reg_din [51] \reg_din [52] \reg_din [53] \reg_din [54] \reg_din [55] \reg_din [56] \reg_din [57] \reg_din [58] \reg_din [59] \reg_din [60] \reg_din [61] \reg_din [62] \reg_din [63] \reg_din [64] \reg_din [65] \reg_din [66] \reg_din [67] \reg_din [68] \reg_din [69] \reg_din [70] \reg_din [71] \reg_din [72] \reg_din [73] \reg_din [74] \reg_din [75] \reg_din [76] \reg_din [77] \reg_din [78] \reg_din [79] \reg_din [80] \reg_din [81] \reg_din [82] \reg_din [83] \reg_din [84] \reg_din [85] \reg_din [86] \reg_din [87] \reg_din [88] \reg_din [89] \reg_din [90] \reg_din [91] \reg_din [92] \reg_din [93] \reg_din [94] \reg_din [95] \reg_din [96] \reg_din [97] \reg_din [98] \reg_din [99] \reg_din [100] \reg_din [101] \reg_din [102] \reg_din [103] \reg_din [104] \reg_din [105] \reg_din [106] \reg_din [107] \reg_din [108] \reg_din [109] \reg_din [110] \reg_din [111] \reg_din [112] \reg_din [113] \reg_din [114] \reg_din [115] \reg_din [116] \reg_din [117] \reg_din [118] \reg_din [119] \reg_din [120] \reg_din [121] \reg_din [122] \reg_din [123] \reg_din [124] \reg_din [125] \reg_din [126] \reg_din [127] }).
Adding EN signal on $verific$dout_count_reg$camellia_if.vhd:208$650 ($adff) from module CAMELLIA_IF (D = $verific$n3624$61, Q = \dout_count).
Adding EN signal on $flatten\core.\CTRL.$verific$sel_reg$control.vhd:690$2887 ($dff) from module CAMELLIA_IF (D = $flatten\core.\CTRL.$verific$n34380$2385, Q = \core.CTRL.sel).
Adding EN signal on $flatten\core.\CTRL.$verific$prexor_sel_reg$control.vhd:690$2883 ($dff) from module CAMELLIA_IF (D = $flatten\core.\CTRL.$verific$n34319$2664, Q = \core.CTRL.prexor_sel).
Adding EN signal on $flatten\core.\CTRL.$verific$postxor_sel_reg$control.vhd:690$2884 ($dff) from module CAMELLIA_IF (D = $flatten\core.\CTRL.$verific$n34356$2673, Q = \core.CTRL.postxor_sel).
Adding EN signal on $flatten\core.\CTRL.$verific$newdata_reg$control.vhd:690$2885 ($dff) from module CAMELLIA_IF (D = $flatten\core.\CTRL.$verific$n34364$2376, Q = \core.CTRL.newdata).
Adding EN signal on $flatten\core.\CTRL.$verific$key_acq_reg$control.vhd:690$2888 ($dff) from module CAMELLIA_IF (D = $flatten\core.\CTRL.$verific$n34384$2387, Q = \core.CTRL.key_acq).
Adding EN signal on $flatten\core.\CTRL.$verific$k2_sel_reg$control.vhd:690$2881 ($dff) from module CAMELLIA_IF (D = $flatten\core.\CTRL.$verific$n33888$2652, Q = \core.CTRL.k2_sel).
Adding EN signal on $flatten\core.\CTRL.$verific$k1_sel_reg$control.vhd:690$2875 ($dff) from module CAMELLIA_IF (D = $flatten\core.\CTRL.$verific$n33366$2647, Q = \core.CTRL.k1_sel).
Adding EN signal on $flatten\core.\CTRL.$verific$data_to_reg$control.vhd:690$2882 ($dff) from module CAMELLIA_IF (D = $flatten\core.\CTRL.$verific$n34151$2655, Q = { \core.CTRL.data_to [0] \core.CTRL.data_to [1] \core.CTRL.data_to [2] \core.CTRL.data_to [3] \core.CTRL.data_to [4] \core.CTRL.data_to [5] \core.CTRL.data_to [6] \core.CTRL.data_to [7] \core.CTRL.data_to [8] \core.CTRL.data_to [9] \core.CTRL.data_to [10] \core.CTRL.data_to [11] \core.CTRL.data_to [12] \core.CTRL.data_to [13] \core.CTRL.data_to [14] \core.CTRL.data_to [15] \core.CTRL.data_to [16] \core.CTRL.data_to [17] \core.CTRL.data_to [18] \core.CTRL.data_to [19] \core.CTRL.data_to [20] \core.CTRL.data_to [21] \core.CTRL.data_to [22] \core.CTRL.data_to [23] \core.CTRL.data_to [24] \core.CTRL.data_to [25] \core.CTRL.data_to [26] \core.CTRL.data_to [27] \core.CTRL.data_to [28] \core.CTRL.data_to [29] \core.CTRL.data_to [30] \core.CTRL.data_to [31] \core.CTRL.data_to [32] \core.CTRL.data_to [33] \core.CTRL.data_to [34] \core.CTRL.data_to [35] \core.CTRL.data_to [36] \core.CTRL.data_to [37] \core.CTRL.data_to [38] \core.CTRL.data_to [39] \core.CTRL.data_to [40] \core.CTRL.data_to [41] \core.CTRL.data_to [42] \core.CTRL.data_to [43] \core.CTRL.data_to [44] \core.CTRL.data_to [45] \core.CTRL.data_to [46] \core.CTRL.data_to [47] \core.CTRL.data_to [48] \core.CTRL.data_to [49] \core.CTRL.data_to [50] \core.CTRL.data_to [51] \core.CTRL.data_to [52] \core.CTRL.data_to [53] \core.CTRL.data_to [54] \core.CTRL.data_to [55] \core.CTRL.data_to [56] \core.CTRL.data_to [57] \core.CTRL.data_to [58] \core.CTRL.data_to [59] \core.CTRL.data_to [60] \core.CTRL.data_to [61] \core.CTRL.data_to [62] \core.CTRL.data_to [63] \core.CTRL.data_to [64] \core.CTRL.data_to [65] \core.CTRL.data_to [66] \core.CTRL.data_to [67] \core.CTRL.data_to [68] \core.CTRL.data_to [69] \core.CTRL.data_to [70] \core.CTRL.data_to [71] \core.CTRL.data_to [72] \core.CTRL.data_to [73] \core.CTRL.data_to [74] \core.CTRL.data_to [75] \core.CTRL.data_to [76] \core.CTRL.data_to [77] \core.CTRL.data_to [78] \core.CTRL.data_to [79] \core.CTRL.data_to [80] \core.CTRL.data_to [81] \core.CTRL.data_to [82] \core.CTRL.data_to [83] \core.CTRL.data_to [84] \core.CTRL.data_to [85] \core.CTRL.data_to [86] \core.CTRL.data_to [87] \core.CTRL.data_to [88] \core.CTRL.data_to [89] \core.CTRL.data_to [90] \core.CTRL.data_to [91] \core.CTRL.data_to [92] \core.CTRL.data_to [93] \core.CTRL.data_to [94] \core.CTRL.data_to [95] \core.CTRL.data_to [96] \core.CTRL.data_to [97] \core.CTRL.data_to [98] \core.CTRL.data_to [99] \core.CTRL.data_to [100] \core.CTRL.data_to [101] \core.CTRL.data_to [102] \core.CTRL.data_to [103] \core.CTRL.data_to [104] \core.CTRL.data_to [105] \core.CTRL.data_to [106] \core.CTRL.data_to [107] \core.CTRL.data_to [108] \core.CTRL.data_to [109] \core.CTRL.data_to [110] \core.CTRL.data_to [111] \core.CTRL.data_to [112] \core.CTRL.data_to [113] \core.CTRL.data_to [114] \core.CTRL.data_to [115] \core.CTRL.data_to [116] \core.CTRL.data_to [117] \core.CTRL.data_to [118] \core.CTRL.data_to [119] \core.CTRL.data_to [120] \core.CTRL.data_to [121] \core.CTRL.data_to [122] \core.CTRL.data_to [123] \core.CTRL.data_to [124] \core.CTRL.data_to [125] \core.CTRL.data_to [126] \core.CTRL.data_to [127] }).
Adding EN signal on $flatten\core.\CTRL.$verific$data_acq_reg$control.vhd:690$2889 ($dff) from module CAMELLIA_IF (D = $flatten\core.\CTRL.$verific$n34388$2389, Q = \core.CTRL.data_acq).

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 11 unused cells and 11 unused wires.
<suppressed ~12 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.
<suppressed ~6 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell CAMELLIA_IF.$verific$add_8$../vhdl_packages/vhdl_2008/src/syn_arit.vhd:838$591 ($add).
Removed top 1 bits (of 4) from port B of cell CAMELLIA_IF.$verific$equal_22$camellia_if.vhd:136$600 ($eq).
Removed top 1 bits (of 2) from port B of cell CAMELLIA_IF.$verific$equal_26$camellia_if.vhd:137$604 ($eq).
Removed top 2 bits (of 3) from port B of cell CAMELLIA_IF.$verific$add_45$../vhdl_packages/vhdl_2008/src/syn_arit.vhd:838$618 ($add).
Removed top 2 bits (of 3) from port B of cell CAMELLIA_IF.$verific$add_70$../vhdl_packages/vhdl_2008/src/syn_arit.vhd:838$636 ($add).
Removed top 1 bits (of 2) from port B of cell CAMELLIA_IF.$auto$opt_dff.cc:195:make_patterns_logic$3846 ($ne).
Removed top 2 bits (of 16) from mux cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$mux_734$control.vhd:573$2778 ($mux).
Removed top 1 bits (of 56) from mux cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$mux_732$control.vhd:546$2909 ($mux).
Removed top 5 bits (of 6) from mux cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$mux_605$control.vhd:735$2904 ($mux).
Removed top 2 bits (of 3) from mux cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$mux_504$control.vhd:633$2832 ($mux).
Removed top 1 bits (of 3) from mux cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$mux_505$control.vhd:634$2833 ($mux).
Removed top 4 bits (of 6) from port A of cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$equal_507$control.vhd:621$2834 ($eq).
Removed top 3 bits (of 6) from port A of cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$equal_509$control.vhd:623$2835 ($eq).
Removed top 3 bits (of 6) from port A of cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$equal_510$control.vhd:625$2836 ($eq).
Removed top 1 bits (of 2) from mux cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$mux_517$control.vhd:646$2842 ($mux).
Removed top 1 bits (of 6) from port A of cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$equal_525$control.vhd:640$2847 ($eq).
Removed top 2 bits (of 6) from port A of cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$equal_543$control.vhd:672$2859 ($eq).
Removed top 1 bits (of 6) from port A of cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$equal_544$control.vhd:672$2860 ($eq).
Removed top 1 bits (of 6) from port A of cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$equal_545$control.vhd:672$2861 ($eq).
Removed top 5 bits (of 6) from port A of cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$equal_551$control.vhd:678$2865 ($eq).
Removed top 3 bits (of 6) from port A of cell CAMELLIA_IF.$flatten\core.\CTRL.$verific$equal_555$control.vhd:684$2867 ($eq).
Removed top 1 bits (of 4) from wire CAMELLIA_IF.$flatten\core.\CTRL.$verific$n28197$2599.
Removed top 2 bits (of 4) from wire CAMELLIA_IF.$flatten\core.\CTRL.$verific$n30197$2621.
Removed top 2 bits (of 3) from wire CAMELLIA_IF.$flatten\core.\CTRL.$verific$n34302$2661.
Removed top 1 bits (of 3) from wire CAMELLIA_IF.$flatten\core.\CTRL.$verific$n34306$2662.
Removed top 1 bits (of 2) from wire CAMELLIA_IF.$flatten\core.\CTRL.$verific$n34331$2667.
Removed top 5 bits (of 6) from wire CAMELLIA_IF.$flatten\core.\CTRL.$verific$n35831$2693.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 4 unused cells and 12 unused wires.
<suppressed ~5 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module CAMELLIA_IF:
  creating $macc model for $verific$add_45$../vhdl_packages/vhdl_2008/src/syn_arit.vhd:838$618 ($add).
  creating $macc model for $verific$add_70$../vhdl_packages/vhdl_2008/src/syn_arit.vhd:838$636 ($add).
  creating $macc model for $verific$add_8$../vhdl_packages/vhdl_2008/src/syn_arit.vhd:838$591 ($add).
  creating $alu model for $macc $verific$add_8$../vhdl_packages/vhdl_2008/src/syn_arit.vhd:838$591.
  creating $alu model for $macc $verific$add_70$../vhdl_packages/vhdl_2008/src/syn_arit.vhd:838$636.
  creating $alu model for $macc $verific$add_45$../vhdl_packages/vhdl_2008/src/syn_arit.vhd:838$618.
  creating $alu cell for $verific$add_45$../vhdl_packages/vhdl_2008/src/syn_arit.vhd:838$618: $auto$alumacc.cc:485:replace_alu$3896
  creating $alu cell for $verific$add_70$../vhdl_packages/vhdl_2008/src/syn_arit.vhd:838$636: $auto$alumacc.cc:485:replace_alu$3899
  creating $alu cell for $verific$add_8$../vhdl_packages/vhdl_2008/src/syn_arit.vhd:838$591: $auto$alumacc.cc:485:replace_alu$3902
  created 3 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.19.9. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== CAMELLIA_IF ===

   Number of wires:                469
   Number of wire bits:          21512
   Number of public wires:         223
   Number of public wire bits:    8276
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     $adff                          21
     $adffe                          8
     $alu                            3
     $and                            7
     $bmux                          28
     $dffe                           9
     $eq                            15
     $logic_not                      3
     $mux                           76
     $ne                             2
     $not                            5
     $or                            10
     $reduce_and                     1
     $reduce_bool                    5
     $reduce_or                      3
     $xor                           25


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== CAMELLIA_IF ===

   Number of wires:                469
   Number of wire bits:          21512
   Number of public wires:         223
   Number of public wire bits:    8276
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     $adff                          21
     $adffe                          8
     $alu                            3
     $and                            7
     $bmux                          28
     $dffe                           9
     $eq                            15
     $logic_not                      3
     $mux                           76
     $ne                             2
     $not                            5
     $or                            10
     $reduce_and                     1
     $reduce_bool                    5
     $reduce_or                      3
     $xor                           25


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> stat

3.24. Printing statistics.

=== CAMELLIA_IF ===

   Number of wires:                469
   Number of wire bits:          21512
   Number of public wires:         223
   Number of public wire bits:    8276
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     $adff                          21
     $adffe                          8
     $alu                            3
     $and                            7
     $bmux                          28
     $dffe                           9
     $eq                            15
     $logic_not                      3
     $mux                           76
     $ne                             2
     $not                            5
     $or                            10
     $reduce_and                     1
     $reduce_bool                    5
     $reduce_or                      3
     $xor                           25


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~747 debug messages>

yosys> stat

3.26. Printing statistics.

=== CAMELLIA_IF ===

   Number of wires:                809
   Number of wire bits:         110875
   Number of public wires:         223
   Number of public wire bits:    8276
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             100575
     $_AND_                         92
     $_DFFE_PN_                    144
     $_DFFE_PP0P_                  517
     $_DFFE_PP1P_                    2
     $_DFF_PP0_                   1300
     $_MUX_                      97514
     $_NOT_                         96
     $_OR_                         165
     $_XOR_                        745


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.
<suppressed ~57965 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
<suppressed ~23673 debug messages>
Removed a total of 7891 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$86174 ($_DFFE_PN_) from module CAMELLIA_IF (D = $auto$rtlil.cc:2464:Mux$3877 [2], Q = \core.CTRL.prexor_sel [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$86173 ($_DFFE_PN_) from module CAMELLIA_IF (D = $auto$wreduce.cc:454:run$3869 [1], Q = \core.CTRL.prexor_sel [1], rval = 1'0).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 7 unused cells and 266 unused wires.
<suppressed ~8 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.
<suppressed ~337 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$86177 ($_DFFE_PN_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84540 [2], Q = \core.CTRL.k2_sel [2]).
Adding EN signal on $auto$ff.cc:262:slice$86176 ($_DFFE_PN_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84540 [1], Q = \core.CTRL.k2_sel [1]).
Adding EN signal on $auto$ff.cc:262:slice$86175 ($_DFFE_PN_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84540 [0], Q = \core.CTRL.k2_sel [0]).
Adding EN signal on $auto$ff.cc:262:slice$86165 ($_DFFE_PN_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$52028 [3], Q = \core.CTRL.k1_sel [3]).
Adding EN signal on $auto$ff.cc:262:slice$86164 ($_DFFE_PN_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$52028 [2], Q = \core.CTRL.k1_sel [2]).
Adding EN signal on $auto$ff.cc:262:slice$86163 ($_DFFE_PN_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$52028 [1], Q = \core.CTRL.k1_sel [1]).
Adding EN signal on $auto$ff.cc:262:slice$86162 ($_DFFE_PN_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$52028 [0], Q = \core.CTRL.k1_sel [0]).
Adding EN signal on $auto$ff.cc:262:slice$86161 ($_DFF_PP0_) from module CAMELLIA_IF (D = \enc_dec, Q = \core.CTRL.reg_enc_dec).
Adding EN signal on $auto$ff.cc:262:slice$86160 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [127], Q = \core.CTRL.reg_kb_s [0]).
Adding EN signal on $auto$ff.cc:262:slice$86159 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [126], Q = \core.CTRL.reg_kb_s [1]).
Adding EN signal on $auto$ff.cc:262:slice$86158 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [125], Q = \core.CTRL.reg_kb_s [2]).
Adding EN signal on $auto$ff.cc:262:slice$86157 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [124], Q = \core.CTRL.reg_kb_s [3]).
Adding EN signal on $auto$ff.cc:262:slice$86156 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [123], Q = \core.CTRL.reg_kb_s [4]).
Adding EN signal on $auto$ff.cc:262:slice$86155 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [122], Q = \core.CTRL.reg_kb_s [5]).
Adding EN signal on $auto$ff.cc:262:slice$86154 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [121], Q = \core.CTRL.reg_kb_s [6]).
Adding EN signal on $auto$ff.cc:262:slice$86153 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [120], Q = \core.CTRL.reg_kb_s [7]).
Adding EN signal on $auto$ff.cc:262:slice$86152 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [119], Q = \core.CTRL.reg_kb_s [8]).
Adding EN signal on $auto$ff.cc:262:slice$86151 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [118], Q = \core.CTRL.reg_kb_s [9]).
Adding EN signal on $auto$ff.cc:262:slice$86150 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [117], Q = \core.CTRL.reg_kb_s [10]).
Adding EN signal on $auto$ff.cc:262:slice$86149 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [116], Q = \core.CTRL.reg_kb_s [11]).
Adding EN signal on $auto$ff.cc:262:slice$86148 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [115], Q = \core.CTRL.reg_kb_s [12]).
Adding EN signal on $auto$ff.cc:262:slice$86147 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [114], Q = \core.CTRL.reg_kb_s [13]).
Adding EN signal on $auto$ff.cc:262:slice$86146 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [113], Q = \core.CTRL.reg_kb_s [14]).
Adding EN signal on $auto$ff.cc:262:slice$86145 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [112], Q = \core.CTRL.reg_kb_s [15]).
Adding EN signal on $auto$ff.cc:262:slice$86144 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [111], Q = \core.CTRL.reg_kb_s [16]).
Adding EN signal on $auto$ff.cc:262:slice$86143 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [110], Q = \core.CTRL.reg_kb_s [17]).
Adding EN signal on $auto$ff.cc:262:slice$86142 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [109], Q = \core.CTRL.reg_kb_s [18]).
Adding EN signal on $auto$ff.cc:262:slice$86141 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [108], Q = \core.CTRL.reg_kb_s [19]).
Adding EN signal on $auto$ff.cc:262:slice$86140 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [107], Q = \core.CTRL.reg_kb_s [20]).
Adding EN signal on $auto$ff.cc:262:slice$86139 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [106], Q = \core.CTRL.reg_kb_s [21]).
Adding EN signal on $auto$ff.cc:262:slice$86138 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [105], Q = \core.CTRL.reg_kb_s [22]).
Adding EN signal on $auto$ff.cc:262:slice$86137 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [104], Q = \core.CTRL.reg_kb_s [23]).
Adding EN signal on $auto$ff.cc:262:slice$86136 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [103], Q = \core.CTRL.reg_kb_s [24]).
Adding EN signal on $auto$ff.cc:262:slice$86135 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [102], Q = \core.CTRL.reg_kb_s [25]).
Adding EN signal on $auto$ff.cc:262:slice$86134 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [101], Q = \core.CTRL.reg_kb_s [26]).
Adding EN signal on $auto$ff.cc:262:slice$86133 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [100], Q = \core.CTRL.reg_kb_s [27]).
Adding EN signal on $auto$ff.cc:262:slice$86132 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [99], Q = \core.CTRL.reg_kb_s [28]).
Adding EN signal on $auto$ff.cc:262:slice$86131 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [98], Q = \core.CTRL.reg_kb_s [29]).
Adding EN signal on $auto$ff.cc:262:slice$86130 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [97], Q = \core.CTRL.reg_kb_s [30]).
Adding EN signal on $auto$ff.cc:262:slice$86129 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [96], Q = \core.CTRL.reg_kb_s [31]).
Adding EN signal on $auto$ff.cc:262:slice$86128 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [95], Q = \core.CTRL.reg_kb_s [32]).
Adding EN signal on $auto$ff.cc:262:slice$86127 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [94], Q = \core.CTRL.reg_kb_s [33]).
Adding EN signal on $auto$ff.cc:262:slice$86126 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [93], Q = \core.CTRL.reg_kb_s [34]).
Adding EN signal on $auto$ff.cc:262:slice$86125 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [92], Q = \core.CTRL.reg_kb_s [35]).
Adding EN signal on $auto$ff.cc:262:slice$86124 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [91], Q = \core.CTRL.reg_kb_s [36]).
Adding EN signal on $auto$ff.cc:262:slice$86123 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [90], Q = \core.CTRL.reg_kb_s [37]).
Adding EN signal on $auto$ff.cc:262:slice$86122 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [89], Q = \core.CTRL.reg_kb_s [38]).
Adding EN signal on $auto$ff.cc:262:slice$86121 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [88], Q = \core.CTRL.reg_kb_s [39]).
Adding EN signal on $auto$ff.cc:262:slice$86120 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [87], Q = \core.CTRL.reg_kb_s [40]).
Adding EN signal on $auto$ff.cc:262:slice$86119 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [86], Q = \core.CTRL.reg_kb_s [41]).
Adding EN signal on $auto$ff.cc:262:slice$86118 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [85], Q = \core.CTRL.reg_kb_s [42]).
Adding EN signal on $auto$ff.cc:262:slice$86117 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [84], Q = \core.CTRL.reg_kb_s [43]).
Adding EN signal on $auto$ff.cc:262:slice$86116 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [83], Q = \core.CTRL.reg_kb_s [44]).
Adding EN signal on $auto$ff.cc:262:slice$86115 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [82], Q = \core.CTRL.reg_kb_s [45]).
Adding EN signal on $auto$ff.cc:262:slice$86114 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [81], Q = \core.CTRL.reg_kb_s [46]).
Adding EN signal on $auto$ff.cc:262:slice$86113 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [80], Q = \core.CTRL.reg_kb_s [47]).
Adding EN signal on $auto$ff.cc:262:slice$86112 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [79], Q = \core.CTRL.reg_kb_s [48]).
Adding EN signal on $auto$ff.cc:262:slice$86111 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [78], Q = \core.CTRL.reg_kb_s [49]).
Adding EN signal on $auto$ff.cc:262:slice$86110 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [77], Q = \core.CTRL.reg_kb_s [50]).
Adding EN signal on $auto$ff.cc:262:slice$86109 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [76], Q = \core.CTRL.reg_kb_s [51]).
Adding EN signal on $auto$ff.cc:262:slice$86108 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [75], Q = \core.CTRL.reg_kb_s [52]).
Adding EN signal on $auto$ff.cc:262:slice$86107 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [74], Q = \core.CTRL.reg_kb_s [53]).
Adding EN signal on $auto$ff.cc:262:slice$86106 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [73], Q = \core.CTRL.reg_kb_s [54]).
Adding EN signal on $auto$ff.cc:262:slice$86105 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [72], Q = \core.CTRL.reg_kb_s [55]).
Adding EN signal on $auto$ff.cc:262:slice$86104 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [71], Q = \core.CTRL.reg_kb_s [56]).
Adding EN signal on $auto$ff.cc:262:slice$86103 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [70], Q = \core.CTRL.reg_kb_s [57]).
Adding EN signal on $auto$ff.cc:262:slice$86102 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [69], Q = \core.CTRL.reg_kb_s [58]).
Adding EN signal on $auto$ff.cc:262:slice$86101 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [68], Q = \core.CTRL.reg_kb_s [59]).
Adding EN signal on $auto$ff.cc:262:slice$86100 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [67], Q = \core.CTRL.reg_kb_s [60]).
Adding EN signal on $auto$ff.cc:262:slice$86099 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [66], Q = \core.CTRL.reg_kb_s [61]).
Adding EN signal on $auto$ff.cc:262:slice$86098 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [65], Q = \core.CTRL.reg_kb_s [62]).
Adding EN signal on $auto$ff.cc:262:slice$86097 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [64], Q = \core.CTRL.reg_kb_s [63]).
Adding EN signal on $auto$ff.cc:262:slice$86096 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [63], Q = \core.CTRL.reg_kb_s [64]).
Adding EN signal on $auto$ff.cc:262:slice$86095 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [62], Q = \core.CTRL.reg_kb_s [65]).
Adding EN signal on $auto$ff.cc:262:slice$86094 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [61], Q = \core.CTRL.reg_kb_s [66]).
Adding EN signal on $auto$ff.cc:262:slice$86093 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [60], Q = \core.CTRL.reg_kb_s [67]).
Adding EN signal on $auto$ff.cc:262:slice$86092 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [59], Q = \core.CTRL.reg_kb_s [68]).
Adding EN signal on $auto$ff.cc:262:slice$86091 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [58], Q = \core.CTRL.reg_kb_s [69]).
Adding EN signal on $auto$ff.cc:262:slice$86090 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [57], Q = \core.CTRL.reg_kb_s [70]).
Adding EN signal on $auto$ff.cc:262:slice$86089 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [56], Q = \core.CTRL.reg_kb_s [71]).
Adding EN signal on $auto$ff.cc:262:slice$86088 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [55], Q = \core.CTRL.reg_kb_s [72]).
Adding EN signal on $auto$ff.cc:262:slice$86087 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [54], Q = \core.CTRL.reg_kb_s [73]).
Adding EN signal on $auto$ff.cc:262:slice$86086 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [53], Q = \core.CTRL.reg_kb_s [74]).
Adding EN signal on $auto$ff.cc:262:slice$86085 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [52], Q = \core.CTRL.reg_kb_s [75]).
Adding EN signal on $auto$ff.cc:262:slice$86084 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [51], Q = \core.CTRL.reg_kb_s [76]).
Adding EN signal on $auto$ff.cc:262:slice$86083 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [50], Q = \core.CTRL.reg_kb_s [77]).
Adding EN signal on $auto$ff.cc:262:slice$86082 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [49], Q = \core.CTRL.reg_kb_s [78]).
Adding EN signal on $auto$ff.cc:262:slice$86081 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [48], Q = \core.CTRL.reg_kb_s [79]).
Adding EN signal on $auto$ff.cc:262:slice$86080 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [47], Q = \core.CTRL.reg_kb_s [80]).
Adding EN signal on $auto$ff.cc:262:slice$86079 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [46], Q = \core.CTRL.reg_kb_s [81]).
Adding EN signal on $auto$ff.cc:262:slice$86078 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [45], Q = \core.CTRL.reg_kb_s [82]).
Adding EN signal on $auto$ff.cc:262:slice$86077 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [44], Q = \core.CTRL.reg_kb_s [83]).
Adding EN signal on $auto$ff.cc:262:slice$86076 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [43], Q = \core.CTRL.reg_kb_s [84]).
Adding EN signal on $auto$ff.cc:262:slice$86075 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [42], Q = \core.CTRL.reg_kb_s [85]).
Adding EN signal on $auto$ff.cc:262:slice$86074 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [41], Q = \core.CTRL.reg_kb_s [86]).
Adding EN signal on $auto$ff.cc:262:slice$86073 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [40], Q = \core.CTRL.reg_kb_s [87]).
Adding EN signal on $auto$ff.cc:262:slice$86072 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [39], Q = \core.CTRL.reg_kb_s [88]).
Adding EN signal on $auto$ff.cc:262:slice$86071 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [38], Q = \core.CTRL.reg_kb_s [89]).
Adding EN signal on $auto$ff.cc:262:slice$86070 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [37], Q = \core.CTRL.reg_kb_s [90]).
Adding EN signal on $auto$ff.cc:262:slice$86069 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [36], Q = \core.CTRL.reg_kb_s [91]).
Adding EN signal on $auto$ff.cc:262:slice$86068 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [35], Q = \core.CTRL.reg_kb_s [92]).
Adding EN signal on $auto$ff.cc:262:slice$86067 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [34], Q = \core.CTRL.reg_kb_s [93]).
Adding EN signal on $auto$ff.cc:262:slice$86066 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [33], Q = \core.CTRL.reg_kb_s [94]).
Adding EN signal on $auto$ff.cc:262:slice$86065 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [32], Q = \core.CTRL.reg_kb_s [95]).
Adding EN signal on $auto$ff.cc:262:slice$86064 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [31], Q = \core.CTRL.reg_kb_s [96]).
Adding EN signal on $auto$ff.cc:262:slice$86063 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [30], Q = \core.CTRL.reg_kb_s [97]).
Adding EN signal on $auto$ff.cc:262:slice$86062 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [29], Q = \core.CTRL.reg_kb_s [98]).
Adding EN signal on $auto$ff.cc:262:slice$86061 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [28], Q = \core.CTRL.reg_kb_s [99]).
Adding EN signal on $auto$ff.cc:262:slice$86060 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [27], Q = \core.CTRL.reg_kb_s [100]).
Adding EN signal on $auto$ff.cc:262:slice$86059 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [26], Q = \core.CTRL.reg_kb_s [101]).
Adding EN signal on $auto$ff.cc:262:slice$86058 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [25], Q = \core.CTRL.reg_kb_s [102]).
Adding EN signal on $auto$ff.cc:262:slice$86057 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [24], Q = \core.CTRL.reg_kb_s [103]).
Adding EN signal on $auto$ff.cc:262:slice$86056 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [23], Q = \core.CTRL.reg_kb_s [104]).
Adding EN signal on $auto$ff.cc:262:slice$86055 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [22], Q = \core.CTRL.reg_kb_s [105]).
Adding EN signal on $auto$ff.cc:262:slice$86054 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [21], Q = \core.CTRL.reg_kb_s [106]).
Adding EN signal on $auto$ff.cc:262:slice$86053 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [20], Q = \core.CTRL.reg_kb_s [107]).
Adding EN signal on $auto$ff.cc:262:slice$86052 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [19], Q = \core.CTRL.reg_kb_s [108]).
Adding EN signal on $auto$ff.cc:262:slice$86051 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [18], Q = \core.CTRL.reg_kb_s [109]).
Adding EN signal on $auto$ff.cc:262:slice$86050 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [17], Q = \core.CTRL.reg_kb_s [110]).
Adding EN signal on $auto$ff.cc:262:slice$86049 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [16], Q = \core.CTRL.reg_kb_s [111]).
Adding EN signal on $auto$ff.cc:262:slice$86048 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [15], Q = \core.CTRL.reg_kb_s [112]).
Adding EN signal on $auto$ff.cc:262:slice$86047 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [14], Q = \core.CTRL.reg_kb_s [113]).
Adding EN signal on $auto$ff.cc:262:slice$86046 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [13], Q = \core.CTRL.reg_kb_s [114]).
Adding EN signal on $auto$ff.cc:262:slice$86045 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [12], Q = \core.CTRL.reg_kb_s [115]).
Adding EN signal on $auto$ff.cc:262:slice$86044 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [11], Q = \core.CTRL.reg_kb_s [116]).
Adding EN signal on $auto$ff.cc:262:slice$86043 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [10], Q = \core.CTRL.reg_kb_s [117]).
Adding EN signal on $auto$ff.cc:262:slice$86042 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [9], Q = \core.CTRL.reg_kb_s [118]).
Adding EN signal on $auto$ff.cc:262:slice$86041 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [8], Q = \core.CTRL.reg_kb_s [119]).
Adding EN signal on $auto$ff.cc:262:slice$86040 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [7], Q = \core.CTRL.reg_kb_s [120]).
Adding EN signal on $auto$ff.cc:262:slice$86039 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [6], Q = \core.CTRL.reg_kb_s [121]).
Adding EN signal on $auto$ff.cc:262:slice$86038 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [5], Q = \core.CTRL.reg_kb_s [122]).
Adding EN signal on $auto$ff.cc:262:slice$86037 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [4], Q = \core.CTRL.reg_kb_s [123]).
Adding EN signal on $auto$ff.cc:262:slice$86036 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [3], Q = \core.CTRL.reg_kb_s [124]).
Adding EN signal on $auto$ff.cc:262:slice$86035 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [2], Q = \core.CTRL.reg_kb_s [125]).
Adding EN signal on $auto$ff.cc:262:slice$86034 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [1], Q = \core.CTRL.reg_kb_s [126]).
Adding EN signal on $auto$ff.cc:262:slice$86033 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$84184 [0], Q = \core.CTRL.reg_kb_s [127]).
Adding EN signal on $auto$ff.cc:262:slice$86032 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [127], Q = \core.CTRL.reg_kb [0]).
Adding EN signal on $auto$ff.cc:262:slice$86031 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [126], Q = \core.CTRL.reg_kb [1]).
Adding EN signal on $auto$ff.cc:262:slice$86030 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [125], Q = \core.CTRL.reg_kb [2]).
Adding EN signal on $auto$ff.cc:262:slice$86029 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [124], Q = \core.CTRL.reg_kb [3]).
Adding EN signal on $auto$ff.cc:262:slice$86028 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [123], Q = \core.CTRL.reg_kb [4]).
Adding EN signal on $auto$ff.cc:262:slice$86027 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [122], Q = \core.CTRL.reg_kb [5]).
Adding EN signal on $auto$ff.cc:262:slice$86026 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [121], Q = \core.CTRL.reg_kb [6]).
Adding EN signal on $auto$ff.cc:262:slice$86025 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [120], Q = \core.CTRL.reg_kb [7]).
Adding EN signal on $auto$ff.cc:262:slice$86024 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [119], Q = \core.CTRL.reg_kb [8]).
Adding EN signal on $auto$ff.cc:262:slice$86023 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [118], Q = \core.CTRL.reg_kb [9]).
Adding EN signal on $auto$ff.cc:262:slice$86022 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [117], Q = \core.CTRL.reg_kb [10]).
Adding EN signal on $auto$ff.cc:262:slice$86021 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [116], Q = \core.CTRL.reg_kb [11]).
Adding EN signal on $auto$ff.cc:262:slice$86020 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [115], Q = \core.CTRL.reg_kb [12]).
Adding EN signal on $auto$ff.cc:262:slice$86019 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [114], Q = \core.CTRL.reg_kb [13]).
Adding EN signal on $auto$ff.cc:262:slice$86018 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [113], Q = \core.CTRL.reg_kb [14]).
Adding EN signal on $auto$ff.cc:262:slice$86017 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [112], Q = \core.CTRL.reg_kb [15]).
Adding EN signal on $auto$ff.cc:262:slice$86016 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [111], Q = \core.CTRL.reg_kb [16]).
Adding EN signal on $auto$ff.cc:262:slice$86015 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [110], Q = \core.CTRL.reg_kb [17]).
Adding EN signal on $auto$ff.cc:262:slice$86014 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [109], Q = \core.CTRL.reg_kb [18]).
Adding EN signal on $auto$ff.cc:262:slice$86013 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [108], Q = \core.CTRL.reg_kb [19]).
Adding EN signal on $auto$ff.cc:262:slice$86012 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [107], Q = \core.CTRL.reg_kb [20]).
Adding EN signal on $auto$ff.cc:262:slice$86011 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [106], Q = \core.CTRL.reg_kb [21]).
Adding EN signal on $auto$ff.cc:262:slice$86010 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [105], Q = \core.CTRL.reg_kb [22]).
Adding EN signal on $auto$ff.cc:262:slice$86009 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [104], Q = \core.CTRL.reg_kb [23]).
Adding EN signal on $auto$ff.cc:262:slice$86008 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [103], Q = \core.CTRL.reg_kb [24]).
Adding EN signal on $auto$ff.cc:262:slice$86007 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [102], Q = \core.CTRL.reg_kb [25]).
Adding EN signal on $auto$ff.cc:262:slice$86006 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [101], Q = \core.CTRL.reg_kb [26]).
Adding EN signal on $auto$ff.cc:262:slice$86005 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [100], Q = \core.CTRL.reg_kb [27]).
Adding EN signal on $auto$ff.cc:262:slice$86004 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [99], Q = \core.CTRL.reg_kb [28]).
Adding EN signal on $auto$ff.cc:262:slice$86003 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [98], Q = \core.CTRL.reg_kb [29]).
Adding EN signal on $auto$ff.cc:262:slice$86002 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [97], Q = \core.CTRL.reg_kb [30]).
Adding EN signal on $auto$ff.cc:262:slice$86001 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [96], Q = \core.CTRL.reg_kb [31]).
Adding EN signal on $auto$ff.cc:262:slice$86000 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [95], Q = \core.CTRL.reg_kb [32]).
Adding EN signal on $auto$ff.cc:262:slice$85999 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [94], Q = \core.CTRL.reg_kb [33]).
Adding EN signal on $auto$ff.cc:262:slice$85998 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [93], Q = \core.CTRL.reg_kb [34]).
Adding EN signal on $auto$ff.cc:262:slice$85997 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [92], Q = \core.CTRL.reg_kb [35]).
Adding EN signal on $auto$ff.cc:262:slice$85996 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [91], Q = \core.CTRL.reg_kb [36]).
Adding EN signal on $auto$ff.cc:262:slice$85995 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [90], Q = \core.CTRL.reg_kb [37]).
Adding EN signal on $auto$ff.cc:262:slice$85994 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [89], Q = \core.CTRL.reg_kb [38]).
Adding EN signal on $auto$ff.cc:262:slice$85993 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [88], Q = \core.CTRL.reg_kb [39]).
Adding EN signal on $auto$ff.cc:262:slice$85992 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [87], Q = \core.CTRL.reg_kb [40]).
Adding EN signal on $auto$ff.cc:262:slice$85991 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [86], Q = \core.CTRL.reg_kb [41]).
Adding EN signal on $auto$ff.cc:262:slice$85990 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [85], Q = \core.CTRL.reg_kb [42]).
Adding EN signal on $auto$ff.cc:262:slice$85989 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [84], Q = \core.CTRL.reg_kb [43]).
Adding EN signal on $auto$ff.cc:262:slice$85988 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [83], Q = \core.CTRL.reg_kb [44]).
Adding EN signal on $auto$ff.cc:262:slice$85987 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [82], Q = \core.CTRL.reg_kb [45]).
Adding EN signal on $auto$ff.cc:262:slice$85986 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [81], Q = \core.CTRL.reg_kb [46]).
Adding EN signal on $auto$ff.cc:262:slice$85985 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [80], Q = \core.CTRL.reg_kb [47]).
Adding EN signal on $auto$ff.cc:262:slice$85984 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [79], Q = \core.CTRL.reg_kb [48]).
Adding EN signal on $auto$ff.cc:262:slice$85983 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [78], Q = \core.CTRL.reg_kb [49]).
Adding EN signal on $auto$ff.cc:262:slice$85982 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [77], Q = \core.CTRL.reg_kb [50]).
Adding EN signal on $auto$ff.cc:262:slice$85981 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [76], Q = \core.CTRL.reg_kb [51]).
Adding EN signal on $auto$ff.cc:262:slice$85980 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [75], Q = \core.CTRL.reg_kb [52]).
Adding EN signal on $auto$ff.cc:262:slice$85979 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [74], Q = \core.CTRL.reg_kb [53]).
Adding EN signal on $auto$ff.cc:262:slice$85978 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [73], Q = \core.CTRL.reg_kb [54]).
Adding EN signal on $auto$ff.cc:262:slice$85977 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [72], Q = \core.CTRL.reg_kb [55]).
Adding EN signal on $auto$ff.cc:262:slice$85976 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [71], Q = \core.CTRL.reg_kb [56]).
Adding EN signal on $auto$ff.cc:262:slice$85975 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [70], Q = \core.CTRL.reg_kb [57]).
Adding EN signal on $auto$ff.cc:262:slice$85974 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [69], Q = \core.CTRL.reg_kb [58]).
Adding EN signal on $auto$ff.cc:262:slice$85973 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [68], Q = \core.CTRL.reg_kb [59]).
Adding EN signal on $auto$ff.cc:262:slice$85972 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [67], Q = \core.CTRL.reg_kb [60]).
Adding EN signal on $auto$ff.cc:262:slice$85971 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [66], Q = \core.CTRL.reg_kb [61]).
Adding EN signal on $auto$ff.cc:262:slice$85970 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [65], Q = \core.CTRL.reg_kb [62]).
Adding EN signal on $auto$ff.cc:262:slice$85969 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [64], Q = \core.CTRL.reg_kb [63]).
Adding EN signal on $auto$ff.cc:262:slice$85968 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [63], Q = \core.CTRL.reg_kb [64]).
Adding EN signal on $auto$ff.cc:262:slice$85967 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [62], Q = \core.CTRL.reg_kb [65]).
Adding EN signal on $auto$ff.cc:262:slice$85966 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [61], Q = \core.CTRL.reg_kb [66]).
Adding EN signal on $auto$ff.cc:262:slice$85965 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [60], Q = \core.CTRL.reg_kb [67]).
Adding EN signal on $auto$ff.cc:262:slice$85964 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [59], Q = \core.CTRL.reg_kb [68]).
Adding EN signal on $auto$ff.cc:262:slice$85963 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [58], Q = \core.CTRL.reg_kb [69]).
Adding EN signal on $auto$ff.cc:262:slice$85962 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [57], Q = \core.CTRL.reg_kb [70]).
Adding EN signal on $auto$ff.cc:262:slice$85961 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [56], Q = \core.CTRL.reg_kb [71]).
Adding EN signal on $auto$ff.cc:262:slice$85960 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [55], Q = \core.CTRL.reg_kb [72]).
Adding EN signal on $auto$ff.cc:262:slice$85959 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [54], Q = \core.CTRL.reg_kb [73]).
Adding EN signal on $auto$ff.cc:262:slice$85958 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [53], Q = \core.CTRL.reg_kb [74]).
Adding EN signal on $auto$ff.cc:262:slice$85957 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [52], Q = \core.CTRL.reg_kb [75]).
Adding EN signal on $auto$ff.cc:262:slice$85956 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [51], Q = \core.CTRL.reg_kb [76]).
Adding EN signal on $auto$ff.cc:262:slice$85955 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [50], Q = \core.CTRL.reg_kb [77]).
Adding EN signal on $auto$ff.cc:262:slice$85954 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [49], Q = \core.CTRL.reg_kb [78]).
Adding EN signal on $auto$ff.cc:262:slice$85953 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [48], Q = \core.CTRL.reg_kb [79]).
Adding EN signal on $auto$ff.cc:262:slice$85952 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [47], Q = \core.CTRL.reg_kb [80]).
Adding EN signal on $auto$ff.cc:262:slice$85951 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [46], Q = \core.CTRL.reg_kb [81]).
Adding EN signal on $auto$ff.cc:262:slice$85950 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [45], Q = \core.CTRL.reg_kb [82]).
Adding EN signal on $auto$ff.cc:262:slice$85949 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [44], Q = \core.CTRL.reg_kb [83]).
Adding EN signal on $auto$ff.cc:262:slice$85948 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [43], Q = \core.CTRL.reg_kb [84]).
Adding EN signal on $auto$ff.cc:262:slice$85947 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [42], Q = \core.CTRL.reg_kb [85]).
Adding EN signal on $auto$ff.cc:262:slice$85946 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [41], Q = \core.CTRL.reg_kb [86]).
Adding EN signal on $auto$ff.cc:262:slice$85945 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [40], Q = \core.CTRL.reg_kb [87]).
Adding EN signal on $auto$ff.cc:262:slice$85944 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [39], Q = \core.CTRL.reg_kb [88]).
Adding EN signal on $auto$ff.cc:262:slice$85943 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [38], Q = \core.CTRL.reg_kb [89]).
Adding EN signal on $auto$ff.cc:262:slice$85942 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [37], Q = \core.CTRL.reg_kb [90]).
Adding EN signal on $auto$ff.cc:262:slice$85941 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [36], Q = \core.CTRL.reg_kb [91]).
Adding EN signal on $auto$ff.cc:262:slice$85940 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [35], Q = \core.CTRL.reg_kb [92]).
Adding EN signal on $auto$ff.cc:262:slice$85939 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [34], Q = \core.CTRL.reg_kb [93]).
Adding EN signal on $auto$ff.cc:262:slice$85938 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [33], Q = \core.CTRL.reg_kb [94]).
Adding EN signal on $auto$ff.cc:262:slice$85937 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [32], Q = \core.CTRL.reg_kb [95]).
Adding EN signal on $auto$ff.cc:262:slice$85936 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [31], Q = \core.CTRL.reg_kb [96]).
Adding EN signal on $auto$ff.cc:262:slice$85935 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [30], Q = \core.CTRL.reg_kb [97]).
Adding EN signal on $auto$ff.cc:262:slice$85934 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [29], Q = \core.CTRL.reg_kb [98]).
Adding EN signal on $auto$ff.cc:262:slice$85933 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [28], Q = \core.CTRL.reg_kb [99]).
Adding EN signal on $auto$ff.cc:262:slice$85932 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [27], Q = \core.CTRL.reg_kb [100]).
Adding EN signal on $auto$ff.cc:262:slice$85931 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [26], Q = \core.CTRL.reg_kb [101]).
Adding EN signal on $auto$ff.cc:262:slice$85930 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [25], Q = \core.CTRL.reg_kb [102]).
Adding EN signal on $auto$ff.cc:262:slice$85929 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [24], Q = \core.CTRL.reg_kb [103]).
Adding EN signal on $auto$ff.cc:262:slice$85928 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [23], Q = \core.CTRL.reg_kb [104]).
Adding EN signal on $auto$ff.cc:262:slice$85927 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [22], Q = \core.CTRL.reg_kb [105]).
Adding EN signal on $auto$ff.cc:262:slice$85926 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [21], Q = \core.CTRL.reg_kb [106]).
Adding EN signal on $auto$ff.cc:262:slice$85925 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [20], Q = \core.CTRL.reg_kb [107]).
Adding EN signal on $auto$ff.cc:262:slice$85924 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [19], Q = \core.CTRL.reg_kb [108]).
Adding EN signal on $auto$ff.cc:262:slice$85923 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [18], Q = \core.CTRL.reg_kb [109]).
Adding EN signal on $auto$ff.cc:262:slice$85922 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [17], Q = \core.CTRL.reg_kb [110]).
Adding EN signal on $auto$ff.cc:262:slice$85921 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [16], Q = \core.CTRL.reg_kb [111]).
Adding EN signal on $auto$ff.cc:262:slice$85920 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [15], Q = \core.CTRL.reg_kb [112]).
Adding EN signal on $auto$ff.cc:262:slice$85919 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [14], Q = \core.CTRL.reg_kb [113]).
Adding EN signal on $auto$ff.cc:262:slice$85918 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [13], Q = \core.CTRL.reg_kb [114]).
Adding EN signal on $auto$ff.cc:262:slice$85917 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [12], Q = \core.CTRL.reg_kb [115]).
Adding EN signal on $auto$ff.cc:262:slice$85916 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [11], Q = \core.CTRL.reg_kb [116]).
Adding EN signal on $auto$ff.cc:262:slice$85915 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [10], Q = \core.CTRL.reg_kb [117]).
Adding EN signal on $auto$ff.cc:262:slice$85914 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [9], Q = \core.CTRL.reg_kb [118]).
Adding EN signal on $auto$ff.cc:262:slice$85913 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [8], Q = \core.CTRL.reg_kb [119]).
Adding EN signal on $auto$ff.cc:262:slice$85912 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [7], Q = \core.CTRL.reg_kb [120]).
Adding EN signal on $auto$ff.cc:262:slice$85911 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [6], Q = \core.CTRL.reg_kb [121]).
Adding EN signal on $auto$ff.cc:262:slice$85910 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [5], Q = \core.CTRL.reg_kb [122]).
Adding EN signal on $auto$ff.cc:262:slice$85909 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [4], Q = \core.CTRL.reg_kb [123]).
Adding EN signal on $auto$ff.cc:262:slice$85908 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [3], Q = \core.CTRL.reg_kb [124]).
Adding EN signal on $auto$ff.cc:262:slice$85907 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [2], Q = \core.CTRL.reg_kb [125]).
Adding EN signal on $auto$ff.cc:262:slice$85906 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [1], Q = \core.CTRL.reg_kb [126]).
Adding EN signal on $auto$ff.cc:262:slice$85905 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$76114 [0], Q = \core.CTRL.reg_kb [127]).
Adding EN signal on $auto$ff.cc:262:slice$85904 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [127], Q = \core.CTRL.reg_ka_s [0]).
Adding EN signal on $auto$ff.cc:262:slice$85903 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [126], Q = \core.CTRL.reg_ka_s [1]).
Adding EN signal on $auto$ff.cc:262:slice$85902 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [125], Q = \core.CTRL.reg_ka_s [2]).
Adding EN signal on $auto$ff.cc:262:slice$85901 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [124], Q = \core.CTRL.reg_ka_s [3]).
Adding EN signal on $auto$ff.cc:262:slice$85900 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [123], Q = \core.CTRL.reg_ka_s [4]).
Adding EN signal on $auto$ff.cc:262:slice$85899 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [122], Q = \core.CTRL.reg_ka_s [5]).
Adding EN signal on $auto$ff.cc:262:slice$85898 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [121], Q = \core.CTRL.reg_ka_s [6]).
Adding EN signal on $auto$ff.cc:262:slice$85897 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [120], Q = \core.CTRL.reg_ka_s [7]).
Adding EN signal on $auto$ff.cc:262:slice$85896 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [119], Q = \core.CTRL.reg_ka_s [8]).
Adding EN signal on $auto$ff.cc:262:slice$85895 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [118], Q = \core.CTRL.reg_ka_s [9]).
Adding EN signal on $auto$ff.cc:262:slice$85894 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [117], Q = \core.CTRL.reg_ka_s [10]).
Adding EN signal on $auto$ff.cc:262:slice$85893 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [116], Q = \core.CTRL.reg_ka_s [11]).
Adding EN signal on $auto$ff.cc:262:slice$85892 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [115], Q = \core.CTRL.reg_ka_s [12]).
Adding EN signal on $auto$ff.cc:262:slice$85891 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [114], Q = \core.CTRL.reg_ka_s [13]).
Adding EN signal on $auto$ff.cc:262:slice$85890 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [113], Q = \core.CTRL.reg_ka_s [14]).
Adding EN signal on $auto$ff.cc:262:slice$85889 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [112], Q = \core.CTRL.reg_ka_s [15]).
Adding EN signal on $auto$ff.cc:262:slice$85888 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [111], Q = \core.CTRL.reg_ka_s [16]).
Adding EN signal on $auto$ff.cc:262:slice$85887 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [110], Q = \core.CTRL.reg_ka_s [17]).
Adding EN signal on $auto$ff.cc:262:slice$85886 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [109], Q = \core.CTRL.reg_ka_s [18]).
Adding EN signal on $auto$ff.cc:262:slice$85885 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [108], Q = \core.CTRL.reg_ka_s [19]).
Adding EN signal on $auto$ff.cc:262:slice$85884 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [107], Q = \core.CTRL.reg_ka_s [20]).
Adding EN signal on $auto$ff.cc:262:slice$85883 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [106], Q = \core.CTRL.reg_ka_s [21]).
Adding EN signal on $auto$ff.cc:262:slice$85882 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [105], Q = \core.CTRL.reg_ka_s [22]).
Adding EN signal on $auto$ff.cc:262:slice$85881 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [104], Q = \core.CTRL.reg_ka_s [23]).
Adding EN signal on $auto$ff.cc:262:slice$85880 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [103], Q = \core.CTRL.reg_ka_s [24]).
Adding EN signal on $auto$ff.cc:262:slice$85879 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [102], Q = \core.CTRL.reg_ka_s [25]).
Adding EN signal on $auto$ff.cc:262:slice$85878 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [101], Q = \core.CTRL.reg_ka_s [26]).
Adding EN signal on $auto$ff.cc:262:slice$85877 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [100], Q = \core.CTRL.reg_ka_s [27]).
Adding EN signal on $auto$ff.cc:262:slice$85876 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [99], Q = \core.CTRL.reg_ka_s [28]).
Adding EN signal on $auto$ff.cc:262:slice$85875 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [98], Q = \core.CTRL.reg_ka_s [29]).
Adding EN signal on $auto$ff.cc:262:slice$85874 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [97], Q = \core.CTRL.reg_ka_s [30]).
Adding EN signal on $auto$ff.cc:262:slice$85873 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [96], Q = \core.CTRL.reg_ka_s [31]).
Adding EN signal on $auto$ff.cc:262:slice$85872 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [95], Q = \core.CTRL.reg_ka_s [32]).
Adding EN signal on $auto$ff.cc:262:slice$85871 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [94], Q = \core.CTRL.reg_ka_s [33]).
Adding EN signal on $auto$ff.cc:262:slice$85870 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [93], Q = \core.CTRL.reg_ka_s [34]).
Adding EN signal on $auto$ff.cc:262:slice$85869 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [92], Q = \core.CTRL.reg_ka_s [35]).
Adding EN signal on $auto$ff.cc:262:slice$85868 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [91], Q = \core.CTRL.reg_ka_s [36]).
Adding EN signal on $auto$ff.cc:262:slice$85867 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [90], Q = \core.CTRL.reg_ka_s [37]).
Adding EN signal on $auto$ff.cc:262:slice$85866 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [89], Q = \core.CTRL.reg_ka_s [38]).
Adding EN signal on $auto$ff.cc:262:slice$85865 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [88], Q = \core.CTRL.reg_ka_s [39]).
Adding EN signal on $auto$ff.cc:262:slice$85864 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [87], Q = \core.CTRL.reg_ka_s [40]).
Adding EN signal on $auto$ff.cc:262:slice$85863 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [86], Q = \core.CTRL.reg_ka_s [41]).
Adding EN signal on $auto$ff.cc:262:slice$85862 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [85], Q = \core.CTRL.reg_ka_s [42]).
Adding EN signal on $auto$ff.cc:262:slice$85861 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [84], Q = \core.CTRL.reg_ka_s [43]).
Adding EN signal on $auto$ff.cc:262:slice$85860 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [83], Q = \core.CTRL.reg_ka_s [44]).
Adding EN signal on $auto$ff.cc:262:slice$85859 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [82], Q = \core.CTRL.reg_ka_s [45]).
Adding EN signal on $auto$ff.cc:262:slice$85858 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [81], Q = \core.CTRL.reg_ka_s [46]).
Adding EN signal on $auto$ff.cc:262:slice$85857 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [80], Q = \core.CTRL.reg_ka_s [47]).
Adding EN signal on $auto$ff.cc:262:slice$85856 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [79], Q = \core.CTRL.reg_ka_s [48]).
Adding EN signal on $auto$ff.cc:262:slice$85855 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [78], Q = \core.CTRL.reg_ka_s [49]).
Adding EN signal on $auto$ff.cc:262:slice$85854 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [77], Q = \core.CTRL.reg_ka_s [50]).
Adding EN signal on $auto$ff.cc:262:slice$85853 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [76], Q = \core.CTRL.reg_ka_s [51]).
Adding EN signal on $auto$ff.cc:262:slice$85852 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [75], Q = \core.CTRL.reg_ka_s [52]).
Adding EN signal on $auto$ff.cc:262:slice$85851 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [74], Q = \core.CTRL.reg_ka_s [53]).
Adding EN signal on $auto$ff.cc:262:slice$85850 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [73], Q = \core.CTRL.reg_ka_s [54]).
Adding EN signal on $auto$ff.cc:262:slice$85849 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [72], Q = \core.CTRL.reg_ka_s [55]).
Adding EN signal on $auto$ff.cc:262:slice$85848 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [71], Q = \core.CTRL.reg_ka_s [56]).
Adding EN signal on $auto$ff.cc:262:slice$85847 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [70], Q = \core.CTRL.reg_ka_s [57]).
Adding EN signal on $auto$ff.cc:262:slice$85846 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [69], Q = \core.CTRL.reg_ka_s [58]).
Adding EN signal on $auto$ff.cc:262:slice$85845 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [68], Q = \core.CTRL.reg_ka_s [59]).
Adding EN signal on $auto$ff.cc:262:slice$85844 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [67], Q = \core.CTRL.reg_ka_s [60]).
Adding EN signal on $auto$ff.cc:262:slice$85843 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [66], Q = \core.CTRL.reg_ka_s [61]).
Adding EN signal on $auto$ff.cc:262:slice$85842 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [65], Q = \core.CTRL.reg_ka_s [62]).
Adding EN signal on $auto$ff.cc:262:slice$85841 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [64], Q = \core.CTRL.reg_ka_s [63]).
Adding EN signal on $auto$ff.cc:262:slice$85840 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [63], Q = \core.CTRL.reg_ka_s [64]).
Adding EN signal on $auto$ff.cc:262:slice$85839 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [62], Q = \core.CTRL.reg_ka_s [65]).
Adding EN signal on $auto$ff.cc:262:slice$85838 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [61], Q = \core.CTRL.reg_ka_s [66]).
Adding EN signal on $auto$ff.cc:262:slice$85837 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [60], Q = \core.CTRL.reg_ka_s [67]).
Adding EN signal on $auto$ff.cc:262:slice$85836 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [59], Q = \core.CTRL.reg_ka_s [68]).
Adding EN signal on $auto$ff.cc:262:slice$85835 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [58], Q = \core.CTRL.reg_ka_s [69]).
Adding EN signal on $auto$ff.cc:262:slice$85834 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [57], Q = \core.CTRL.reg_ka_s [70]).
Adding EN signal on $auto$ff.cc:262:slice$85833 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [56], Q = \core.CTRL.reg_ka_s [71]).
Adding EN signal on $auto$ff.cc:262:slice$85832 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [55], Q = \core.CTRL.reg_ka_s [72]).
Adding EN signal on $auto$ff.cc:262:slice$85831 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [54], Q = \core.CTRL.reg_ka_s [73]).
Adding EN signal on $auto$ff.cc:262:slice$85830 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [53], Q = \core.CTRL.reg_ka_s [74]).
Adding EN signal on $auto$ff.cc:262:slice$85829 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [52], Q = \core.CTRL.reg_ka_s [75]).
Adding EN signal on $auto$ff.cc:262:slice$85828 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [51], Q = \core.CTRL.reg_ka_s [76]).
Adding EN signal on $auto$ff.cc:262:slice$85827 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [50], Q = \core.CTRL.reg_ka_s [77]).
Adding EN signal on $auto$ff.cc:262:slice$85826 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [49], Q = \core.CTRL.reg_ka_s [78]).
Adding EN signal on $auto$ff.cc:262:slice$85825 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [48], Q = \core.CTRL.reg_ka_s [79]).
Adding EN signal on $auto$ff.cc:262:slice$85824 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [47], Q = \core.CTRL.reg_ka_s [80]).
Adding EN signal on $auto$ff.cc:262:slice$85823 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [46], Q = \core.CTRL.reg_ka_s [81]).
Adding EN signal on $auto$ff.cc:262:slice$85822 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [45], Q = \core.CTRL.reg_ka_s [82]).
Adding EN signal on $auto$ff.cc:262:slice$85821 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [44], Q = \core.CTRL.reg_ka_s [83]).
Adding EN signal on $auto$ff.cc:262:slice$85820 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [43], Q = \core.CTRL.reg_ka_s [84]).
Adding EN signal on $auto$ff.cc:262:slice$85819 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [42], Q = \core.CTRL.reg_ka_s [85]).
Adding EN signal on $auto$ff.cc:262:slice$85818 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [41], Q = \core.CTRL.reg_ka_s [86]).
Adding EN signal on $auto$ff.cc:262:slice$85817 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [40], Q = \core.CTRL.reg_ka_s [87]).
Adding EN signal on $auto$ff.cc:262:slice$85816 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [39], Q = \core.CTRL.reg_ka_s [88]).
Adding EN signal on $auto$ff.cc:262:slice$85815 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [38], Q = \core.CTRL.reg_ka_s [89]).
Adding EN signal on $auto$ff.cc:262:slice$85814 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [37], Q = \core.CTRL.reg_ka_s [90]).
Adding EN signal on $auto$ff.cc:262:slice$85813 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [36], Q = \core.CTRL.reg_ka_s [91]).
Adding EN signal on $auto$ff.cc:262:slice$85812 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [35], Q = \core.CTRL.reg_ka_s [92]).
Adding EN signal on $auto$ff.cc:262:slice$85811 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [34], Q = \core.CTRL.reg_ka_s [93]).
Adding EN signal on $auto$ff.cc:262:slice$85810 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [33], Q = \core.CTRL.reg_ka_s [94]).
Adding EN signal on $auto$ff.cc:262:slice$85809 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [32], Q = \core.CTRL.reg_ka_s [95]).
Adding EN signal on $auto$ff.cc:262:slice$85808 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [31], Q = \core.CTRL.reg_ka_s [96]).
Adding EN signal on $auto$ff.cc:262:slice$85807 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [30], Q = \core.CTRL.reg_ka_s [97]).
Adding EN signal on $auto$ff.cc:262:slice$85806 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [29], Q = \core.CTRL.reg_ka_s [98]).
Adding EN signal on $auto$ff.cc:262:slice$85805 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [28], Q = \core.CTRL.reg_ka_s [99]).
Adding EN signal on $auto$ff.cc:262:slice$85804 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [27], Q = \core.CTRL.reg_ka_s [100]).
Adding EN signal on $auto$ff.cc:262:slice$85803 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [26], Q = \core.CTRL.reg_ka_s [101]).
Adding EN signal on $auto$ff.cc:262:slice$85802 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [25], Q = \core.CTRL.reg_ka_s [102]).
Adding EN signal on $auto$ff.cc:262:slice$85801 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [24], Q = \core.CTRL.reg_ka_s [103]).
Adding EN signal on $auto$ff.cc:262:slice$85800 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [23], Q = \core.CTRL.reg_ka_s [104]).
Adding EN signal on $auto$ff.cc:262:slice$85799 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [22], Q = \core.CTRL.reg_ka_s [105]).
Adding EN signal on $auto$ff.cc:262:slice$85798 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [21], Q = \core.CTRL.reg_ka_s [106]).
Adding EN signal on $auto$ff.cc:262:slice$85797 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [20], Q = \core.CTRL.reg_ka_s [107]).
Adding EN signal on $auto$ff.cc:262:slice$85796 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [19], Q = \core.CTRL.reg_ka_s [108]).
Adding EN signal on $auto$ff.cc:262:slice$85795 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [18], Q = \core.CTRL.reg_ka_s [109]).
Adding EN signal on $auto$ff.cc:262:slice$85794 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [17], Q = \core.CTRL.reg_ka_s [110]).
Adding EN signal on $auto$ff.cc:262:slice$85793 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [16], Q = \core.CTRL.reg_ka_s [111]).
Adding EN signal on $auto$ff.cc:262:slice$85792 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [15], Q = \core.CTRL.reg_ka_s [112]).
Adding EN signal on $auto$ff.cc:262:slice$85791 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [14], Q = \core.CTRL.reg_ka_s [113]).
Adding EN signal on $auto$ff.cc:262:slice$85790 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [13], Q = \core.CTRL.reg_ka_s [114]).
Adding EN signal on $auto$ff.cc:262:slice$85789 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [12], Q = \core.CTRL.reg_ka_s [115]).
Adding EN signal on $auto$ff.cc:262:slice$85788 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [11], Q = \core.CTRL.reg_ka_s [116]).
Adding EN signal on $auto$ff.cc:262:slice$85787 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [10], Q = \core.CTRL.reg_ka_s [117]).
Adding EN signal on $auto$ff.cc:262:slice$85786 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [9], Q = \core.CTRL.reg_ka_s [118]).
Adding EN signal on $auto$ff.cc:262:slice$85785 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [8], Q = \core.CTRL.reg_ka_s [119]).
Adding EN signal on $auto$ff.cc:262:slice$85784 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [7], Q = \core.CTRL.reg_ka_s [120]).
Adding EN signal on $auto$ff.cc:262:slice$85783 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [6], Q = \core.CTRL.reg_ka_s [121]).
Adding EN signal on $auto$ff.cc:262:slice$85782 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [5], Q = \core.CTRL.reg_ka_s [122]).
Adding EN signal on $auto$ff.cc:262:slice$85781 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [4], Q = \core.CTRL.reg_ka_s [123]).
Adding EN signal on $auto$ff.cc:262:slice$85780 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [3], Q = \core.CTRL.reg_ka_s [124]).
Adding EN signal on $auto$ff.cc:262:slice$85779 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [2], Q = \core.CTRL.reg_ka_s [125]).
Adding EN signal on $auto$ff.cc:262:slice$85778 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [1], Q = \core.CTRL.reg_ka_s [126]).
Adding EN signal on $auto$ff.cc:262:slice$85777 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$68044 [0], Q = \core.CTRL.reg_ka_s [127]).
Adding EN signal on $auto$ff.cc:262:slice$85776 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [127], Q = \core.CTRL.reg_ka [0]).
Adding EN signal on $auto$ff.cc:262:slice$85775 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [126], Q = \core.CTRL.reg_ka [1]).
Adding EN signal on $auto$ff.cc:262:slice$85774 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [125], Q = \core.CTRL.reg_ka [2]).
Adding EN signal on $auto$ff.cc:262:slice$85773 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [124], Q = \core.CTRL.reg_ka [3]).
Adding EN signal on $auto$ff.cc:262:slice$85772 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [123], Q = \core.CTRL.reg_ka [4]).
Adding EN signal on $auto$ff.cc:262:slice$85771 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [122], Q = \core.CTRL.reg_ka [5]).
Adding EN signal on $auto$ff.cc:262:slice$85770 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [121], Q = \core.CTRL.reg_ka [6]).
Adding EN signal on $auto$ff.cc:262:slice$85769 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [120], Q = \core.CTRL.reg_ka [7]).
Adding EN signal on $auto$ff.cc:262:slice$85768 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [119], Q = \core.CTRL.reg_ka [8]).
Adding EN signal on $auto$ff.cc:262:slice$85767 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [118], Q = \core.CTRL.reg_ka [9]).
Adding EN signal on $auto$ff.cc:262:slice$85766 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [117], Q = \core.CTRL.reg_ka [10]).
Adding EN signal on $auto$ff.cc:262:slice$85765 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [116], Q = \core.CTRL.reg_ka [11]).
Adding EN signal on $auto$ff.cc:262:slice$85764 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [115], Q = \core.CTRL.reg_ka [12]).
Adding EN signal on $auto$ff.cc:262:slice$85763 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [114], Q = \core.CTRL.reg_ka [13]).
Adding EN signal on $auto$ff.cc:262:slice$85762 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [113], Q = \core.CTRL.reg_ka [14]).
Adding EN signal on $auto$ff.cc:262:slice$85761 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [112], Q = \core.CTRL.reg_ka [15]).
Adding EN signal on $auto$ff.cc:262:slice$85760 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [111], Q = \core.CTRL.reg_ka [16]).
Adding EN signal on $auto$ff.cc:262:slice$85759 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [110], Q = \core.CTRL.reg_ka [17]).
Adding EN signal on $auto$ff.cc:262:slice$85758 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [109], Q = \core.CTRL.reg_ka [18]).
Adding EN signal on $auto$ff.cc:262:slice$85757 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [108], Q = \core.CTRL.reg_ka [19]).
Adding EN signal on $auto$ff.cc:262:slice$85756 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [107], Q = \core.CTRL.reg_ka [20]).
Adding EN signal on $auto$ff.cc:262:slice$85755 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [106], Q = \core.CTRL.reg_ka [21]).
Adding EN signal on $auto$ff.cc:262:slice$85754 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [105], Q = \core.CTRL.reg_ka [22]).
Adding EN signal on $auto$ff.cc:262:slice$85753 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [104], Q = \core.CTRL.reg_ka [23]).
Adding EN signal on $auto$ff.cc:262:slice$85752 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [103], Q = \core.CTRL.reg_ka [24]).
Adding EN signal on $auto$ff.cc:262:slice$85751 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [102], Q = \core.CTRL.reg_ka [25]).
Adding EN signal on $auto$ff.cc:262:slice$85750 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [101], Q = \core.CTRL.reg_ka [26]).
Adding EN signal on $auto$ff.cc:262:slice$85749 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [100], Q = \core.CTRL.reg_ka [27]).
Adding EN signal on $auto$ff.cc:262:slice$85748 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [99], Q = \core.CTRL.reg_ka [28]).
Adding EN signal on $auto$ff.cc:262:slice$85747 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [98], Q = \core.CTRL.reg_ka [29]).
Adding EN signal on $auto$ff.cc:262:slice$85746 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [97], Q = \core.CTRL.reg_ka [30]).
Adding EN signal on $auto$ff.cc:262:slice$85745 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [96], Q = \core.CTRL.reg_ka [31]).
Adding EN signal on $auto$ff.cc:262:slice$85744 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [95], Q = \core.CTRL.reg_ka [32]).
Adding EN signal on $auto$ff.cc:262:slice$85743 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [94], Q = \core.CTRL.reg_ka [33]).
Adding EN signal on $auto$ff.cc:262:slice$85742 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [93], Q = \core.CTRL.reg_ka [34]).
Adding EN signal on $auto$ff.cc:262:slice$85741 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [92], Q = \core.CTRL.reg_ka [35]).
Adding EN signal on $auto$ff.cc:262:slice$85740 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [91], Q = \core.CTRL.reg_ka [36]).
Adding EN signal on $auto$ff.cc:262:slice$85739 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [90], Q = \core.CTRL.reg_ka [37]).
Adding EN signal on $auto$ff.cc:262:slice$85738 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [89], Q = \core.CTRL.reg_ka [38]).
Adding EN signal on $auto$ff.cc:262:slice$85737 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [88], Q = \core.CTRL.reg_ka [39]).
Adding EN signal on $auto$ff.cc:262:slice$85736 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [87], Q = \core.CTRL.reg_ka [40]).
Adding EN signal on $auto$ff.cc:262:slice$85735 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [86], Q = \core.CTRL.reg_ka [41]).
Adding EN signal on $auto$ff.cc:262:slice$85734 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [85], Q = \core.CTRL.reg_ka [42]).
Adding EN signal on $auto$ff.cc:262:slice$85733 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [84], Q = \core.CTRL.reg_ka [43]).
Adding EN signal on $auto$ff.cc:262:slice$85732 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [83], Q = \core.CTRL.reg_ka [44]).
Adding EN signal on $auto$ff.cc:262:slice$85731 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [82], Q = \core.CTRL.reg_ka [45]).
Adding EN signal on $auto$ff.cc:262:slice$85730 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [81], Q = \core.CTRL.reg_ka [46]).
Adding EN signal on $auto$ff.cc:262:slice$85729 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [80], Q = \core.CTRL.reg_ka [47]).
Adding EN signal on $auto$ff.cc:262:slice$85728 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [79], Q = \core.CTRL.reg_ka [48]).
Adding EN signal on $auto$ff.cc:262:slice$85727 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [78], Q = \core.CTRL.reg_ka [49]).
Adding EN signal on $auto$ff.cc:262:slice$85726 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [77], Q = \core.CTRL.reg_ka [50]).
Adding EN signal on $auto$ff.cc:262:slice$85725 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [76], Q = \core.CTRL.reg_ka [51]).
Adding EN signal on $auto$ff.cc:262:slice$85724 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [75], Q = \core.CTRL.reg_ka [52]).
Adding EN signal on $auto$ff.cc:262:slice$85723 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [74], Q = \core.CTRL.reg_ka [53]).
Adding EN signal on $auto$ff.cc:262:slice$85722 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [73], Q = \core.CTRL.reg_ka [54]).
Adding EN signal on $auto$ff.cc:262:slice$85721 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [72], Q = \core.CTRL.reg_ka [55]).
Adding EN signal on $auto$ff.cc:262:slice$85720 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [71], Q = \core.CTRL.reg_ka [56]).
Adding EN signal on $auto$ff.cc:262:slice$85719 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [70], Q = \core.CTRL.reg_ka [57]).
Adding EN signal on $auto$ff.cc:262:slice$85718 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [69], Q = \core.CTRL.reg_ka [58]).
Adding EN signal on $auto$ff.cc:262:slice$85717 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [68], Q = \core.CTRL.reg_ka [59]).
Adding EN signal on $auto$ff.cc:262:slice$85716 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [67], Q = \core.CTRL.reg_ka [60]).
Adding EN signal on $auto$ff.cc:262:slice$85715 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [66], Q = \core.CTRL.reg_ka [61]).
Adding EN signal on $auto$ff.cc:262:slice$85714 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [65], Q = \core.CTRL.reg_ka [62]).
Adding EN signal on $auto$ff.cc:262:slice$85713 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [64], Q = \core.CTRL.reg_ka [63]).
Adding EN signal on $auto$ff.cc:262:slice$85712 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [63], Q = \core.CTRL.reg_ka [64]).
Adding EN signal on $auto$ff.cc:262:slice$85711 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [62], Q = \core.CTRL.reg_ka [65]).
Adding EN signal on $auto$ff.cc:262:slice$85710 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [61], Q = \core.CTRL.reg_ka [66]).
Adding EN signal on $auto$ff.cc:262:slice$85709 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [60], Q = \core.CTRL.reg_ka [67]).
Adding EN signal on $auto$ff.cc:262:slice$85708 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [59], Q = \core.CTRL.reg_ka [68]).
Adding EN signal on $auto$ff.cc:262:slice$85707 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [58], Q = \core.CTRL.reg_ka [69]).
Adding EN signal on $auto$ff.cc:262:slice$85706 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [57], Q = \core.CTRL.reg_ka [70]).
Adding EN signal on $auto$ff.cc:262:slice$85705 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [56], Q = \core.CTRL.reg_ka [71]).
Adding EN signal on $auto$ff.cc:262:slice$85704 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [55], Q = \core.CTRL.reg_ka [72]).
Adding EN signal on $auto$ff.cc:262:slice$85703 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [54], Q = \core.CTRL.reg_ka [73]).
Adding EN signal on $auto$ff.cc:262:slice$85702 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [53], Q = \core.CTRL.reg_ka [74]).
Adding EN signal on $auto$ff.cc:262:slice$85701 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [52], Q = \core.CTRL.reg_ka [75]).
Adding EN signal on $auto$ff.cc:262:slice$85700 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [51], Q = \core.CTRL.reg_ka [76]).
Adding EN signal on $auto$ff.cc:262:slice$85699 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [50], Q = \core.CTRL.reg_ka [77]).
Adding EN signal on $auto$ff.cc:262:slice$85698 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [49], Q = \core.CTRL.reg_ka [78]).
Adding EN signal on $auto$ff.cc:262:slice$85697 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [48], Q = \core.CTRL.reg_ka [79]).
Adding EN signal on $auto$ff.cc:262:slice$85696 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [47], Q = \core.CTRL.reg_ka [80]).
Adding EN signal on $auto$ff.cc:262:slice$85695 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [46], Q = \core.CTRL.reg_ka [81]).
Adding EN signal on $auto$ff.cc:262:slice$85694 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [45], Q = \core.CTRL.reg_ka [82]).
Adding EN signal on $auto$ff.cc:262:slice$85693 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [44], Q = \core.CTRL.reg_ka [83]).
Adding EN signal on $auto$ff.cc:262:slice$85692 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [43], Q = \core.CTRL.reg_ka [84]).
Adding EN signal on $auto$ff.cc:262:slice$85691 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [42], Q = \core.CTRL.reg_ka [85]).
Adding EN signal on $auto$ff.cc:262:slice$85690 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [41], Q = \core.CTRL.reg_ka [86]).
Adding EN signal on $auto$ff.cc:262:slice$85689 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [40], Q = \core.CTRL.reg_ka [87]).
Adding EN signal on $auto$ff.cc:262:slice$85688 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [39], Q = \core.CTRL.reg_ka [88]).
Adding EN signal on $auto$ff.cc:262:slice$85687 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [38], Q = \core.CTRL.reg_ka [89]).
Adding EN signal on $auto$ff.cc:262:slice$85686 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [37], Q = \core.CTRL.reg_ka [90]).
Adding EN signal on $auto$ff.cc:262:slice$85685 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [36], Q = \core.CTRL.reg_ka [91]).
Adding EN signal on $auto$ff.cc:262:slice$85684 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [35], Q = \core.CTRL.reg_ka [92]).
Adding EN signal on $auto$ff.cc:262:slice$85683 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [34], Q = \core.CTRL.reg_ka [93]).
Adding EN signal on $auto$ff.cc:262:slice$85682 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [33], Q = \core.CTRL.reg_ka [94]).
Adding EN signal on $auto$ff.cc:262:slice$85681 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [32], Q = \core.CTRL.reg_ka [95]).
Adding EN signal on $auto$ff.cc:262:slice$85680 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [31], Q = \core.CTRL.reg_ka [96]).
Adding EN signal on $auto$ff.cc:262:slice$85679 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [30], Q = \core.CTRL.reg_ka [97]).
Adding EN signal on $auto$ff.cc:262:slice$85678 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [29], Q = \core.CTRL.reg_ka [98]).
Adding EN signal on $auto$ff.cc:262:slice$85677 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [28], Q = \core.CTRL.reg_ka [99]).
Adding EN signal on $auto$ff.cc:262:slice$85676 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [27], Q = \core.CTRL.reg_ka [100]).
Adding EN signal on $auto$ff.cc:262:slice$85675 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [26], Q = \core.CTRL.reg_ka [101]).
Adding EN signal on $auto$ff.cc:262:slice$85674 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [25], Q = \core.CTRL.reg_ka [102]).
Adding EN signal on $auto$ff.cc:262:slice$85673 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [24], Q = \core.CTRL.reg_ka [103]).
Adding EN signal on $auto$ff.cc:262:slice$85672 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [23], Q = \core.CTRL.reg_ka [104]).
Adding EN signal on $auto$ff.cc:262:slice$85671 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [22], Q = \core.CTRL.reg_ka [105]).
Adding EN signal on $auto$ff.cc:262:slice$85670 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [21], Q = \core.CTRL.reg_ka [106]).
Adding EN signal on $auto$ff.cc:262:slice$85669 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [20], Q = \core.CTRL.reg_ka [107]).
Adding EN signal on $auto$ff.cc:262:slice$85668 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [19], Q = \core.CTRL.reg_ka [108]).
Adding EN signal on $auto$ff.cc:262:slice$85667 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [18], Q = \core.CTRL.reg_ka [109]).
Adding EN signal on $auto$ff.cc:262:slice$85666 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [17], Q = \core.CTRL.reg_ka [110]).
Adding EN signal on $auto$ff.cc:262:slice$85665 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [16], Q = \core.CTRL.reg_ka [111]).
Adding EN signal on $auto$ff.cc:262:slice$85664 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [15], Q = \core.CTRL.reg_ka [112]).
Adding EN signal on $auto$ff.cc:262:slice$85663 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [14], Q = \core.CTRL.reg_ka [113]).
Adding EN signal on $auto$ff.cc:262:slice$85662 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [13], Q = \core.CTRL.reg_ka [114]).
Adding EN signal on $auto$ff.cc:262:slice$85661 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [12], Q = \core.CTRL.reg_ka [115]).
Adding EN signal on $auto$ff.cc:262:slice$85660 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [11], Q = \core.CTRL.reg_ka [116]).
Adding EN signal on $auto$ff.cc:262:slice$85659 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [10], Q = \core.CTRL.reg_ka [117]).
Adding EN signal on $auto$ff.cc:262:slice$85658 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [9], Q = \core.CTRL.reg_ka [118]).
Adding EN signal on $auto$ff.cc:262:slice$85657 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [8], Q = \core.CTRL.reg_ka [119]).
Adding EN signal on $auto$ff.cc:262:slice$85656 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [7], Q = \core.CTRL.reg_ka [120]).
Adding EN signal on $auto$ff.cc:262:slice$85655 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [6], Q = \core.CTRL.reg_ka [121]).
Adding EN signal on $auto$ff.cc:262:slice$85654 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [5], Q = \core.CTRL.reg_ka [122]).
Adding EN signal on $auto$ff.cc:262:slice$85653 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [4], Q = \core.CTRL.reg_ka [123]).
Adding EN signal on $auto$ff.cc:262:slice$85652 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [3], Q = \core.CTRL.reg_ka [124]).
Adding EN signal on $auto$ff.cc:262:slice$85651 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [2], Q = \core.CTRL.reg_ka [125]).
Adding EN signal on $auto$ff.cc:262:slice$85650 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [1], Q = \core.CTRL.reg_ka [126]).
Adding EN signal on $auto$ff.cc:262:slice$85649 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$59974 [0], Q = \core.CTRL.reg_ka [127]).
Adding EN signal on $auto$ff.cc:262:slice$85520 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [127], Q = \core.CTRL.reg_kr_s [0]).
Adding EN signal on $auto$ff.cc:262:slice$85519 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [126], Q = \core.CTRL.reg_kr_s [1]).
Adding EN signal on $auto$ff.cc:262:slice$85518 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [125], Q = \core.CTRL.reg_kr_s [2]).
Adding EN signal on $auto$ff.cc:262:slice$85517 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [124], Q = \core.CTRL.reg_kr_s [3]).
Adding EN signal on $auto$ff.cc:262:slice$85516 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [123], Q = \core.CTRL.reg_kr_s [4]).
Adding EN signal on $auto$ff.cc:262:slice$85515 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [122], Q = \core.CTRL.reg_kr_s [5]).
Adding EN signal on $auto$ff.cc:262:slice$85514 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [121], Q = \core.CTRL.reg_kr_s [6]).
Adding EN signal on $auto$ff.cc:262:slice$85513 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [120], Q = \core.CTRL.reg_kr_s [7]).
Adding EN signal on $auto$ff.cc:262:slice$85512 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [119], Q = \core.CTRL.reg_kr_s [8]).
Adding EN signal on $auto$ff.cc:262:slice$85511 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [118], Q = \core.CTRL.reg_kr_s [9]).
Adding EN signal on $auto$ff.cc:262:slice$85510 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [117], Q = \core.CTRL.reg_kr_s [10]).
Adding EN signal on $auto$ff.cc:262:slice$85509 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [116], Q = \core.CTRL.reg_kr_s [11]).
Adding EN signal on $auto$ff.cc:262:slice$85508 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [115], Q = \core.CTRL.reg_kr_s [12]).
Adding EN signal on $auto$ff.cc:262:slice$85507 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [114], Q = \core.CTRL.reg_kr_s [13]).
Adding EN signal on $auto$ff.cc:262:slice$85506 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [113], Q = \core.CTRL.reg_kr_s [14]).
Adding EN signal on $auto$ff.cc:262:slice$85505 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [112], Q = \core.CTRL.reg_kr_s [15]).
Adding EN signal on $auto$ff.cc:262:slice$85504 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [111], Q = \core.CTRL.reg_kr_s [16]).
Adding EN signal on $auto$ff.cc:262:slice$85503 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [110], Q = \core.CTRL.reg_kr_s [17]).
Adding EN signal on $auto$ff.cc:262:slice$85502 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [109], Q = \core.CTRL.reg_kr_s [18]).
Adding EN signal on $auto$ff.cc:262:slice$85501 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [108], Q = \core.CTRL.reg_kr_s [19]).
Adding EN signal on $auto$ff.cc:262:slice$85500 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [107], Q = \core.CTRL.reg_kr_s [20]).
Adding EN signal on $auto$ff.cc:262:slice$85499 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [106], Q = \core.CTRL.reg_kr_s [21]).
Adding EN signal on $auto$ff.cc:262:slice$85498 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [105], Q = \core.CTRL.reg_kr_s [22]).
Adding EN signal on $auto$ff.cc:262:slice$85497 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [104], Q = \core.CTRL.reg_kr_s [23]).
Adding EN signal on $auto$ff.cc:262:slice$85496 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [103], Q = \core.CTRL.reg_kr_s [24]).
Adding EN signal on $auto$ff.cc:262:slice$85495 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [102], Q = \core.CTRL.reg_kr_s [25]).
Adding EN signal on $auto$ff.cc:262:slice$85494 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [101], Q = \core.CTRL.reg_kr_s [26]).
Adding EN signal on $auto$ff.cc:262:slice$85493 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [100], Q = \core.CTRL.reg_kr_s [27]).
Adding EN signal on $auto$ff.cc:262:slice$85492 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [99], Q = \core.CTRL.reg_kr_s [28]).
Adding EN signal on $auto$ff.cc:262:slice$85491 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [98], Q = \core.CTRL.reg_kr_s [29]).
Adding EN signal on $auto$ff.cc:262:slice$85490 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [97], Q = \core.CTRL.reg_kr_s [30]).
Adding EN signal on $auto$ff.cc:262:slice$85489 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [96], Q = \core.CTRL.reg_kr_s [31]).
Adding EN signal on $auto$ff.cc:262:slice$85488 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [95], Q = \core.CTRL.reg_kr_s [32]).
Adding EN signal on $auto$ff.cc:262:slice$85487 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [94], Q = \core.CTRL.reg_kr_s [33]).
Adding EN signal on $auto$ff.cc:262:slice$85486 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [93], Q = \core.CTRL.reg_kr_s [34]).
Adding EN signal on $auto$ff.cc:262:slice$85485 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [92], Q = \core.CTRL.reg_kr_s [35]).
Adding EN signal on $auto$ff.cc:262:slice$85484 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [91], Q = \core.CTRL.reg_kr_s [36]).
Adding EN signal on $auto$ff.cc:262:slice$85483 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [90], Q = \core.CTRL.reg_kr_s [37]).
Adding EN signal on $auto$ff.cc:262:slice$85482 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [89], Q = \core.CTRL.reg_kr_s [38]).
Adding EN signal on $auto$ff.cc:262:slice$85481 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [88], Q = \core.CTRL.reg_kr_s [39]).
Adding EN signal on $auto$ff.cc:262:slice$85480 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [87], Q = \core.CTRL.reg_kr_s [40]).
Adding EN signal on $auto$ff.cc:262:slice$85479 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [86], Q = \core.CTRL.reg_kr_s [41]).
Adding EN signal on $auto$ff.cc:262:slice$85478 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [85], Q = \core.CTRL.reg_kr_s [42]).
Adding EN signal on $auto$ff.cc:262:slice$85477 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [84], Q = \core.CTRL.reg_kr_s [43]).
Adding EN signal on $auto$ff.cc:262:slice$85476 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [83], Q = \core.CTRL.reg_kr_s [44]).
Adding EN signal on $auto$ff.cc:262:slice$85475 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [82], Q = \core.CTRL.reg_kr_s [45]).
Adding EN signal on $auto$ff.cc:262:slice$85474 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [81], Q = \core.CTRL.reg_kr_s [46]).
Adding EN signal on $auto$ff.cc:262:slice$85473 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [80], Q = \core.CTRL.reg_kr_s [47]).
Adding EN signal on $auto$ff.cc:262:slice$85472 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [79], Q = \core.CTRL.reg_kr_s [48]).
Adding EN signal on $auto$ff.cc:262:slice$85471 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [78], Q = \core.CTRL.reg_kr_s [49]).
Adding EN signal on $auto$ff.cc:262:slice$85470 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [77], Q = \core.CTRL.reg_kr_s [50]).
Adding EN signal on $auto$ff.cc:262:slice$85469 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [76], Q = \core.CTRL.reg_kr_s [51]).
Adding EN signal on $auto$ff.cc:262:slice$85468 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [75], Q = \core.CTRL.reg_kr_s [52]).
Adding EN signal on $auto$ff.cc:262:slice$85467 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [74], Q = \core.CTRL.reg_kr_s [53]).
Adding EN signal on $auto$ff.cc:262:slice$85466 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [73], Q = \core.CTRL.reg_kr_s [54]).
Adding EN signal on $auto$ff.cc:262:slice$85465 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [72], Q = \core.CTRL.reg_kr_s [55]).
Adding EN signal on $auto$ff.cc:262:slice$85464 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [71], Q = \core.CTRL.reg_kr_s [56]).
Adding EN signal on $auto$ff.cc:262:slice$85463 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [70], Q = \core.CTRL.reg_kr_s [57]).
Adding EN signal on $auto$ff.cc:262:slice$85462 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [69], Q = \core.CTRL.reg_kr_s [58]).
Adding EN signal on $auto$ff.cc:262:slice$85461 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [68], Q = \core.CTRL.reg_kr_s [59]).
Adding EN signal on $auto$ff.cc:262:slice$85460 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [67], Q = \core.CTRL.reg_kr_s [60]).
Adding EN signal on $auto$ff.cc:262:slice$85459 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [66], Q = \core.CTRL.reg_kr_s [61]).
Adding EN signal on $auto$ff.cc:262:slice$85458 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [65], Q = \core.CTRL.reg_kr_s [62]).
Adding EN signal on $auto$ff.cc:262:slice$85457 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [64], Q = \core.CTRL.reg_kr_s [63]).
Adding EN signal on $auto$ff.cc:262:slice$85456 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [63], Q = \core.CTRL.reg_kr_s [64]).
Adding EN signal on $auto$ff.cc:262:slice$85455 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [62], Q = \core.CTRL.reg_kr_s [65]).
Adding EN signal on $auto$ff.cc:262:slice$85454 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [61], Q = \core.CTRL.reg_kr_s [66]).
Adding EN signal on $auto$ff.cc:262:slice$85453 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [60], Q = \core.CTRL.reg_kr_s [67]).
Adding EN signal on $auto$ff.cc:262:slice$85452 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [59], Q = \core.CTRL.reg_kr_s [68]).
Adding EN signal on $auto$ff.cc:262:slice$85451 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [58], Q = \core.CTRL.reg_kr_s [69]).
Adding EN signal on $auto$ff.cc:262:slice$85450 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [57], Q = \core.CTRL.reg_kr_s [70]).
Adding EN signal on $auto$ff.cc:262:slice$85449 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [56], Q = \core.CTRL.reg_kr_s [71]).
Adding EN signal on $auto$ff.cc:262:slice$85448 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [55], Q = \core.CTRL.reg_kr_s [72]).
Adding EN signal on $auto$ff.cc:262:slice$85447 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [54], Q = \core.CTRL.reg_kr_s [73]).
Adding EN signal on $auto$ff.cc:262:slice$85446 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [53], Q = \core.CTRL.reg_kr_s [74]).
Adding EN signal on $auto$ff.cc:262:slice$85445 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [52], Q = \core.CTRL.reg_kr_s [75]).
Adding EN signal on $auto$ff.cc:262:slice$85444 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [51], Q = \core.CTRL.reg_kr_s [76]).
Adding EN signal on $auto$ff.cc:262:slice$85443 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [50], Q = \core.CTRL.reg_kr_s [77]).
Adding EN signal on $auto$ff.cc:262:slice$85442 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [49], Q = \core.CTRL.reg_kr_s [78]).
Adding EN signal on $auto$ff.cc:262:slice$85441 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [48], Q = \core.CTRL.reg_kr_s [79]).
Adding EN signal on $auto$ff.cc:262:slice$85440 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [47], Q = \core.CTRL.reg_kr_s [80]).
Adding EN signal on $auto$ff.cc:262:slice$85439 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [46], Q = \core.CTRL.reg_kr_s [81]).
Adding EN signal on $auto$ff.cc:262:slice$85438 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [45], Q = \core.CTRL.reg_kr_s [82]).
Adding EN signal on $auto$ff.cc:262:slice$85437 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [44], Q = \core.CTRL.reg_kr_s [83]).
Adding EN signal on $auto$ff.cc:262:slice$85436 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [43], Q = \core.CTRL.reg_kr_s [84]).
Adding EN signal on $auto$ff.cc:262:slice$85435 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [42], Q = \core.CTRL.reg_kr_s [85]).
Adding EN signal on $auto$ff.cc:262:slice$85434 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [41], Q = \core.CTRL.reg_kr_s [86]).
Adding EN signal on $auto$ff.cc:262:slice$85433 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [40], Q = \core.CTRL.reg_kr_s [87]).
Adding EN signal on $auto$ff.cc:262:slice$85432 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [39], Q = \core.CTRL.reg_kr_s [88]).
Adding EN signal on $auto$ff.cc:262:slice$85431 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [38], Q = \core.CTRL.reg_kr_s [89]).
Adding EN signal on $auto$ff.cc:262:slice$85430 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [37], Q = \core.CTRL.reg_kr_s [90]).
Adding EN signal on $auto$ff.cc:262:slice$85429 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [36], Q = \core.CTRL.reg_kr_s [91]).
Adding EN signal on $auto$ff.cc:262:slice$85428 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [35], Q = \core.CTRL.reg_kr_s [92]).
Adding EN signal on $auto$ff.cc:262:slice$85427 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [34], Q = \core.CTRL.reg_kr_s [93]).
Adding EN signal on $auto$ff.cc:262:slice$85426 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [33], Q = \core.CTRL.reg_kr_s [94]).
Adding EN signal on $auto$ff.cc:262:slice$85425 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [32], Q = \core.CTRL.reg_kr_s [95]).
Adding EN signal on $auto$ff.cc:262:slice$85424 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [31], Q = \core.CTRL.reg_kr_s [96]).
Adding EN signal on $auto$ff.cc:262:slice$85423 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [30], Q = \core.CTRL.reg_kr_s [97]).
Adding EN signal on $auto$ff.cc:262:slice$85422 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [29], Q = \core.CTRL.reg_kr_s [98]).
Adding EN signal on $auto$ff.cc:262:slice$85421 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [28], Q = \core.CTRL.reg_kr_s [99]).
Adding EN signal on $auto$ff.cc:262:slice$85420 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [27], Q = \core.CTRL.reg_kr_s [100]).
Adding EN signal on $auto$ff.cc:262:slice$85419 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [26], Q = \core.CTRL.reg_kr_s [101]).
Adding EN signal on $auto$ff.cc:262:slice$85418 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [25], Q = \core.CTRL.reg_kr_s [102]).
Adding EN signal on $auto$ff.cc:262:slice$85417 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [24], Q = \core.CTRL.reg_kr_s [103]).
Adding EN signal on $auto$ff.cc:262:slice$85416 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [23], Q = \core.CTRL.reg_kr_s [104]).
Adding EN signal on $auto$ff.cc:262:slice$85415 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [22], Q = \core.CTRL.reg_kr_s [105]).
Adding EN signal on $auto$ff.cc:262:slice$85414 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [21], Q = \core.CTRL.reg_kr_s [106]).
Adding EN signal on $auto$ff.cc:262:slice$85413 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [20], Q = \core.CTRL.reg_kr_s [107]).
Adding EN signal on $auto$ff.cc:262:slice$85412 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [19], Q = \core.CTRL.reg_kr_s [108]).
Adding EN signal on $auto$ff.cc:262:slice$85411 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [18], Q = \core.CTRL.reg_kr_s [109]).
Adding EN signal on $auto$ff.cc:262:slice$85410 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [17], Q = \core.CTRL.reg_kr_s [110]).
Adding EN signal on $auto$ff.cc:262:slice$85409 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [16], Q = \core.CTRL.reg_kr_s [111]).
Adding EN signal on $auto$ff.cc:262:slice$85408 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [15], Q = \core.CTRL.reg_kr_s [112]).
Adding EN signal on $auto$ff.cc:262:slice$85407 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [14], Q = \core.CTRL.reg_kr_s [113]).
Adding EN signal on $auto$ff.cc:262:slice$85406 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [13], Q = \core.CTRL.reg_kr_s [114]).
Adding EN signal on $auto$ff.cc:262:slice$85405 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [12], Q = \core.CTRL.reg_kr_s [115]).
Adding EN signal on $auto$ff.cc:262:slice$85404 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [11], Q = \core.CTRL.reg_kr_s [116]).
Adding EN signal on $auto$ff.cc:262:slice$85403 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [10], Q = \core.CTRL.reg_kr_s [117]).
Adding EN signal on $auto$ff.cc:262:slice$85402 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [9], Q = \core.CTRL.reg_kr_s [118]).
Adding EN signal on $auto$ff.cc:262:slice$85401 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [8], Q = \core.CTRL.reg_kr_s [119]).
Adding EN signal on $auto$ff.cc:262:slice$85400 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [7], Q = \core.CTRL.reg_kr_s [120]).
Adding EN signal on $auto$ff.cc:262:slice$85399 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [6], Q = \core.CTRL.reg_kr_s [121]).
Adding EN signal on $auto$ff.cc:262:slice$85398 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [5], Q = \core.CTRL.reg_kr_s [122]).
Adding EN signal on $auto$ff.cc:262:slice$85397 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [4], Q = \core.CTRL.reg_kr_s [123]).
Adding EN signal on $auto$ff.cc:262:slice$85396 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [3], Q = \core.CTRL.reg_kr_s [124]).
Adding EN signal on $auto$ff.cc:262:slice$85395 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [2], Q = \core.CTRL.reg_kr_s [125]).
Adding EN signal on $auto$ff.cc:262:slice$85394 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [1], Q = \core.CTRL.reg_kr_s [126]).
Adding EN signal on $auto$ff.cc:262:slice$85393 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$51646 [0], Q = \core.CTRL.reg_kr_s [127]).
Adding EN signal on $auto$ff.cc:262:slice$85392 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [127], Q = \core.CTRL.reg_kr [0]).
Adding EN signal on $auto$ff.cc:262:slice$85391 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [126], Q = \core.CTRL.reg_kr [1]).
Adding EN signal on $auto$ff.cc:262:slice$85390 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [125], Q = \core.CTRL.reg_kr [2]).
Adding EN signal on $auto$ff.cc:262:slice$85389 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [124], Q = \core.CTRL.reg_kr [3]).
Adding EN signal on $auto$ff.cc:262:slice$85388 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [123], Q = \core.CTRL.reg_kr [4]).
Adding EN signal on $auto$ff.cc:262:slice$85387 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [122], Q = \core.CTRL.reg_kr [5]).
Adding EN signal on $auto$ff.cc:262:slice$85386 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [121], Q = \core.CTRL.reg_kr [6]).
Adding EN signal on $auto$ff.cc:262:slice$85385 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [120], Q = \core.CTRL.reg_kr [7]).
Adding EN signal on $auto$ff.cc:262:slice$85384 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [119], Q = \core.CTRL.reg_kr [8]).
Adding EN signal on $auto$ff.cc:262:slice$85383 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [118], Q = \core.CTRL.reg_kr [9]).
Adding EN signal on $auto$ff.cc:262:slice$85382 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [117], Q = \core.CTRL.reg_kr [10]).
Adding EN signal on $auto$ff.cc:262:slice$85381 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [116], Q = \core.CTRL.reg_kr [11]).
Adding EN signal on $auto$ff.cc:262:slice$85380 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [115], Q = \core.CTRL.reg_kr [12]).
Adding EN signal on $auto$ff.cc:262:slice$85379 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [114], Q = \core.CTRL.reg_kr [13]).
Adding EN signal on $auto$ff.cc:262:slice$85378 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [113], Q = \core.CTRL.reg_kr [14]).
Adding EN signal on $auto$ff.cc:262:slice$85377 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [112], Q = \core.CTRL.reg_kr [15]).
Adding EN signal on $auto$ff.cc:262:slice$85376 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [111], Q = \core.CTRL.reg_kr [16]).
Adding EN signal on $auto$ff.cc:262:slice$85375 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [110], Q = \core.CTRL.reg_kr [17]).
Adding EN signal on $auto$ff.cc:262:slice$85374 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [109], Q = \core.CTRL.reg_kr [18]).
Adding EN signal on $auto$ff.cc:262:slice$85373 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [108], Q = \core.CTRL.reg_kr [19]).
Adding EN signal on $auto$ff.cc:262:slice$85372 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [107], Q = \core.CTRL.reg_kr [20]).
Adding EN signal on $auto$ff.cc:262:slice$85371 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [106], Q = \core.CTRL.reg_kr [21]).
Adding EN signal on $auto$ff.cc:262:slice$85370 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [105], Q = \core.CTRL.reg_kr [22]).
Adding EN signal on $auto$ff.cc:262:slice$85369 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [104], Q = \core.CTRL.reg_kr [23]).
Adding EN signal on $auto$ff.cc:262:slice$85368 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [103], Q = \core.CTRL.reg_kr [24]).
Adding EN signal on $auto$ff.cc:262:slice$85367 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [102], Q = \core.CTRL.reg_kr [25]).
Adding EN signal on $auto$ff.cc:262:slice$85366 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [101], Q = \core.CTRL.reg_kr [26]).
Adding EN signal on $auto$ff.cc:262:slice$85365 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [100], Q = \core.CTRL.reg_kr [27]).
Adding EN signal on $auto$ff.cc:262:slice$85364 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [99], Q = \core.CTRL.reg_kr [28]).
Adding EN signal on $auto$ff.cc:262:slice$85363 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [98], Q = \core.CTRL.reg_kr [29]).
Adding EN signal on $auto$ff.cc:262:slice$85362 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [97], Q = \core.CTRL.reg_kr [30]).
Adding EN signal on $auto$ff.cc:262:slice$85361 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [96], Q = \core.CTRL.reg_kr [31]).
Adding EN signal on $auto$ff.cc:262:slice$85360 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [95], Q = \core.CTRL.reg_kr [32]).
Adding EN signal on $auto$ff.cc:262:slice$85359 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [94], Q = \core.CTRL.reg_kr [33]).
Adding EN signal on $auto$ff.cc:262:slice$85358 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [93], Q = \core.CTRL.reg_kr [34]).
Adding EN signal on $auto$ff.cc:262:slice$85357 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [92], Q = \core.CTRL.reg_kr [35]).
Adding EN signal on $auto$ff.cc:262:slice$85356 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [91], Q = \core.CTRL.reg_kr [36]).
Adding EN signal on $auto$ff.cc:262:slice$85355 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [90], Q = \core.CTRL.reg_kr [37]).
Adding EN signal on $auto$ff.cc:262:slice$85354 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [89], Q = \core.CTRL.reg_kr [38]).
Adding EN signal on $auto$ff.cc:262:slice$85353 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [88], Q = \core.CTRL.reg_kr [39]).
Adding EN signal on $auto$ff.cc:262:slice$85352 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [87], Q = \core.CTRL.reg_kr [40]).
Adding EN signal on $auto$ff.cc:262:slice$85351 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [86], Q = \core.CTRL.reg_kr [41]).
Adding EN signal on $auto$ff.cc:262:slice$85350 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [85], Q = \core.CTRL.reg_kr [42]).
Adding EN signal on $auto$ff.cc:262:slice$85349 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [84], Q = \core.CTRL.reg_kr [43]).
Adding EN signal on $auto$ff.cc:262:slice$85348 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [83], Q = \core.CTRL.reg_kr [44]).
Adding EN signal on $auto$ff.cc:262:slice$85347 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [82], Q = \core.CTRL.reg_kr [45]).
Adding EN signal on $auto$ff.cc:262:slice$85346 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [81], Q = \core.CTRL.reg_kr [46]).
Adding EN signal on $auto$ff.cc:262:slice$85345 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [80], Q = \core.CTRL.reg_kr [47]).
Adding EN signal on $auto$ff.cc:262:slice$85344 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [79], Q = \core.CTRL.reg_kr [48]).
Adding EN signal on $auto$ff.cc:262:slice$85343 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [78], Q = \core.CTRL.reg_kr [49]).
Adding EN signal on $auto$ff.cc:262:slice$85342 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [77], Q = \core.CTRL.reg_kr [50]).
Adding EN signal on $auto$ff.cc:262:slice$85341 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [76], Q = \core.CTRL.reg_kr [51]).
Adding EN signal on $auto$ff.cc:262:slice$85340 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [75], Q = \core.CTRL.reg_kr [52]).
Adding EN signal on $auto$ff.cc:262:slice$85339 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [74], Q = \core.CTRL.reg_kr [53]).
Adding EN signal on $auto$ff.cc:262:slice$85338 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [73], Q = \core.CTRL.reg_kr [54]).
Adding EN signal on $auto$ff.cc:262:slice$85337 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [72], Q = \core.CTRL.reg_kr [55]).
Adding EN signal on $auto$ff.cc:262:slice$85336 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [71], Q = \core.CTRL.reg_kr [56]).
Adding EN signal on $auto$ff.cc:262:slice$85335 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [70], Q = \core.CTRL.reg_kr [57]).
Adding EN signal on $auto$ff.cc:262:slice$85334 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [69], Q = \core.CTRL.reg_kr [58]).
Adding EN signal on $auto$ff.cc:262:slice$85333 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [68], Q = \core.CTRL.reg_kr [59]).
Adding EN signal on $auto$ff.cc:262:slice$85332 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [67], Q = \core.CTRL.reg_kr [60]).
Adding EN signal on $auto$ff.cc:262:slice$85331 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [66], Q = \core.CTRL.reg_kr [61]).
Adding EN signal on $auto$ff.cc:262:slice$85330 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [65], Q = \core.CTRL.reg_kr [62]).
Adding EN signal on $auto$ff.cc:262:slice$85329 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [64], Q = \core.CTRL.reg_kr [63]).
Adding EN signal on $auto$ff.cc:262:slice$85328 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [63], Q = \core.CTRL.reg_kr [64]).
Adding EN signal on $auto$ff.cc:262:slice$85327 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [62], Q = \core.CTRL.reg_kr [65]).
Adding EN signal on $auto$ff.cc:262:slice$85326 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [61], Q = \core.CTRL.reg_kr [66]).
Adding EN signal on $auto$ff.cc:262:slice$85325 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [60], Q = \core.CTRL.reg_kr [67]).
Adding EN signal on $auto$ff.cc:262:slice$85324 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [59], Q = \core.CTRL.reg_kr [68]).
Adding EN signal on $auto$ff.cc:262:slice$85323 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [58], Q = \core.CTRL.reg_kr [69]).
Adding EN signal on $auto$ff.cc:262:slice$85322 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [57], Q = \core.CTRL.reg_kr [70]).
Adding EN signal on $auto$ff.cc:262:slice$85321 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [56], Q = \core.CTRL.reg_kr [71]).
Adding EN signal on $auto$ff.cc:262:slice$85320 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [55], Q = \core.CTRL.reg_kr [72]).
Adding EN signal on $auto$ff.cc:262:slice$85319 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [54], Q = \core.CTRL.reg_kr [73]).
Adding EN signal on $auto$ff.cc:262:slice$85318 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [53], Q = \core.CTRL.reg_kr [74]).
Adding EN signal on $auto$ff.cc:262:slice$85317 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [52], Q = \core.CTRL.reg_kr [75]).
Adding EN signal on $auto$ff.cc:262:slice$85316 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [51], Q = \core.CTRL.reg_kr [76]).
Adding EN signal on $auto$ff.cc:262:slice$85315 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [50], Q = \core.CTRL.reg_kr [77]).
Adding EN signal on $auto$ff.cc:262:slice$85314 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [49], Q = \core.CTRL.reg_kr [78]).
Adding EN signal on $auto$ff.cc:262:slice$85313 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [48], Q = \core.CTRL.reg_kr [79]).
Adding EN signal on $auto$ff.cc:262:slice$85312 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [47], Q = \core.CTRL.reg_kr [80]).
Adding EN signal on $auto$ff.cc:262:slice$85311 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [46], Q = \core.CTRL.reg_kr [81]).
Adding EN signal on $auto$ff.cc:262:slice$85310 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [45], Q = \core.CTRL.reg_kr [82]).
Adding EN signal on $auto$ff.cc:262:slice$85309 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [44], Q = \core.CTRL.reg_kr [83]).
Adding EN signal on $auto$ff.cc:262:slice$85308 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [43], Q = \core.CTRL.reg_kr [84]).
Adding EN signal on $auto$ff.cc:262:slice$85307 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [42], Q = \core.CTRL.reg_kr [85]).
Adding EN signal on $auto$ff.cc:262:slice$85306 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [41], Q = \core.CTRL.reg_kr [86]).
Adding EN signal on $auto$ff.cc:262:slice$85305 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [40], Q = \core.CTRL.reg_kr [87]).
Adding EN signal on $auto$ff.cc:262:slice$85304 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [39], Q = \core.CTRL.reg_kr [88]).
Adding EN signal on $auto$ff.cc:262:slice$85303 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [38], Q = \core.CTRL.reg_kr [89]).
Adding EN signal on $auto$ff.cc:262:slice$85302 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [37], Q = \core.CTRL.reg_kr [90]).
Adding EN signal on $auto$ff.cc:262:slice$85301 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [36], Q = \core.CTRL.reg_kr [91]).
Adding EN signal on $auto$ff.cc:262:slice$85300 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [35], Q = \core.CTRL.reg_kr [92]).
Adding EN signal on $auto$ff.cc:262:slice$85299 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [34], Q = \core.CTRL.reg_kr [93]).
Adding EN signal on $auto$ff.cc:262:slice$85298 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [33], Q = \core.CTRL.reg_kr [94]).
Adding EN signal on $auto$ff.cc:262:slice$85297 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [32], Q = \core.CTRL.reg_kr [95]).
Adding EN signal on $auto$ff.cc:262:slice$85296 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [31], Q = \core.CTRL.reg_kr [96]).
Adding EN signal on $auto$ff.cc:262:slice$85295 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [30], Q = \core.CTRL.reg_kr [97]).
Adding EN signal on $auto$ff.cc:262:slice$85294 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [29], Q = \core.CTRL.reg_kr [98]).
Adding EN signal on $auto$ff.cc:262:slice$85293 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [28], Q = \core.CTRL.reg_kr [99]).
Adding EN signal on $auto$ff.cc:262:slice$85292 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [27], Q = \core.CTRL.reg_kr [100]).
Adding EN signal on $auto$ff.cc:262:slice$85291 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [26], Q = \core.CTRL.reg_kr [101]).
Adding EN signal on $auto$ff.cc:262:slice$85290 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [25], Q = \core.CTRL.reg_kr [102]).
Adding EN signal on $auto$ff.cc:262:slice$85289 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [24], Q = \core.CTRL.reg_kr [103]).
Adding EN signal on $auto$ff.cc:262:slice$85288 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [23], Q = \core.CTRL.reg_kr [104]).
Adding EN signal on $auto$ff.cc:262:slice$85287 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [22], Q = \core.CTRL.reg_kr [105]).
Adding EN signal on $auto$ff.cc:262:slice$85286 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [21], Q = \core.CTRL.reg_kr [106]).
Adding EN signal on $auto$ff.cc:262:slice$85285 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [20], Q = \core.CTRL.reg_kr [107]).
Adding EN signal on $auto$ff.cc:262:slice$85284 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [19], Q = \core.CTRL.reg_kr [108]).
Adding EN signal on $auto$ff.cc:262:slice$85283 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [18], Q = \core.CTRL.reg_kr [109]).
Adding EN signal on $auto$ff.cc:262:slice$85282 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [17], Q = \core.CTRL.reg_kr [110]).
Adding EN signal on $auto$ff.cc:262:slice$85281 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [16], Q = \core.CTRL.reg_kr [111]).
Adding EN signal on $auto$ff.cc:262:slice$85280 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [15], Q = \core.CTRL.reg_kr [112]).
Adding EN signal on $auto$ff.cc:262:slice$85279 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [14], Q = \core.CTRL.reg_kr [113]).
Adding EN signal on $auto$ff.cc:262:slice$85278 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [13], Q = \core.CTRL.reg_kr [114]).
Adding EN signal on $auto$ff.cc:262:slice$85277 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [12], Q = \core.CTRL.reg_kr [115]).
Adding EN signal on $auto$ff.cc:262:slice$85276 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [11], Q = \core.CTRL.reg_kr [116]).
Adding EN signal on $auto$ff.cc:262:slice$85275 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [10], Q = \core.CTRL.reg_kr [117]).
Adding EN signal on $auto$ff.cc:262:slice$85274 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [9], Q = \core.CTRL.reg_kr [118]).
Adding EN signal on $auto$ff.cc:262:slice$85273 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [8], Q = \core.CTRL.reg_kr [119]).
Adding EN signal on $auto$ff.cc:262:slice$85272 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [7], Q = \core.CTRL.reg_kr [120]).
Adding EN signal on $auto$ff.cc:262:slice$85271 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [6], Q = \core.CTRL.reg_kr [121]).
Adding EN signal on $auto$ff.cc:262:slice$85270 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [5], Q = \core.CTRL.reg_kr [122]).
Adding EN signal on $auto$ff.cc:262:slice$85269 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [4], Q = \core.CTRL.reg_kr [123]).
Adding EN signal on $auto$ff.cc:262:slice$85268 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [3], Q = \core.CTRL.reg_kr [124]).
Adding EN signal on $auto$ff.cc:262:slice$85267 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [2], Q = \core.CTRL.reg_kr [125]).
Adding EN signal on $auto$ff.cc:262:slice$85266 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [1], Q = \core.CTRL.reg_kr [126]).
Adding EN signal on $auto$ff.cc:262:slice$85265 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$43576 [0], Q = \core.CTRL.reg_kr [127]).
Adding EN signal on $auto$ff.cc:262:slice$85264 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35632 [1], Q = \core.CTRL.reg_k_len [0]).
Adding EN signal on $auto$ff.cc:262:slice$85263 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35632 [0], Q = \core.CTRL.reg_k_len [1]).
Adding EN signal on $auto$ff.cc:262:slice$85262 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [127], Q = \core.CTRL.reg_kl_s [0]).
Adding EN signal on $auto$ff.cc:262:slice$85261 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [126], Q = \core.CTRL.reg_kl_s [1]).
Adding EN signal on $auto$ff.cc:262:slice$85260 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [125], Q = \core.CTRL.reg_kl_s [2]).
Adding EN signal on $auto$ff.cc:262:slice$85259 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [124], Q = \core.CTRL.reg_kl_s [3]).
Adding EN signal on $auto$ff.cc:262:slice$85258 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [123], Q = \core.CTRL.reg_kl_s [4]).
Adding EN signal on $auto$ff.cc:262:slice$85257 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [122], Q = \core.CTRL.reg_kl_s [5]).
Adding EN signal on $auto$ff.cc:262:slice$85256 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [121], Q = \core.CTRL.reg_kl_s [6]).
Adding EN signal on $auto$ff.cc:262:slice$85255 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [120], Q = \core.CTRL.reg_kl_s [7]).
Adding EN signal on $auto$ff.cc:262:slice$85254 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [119], Q = \core.CTRL.reg_kl_s [8]).
Adding EN signal on $auto$ff.cc:262:slice$85253 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [118], Q = \core.CTRL.reg_kl_s [9]).
Adding EN signal on $auto$ff.cc:262:slice$85252 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [117], Q = \core.CTRL.reg_kl_s [10]).
Adding EN signal on $auto$ff.cc:262:slice$85251 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [116], Q = \core.CTRL.reg_kl_s [11]).
Adding EN signal on $auto$ff.cc:262:slice$85250 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [115], Q = \core.CTRL.reg_kl_s [12]).
Adding EN signal on $auto$ff.cc:262:slice$85249 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [114], Q = \core.CTRL.reg_kl_s [13]).
Adding EN signal on $auto$ff.cc:262:slice$85248 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [113], Q = \core.CTRL.reg_kl_s [14]).
Adding EN signal on $auto$ff.cc:262:slice$85247 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [112], Q = \core.CTRL.reg_kl_s [15]).
Adding EN signal on $auto$ff.cc:262:slice$85246 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [111], Q = \core.CTRL.reg_kl_s [16]).
Adding EN signal on $auto$ff.cc:262:slice$85245 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [110], Q = \core.CTRL.reg_kl_s [17]).
Adding EN signal on $auto$ff.cc:262:slice$85244 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [109], Q = \core.CTRL.reg_kl_s [18]).
Adding EN signal on $auto$ff.cc:262:slice$85243 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [108], Q = \core.CTRL.reg_kl_s [19]).
Adding EN signal on $auto$ff.cc:262:slice$85242 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [107], Q = \core.CTRL.reg_kl_s [20]).
Adding EN signal on $auto$ff.cc:262:slice$85241 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [106], Q = \core.CTRL.reg_kl_s [21]).
Adding EN signal on $auto$ff.cc:262:slice$85240 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [105], Q = \core.CTRL.reg_kl_s [22]).
Adding EN signal on $auto$ff.cc:262:slice$85239 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [104], Q = \core.CTRL.reg_kl_s [23]).
Adding EN signal on $auto$ff.cc:262:slice$85238 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [103], Q = \core.CTRL.reg_kl_s [24]).
Adding EN signal on $auto$ff.cc:262:slice$85237 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [102], Q = \core.CTRL.reg_kl_s [25]).
Adding EN signal on $auto$ff.cc:262:slice$85236 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [101], Q = \core.CTRL.reg_kl_s [26]).
Adding EN signal on $auto$ff.cc:262:slice$85235 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [100], Q = \core.CTRL.reg_kl_s [27]).
Adding EN signal on $auto$ff.cc:262:slice$85234 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [99], Q = \core.CTRL.reg_kl_s [28]).
Adding EN signal on $auto$ff.cc:262:slice$85233 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [98], Q = \core.CTRL.reg_kl_s [29]).
Adding EN signal on $auto$ff.cc:262:slice$85232 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [97], Q = \core.CTRL.reg_kl_s [30]).
Adding EN signal on $auto$ff.cc:262:slice$85231 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [96], Q = \core.CTRL.reg_kl_s [31]).
Adding EN signal on $auto$ff.cc:262:slice$85230 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [95], Q = \core.CTRL.reg_kl_s [32]).
Adding EN signal on $auto$ff.cc:262:slice$85229 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [94], Q = \core.CTRL.reg_kl_s [33]).
Adding EN signal on $auto$ff.cc:262:slice$85228 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [93], Q = \core.CTRL.reg_kl_s [34]).
Adding EN signal on $auto$ff.cc:262:slice$85227 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [92], Q = \core.CTRL.reg_kl_s [35]).
Adding EN signal on $auto$ff.cc:262:slice$85226 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [91], Q = \core.CTRL.reg_kl_s [36]).
Adding EN signal on $auto$ff.cc:262:slice$85225 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [90], Q = \core.CTRL.reg_kl_s [37]).
Adding EN signal on $auto$ff.cc:262:slice$85224 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [89], Q = \core.CTRL.reg_kl_s [38]).
Adding EN signal on $auto$ff.cc:262:slice$85223 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [88], Q = \core.CTRL.reg_kl_s [39]).
Adding EN signal on $auto$ff.cc:262:slice$85222 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [87], Q = \core.CTRL.reg_kl_s [40]).
Adding EN signal on $auto$ff.cc:262:slice$85221 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [86], Q = \core.CTRL.reg_kl_s [41]).
Adding EN signal on $auto$ff.cc:262:slice$85220 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [85], Q = \core.CTRL.reg_kl_s [42]).
Adding EN signal on $auto$ff.cc:262:slice$85219 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [84], Q = \core.CTRL.reg_kl_s [43]).
Adding EN signal on $auto$ff.cc:262:slice$85218 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [83], Q = \core.CTRL.reg_kl_s [44]).
Adding EN signal on $auto$ff.cc:262:slice$85217 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [82], Q = \core.CTRL.reg_kl_s [45]).
Adding EN signal on $auto$ff.cc:262:slice$85216 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [81], Q = \core.CTRL.reg_kl_s [46]).
Adding EN signal on $auto$ff.cc:262:slice$85215 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [80], Q = \core.CTRL.reg_kl_s [47]).
Adding EN signal on $auto$ff.cc:262:slice$85214 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [79], Q = \core.CTRL.reg_kl_s [48]).
Adding EN signal on $auto$ff.cc:262:slice$85213 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [78], Q = \core.CTRL.reg_kl_s [49]).
Adding EN signal on $auto$ff.cc:262:slice$85212 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [77], Q = \core.CTRL.reg_kl_s [50]).
Adding EN signal on $auto$ff.cc:262:slice$85211 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [76], Q = \core.CTRL.reg_kl_s [51]).
Adding EN signal on $auto$ff.cc:262:slice$85210 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [75], Q = \core.CTRL.reg_kl_s [52]).
Adding EN signal on $auto$ff.cc:262:slice$85209 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [74], Q = \core.CTRL.reg_kl_s [53]).
Adding EN signal on $auto$ff.cc:262:slice$85208 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [73], Q = \core.CTRL.reg_kl_s [54]).
Adding EN signal on $auto$ff.cc:262:slice$85207 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [72], Q = \core.CTRL.reg_kl_s [55]).
Adding EN signal on $auto$ff.cc:262:slice$85206 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [71], Q = \core.CTRL.reg_kl_s [56]).
Adding EN signal on $auto$ff.cc:262:slice$85205 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [70], Q = \core.CTRL.reg_kl_s [57]).
Adding EN signal on $auto$ff.cc:262:slice$85204 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [69], Q = \core.CTRL.reg_kl_s [58]).
Adding EN signal on $auto$ff.cc:262:slice$85203 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [68], Q = \core.CTRL.reg_kl_s [59]).
Adding EN signal on $auto$ff.cc:262:slice$85202 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [67], Q = \core.CTRL.reg_kl_s [60]).
Adding EN signal on $auto$ff.cc:262:slice$85201 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [66], Q = \core.CTRL.reg_kl_s [61]).
Adding EN signal on $auto$ff.cc:262:slice$85200 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [65], Q = \core.CTRL.reg_kl_s [62]).
Adding EN signal on $auto$ff.cc:262:slice$85199 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [64], Q = \core.CTRL.reg_kl_s [63]).
Adding EN signal on $auto$ff.cc:262:slice$85198 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [63], Q = \core.CTRL.reg_kl_s [64]).
Adding EN signal on $auto$ff.cc:262:slice$85197 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [62], Q = \core.CTRL.reg_kl_s [65]).
Adding EN signal on $auto$ff.cc:262:slice$85196 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [61], Q = \core.CTRL.reg_kl_s [66]).
Adding EN signal on $auto$ff.cc:262:slice$85195 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [60], Q = \core.CTRL.reg_kl_s [67]).
Adding EN signal on $auto$ff.cc:262:slice$85194 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [59], Q = \core.CTRL.reg_kl_s [68]).
Adding EN signal on $auto$ff.cc:262:slice$85193 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [58], Q = \core.CTRL.reg_kl_s [69]).
Adding EN signal on $auto$ff.cc:262:slice$85192 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [57], Q = \core.CTRL.reg_kl_s [70]).
Adding EN signal on $auto$ff.cc:262:slice$85191 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [56], Q = \core.CTRL.reg_kl_s [71]).
Adding EN signal on $auto$ff.cc:262:slice$85190 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [55], Q = \core.CTRL.reg_kl_s [72]).
Adding EN signal on $auto$ff.cc:262:slice$85189 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [54], Q = \core.CTRL.reg_kl_s [73]).
Adding EN signal on $auto$ff.cc:262:slice$85188 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [53], Q = \core.CTRL.reg_kl_s [74]).
Adding EN signal on $auto$ff.cc:262:slice$85187 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [52], Q = \core.CTRL.reg_kl_s [75]).
Adding EN signal on $auto$ff.cc:262:slice$85186 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [51], Q = \core.CTRL.reg_kl_s [76]).
Adding EN signal on $auto$ff.cc:262:slice$85185 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [50], Q = \core.CTRL.reg_kl_s [77]).
Adding EN signal on $auto$ff.cc:262:slice$85184 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [49], Q = \core.CTRL.reg_kl_s [78]).
Adding EN signal on $auto$ff.cc:262:slice$85183 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [48], Q = \core.CTRL.reg_kl_s [79]).
Adding EN signal on $auto$ff.cc:262:slice$85182 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [47], Q = \core.CTRL.reg_kl_s [80]).
Adding EN signal on $auto$ff.cc:262:slice$85181 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [46], Q = \core.CTRL.reg_kl_s [81]).
Adding EN signal on $auto$ff.cc:262:slice$85180 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [45], Q = \core.CTRL.reg_kl_s [82]).
Adding EN signal on $auto$ff.cc:262:slice$85179 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [44], Q = \core.CTRL.reg_kl_s [83]).
Adding EN signal on $auto$ff.cc:262:slice$85178 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [43], Q = \core.CTRL.reg_kl_s [84]).
Adding EN signal on $auto$ff.cc:262:slice$85177 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [42], Q = \core.CTRL.reg_kl_s [85]).
Adding EN signal on $auto$ff.cc:262:slice$85176 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [41], Q = \core.CTRL.reg_kl_s [86]).
Adding EN signal on $auto$ff.cc:262:slice$85175 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [40], Q = \core.CTRL.reg_kl_s [87]).
Adding EN signal on $auto$ff.cc:262:slice$85174 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [39], Q = \core.CTRL.reg_kl_s [88]).
Adding EN signal on $auto$ff.cc:262:slice$85173 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [38], Q = \core.CTRL.reg_kl_s [89]).
Adding EN signal on $auto$ff.cc:262:slice$85172 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [37], Q = \core.CTRL.reg_kl_s [90]).
Adding EN signal on $auto$ff.cc:262:slice$85171 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [36], Q = \core.CTRL.reg_kl_s [91]).
Adding EN signal on $auto$ff.cc:262:slice$85170 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [35], Q = \core.CTRL.reg_kl_s [92]).
Adding EN signal on $auto$ff.cc:262:slice$85169 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [34], Q = \core.CTRL.reg_kl_s [93]).
Adding EN signal on $auto$ff.cc:262:slice$85168 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [33], Q = \core.CTRL.reg_kl_s [94]).
Adding EN signal on $auto$ff.cc:262:slice$85167 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [32], Q = \core.CTRL.reg_kl_s [95]).
Adding EN signal on $auto$ff.cc:262:slice$85166 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [31], Q = \core.CTRL.reg_kl_s [96]).
Adding EN signal on $auto$ff.cc:262:slice$85165 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [30], Q = \core.CTRL.reg_kl_s [97]).
Adding EN signal on $auto$ff.cc:262:slice$85164 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [29], Q = \core.CTRL.reg_kl_s [98]).
Adding EN signal on $auto$ff.cc:262:slice$85163 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [28], Q = \core.CTRL.reg_kl_s [99]).
Adding EN signal on $auto$ff.cc:262:slice$85162 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [27], Q = \core.CTRL.reg_kl_s [100]).
Adding EN signal on $auto$ff.cc:262:slice$85161 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [26], Q = \core.CTRL.reg_kl_s [101]).
Adding EN signal on $auto$ff.cc:262:slice$85160 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [25], Q = \core.CTRL.reg_kl_s [102]).
Adding EN signal on $auto$ff.cc:262:slice$85159 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [24], Q = \core.CTRL.reg_kl_s [103]).
Adding EN signal on $auto$ff.cc:262:slice$85158 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [23], Q = \core.CTRL.reg_kl_s [104]).
Adding EN signal on $auto$ff.cc:262:slice$85157 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [22], Q = \core.CTRL.reg_kl_s [105]).
Adding EN signal on $auto$ff.cc:262:slice$85156 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [21], Q = \core.CTRL.reg_kl_s [106]).
Adding EN signal on $auto$ff.cc:262:slice$85155 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [20], Q = \core.CTRL.reg_kl_s [107]).
Adding EN signal on $auto$ff.cc:262:slice$85154 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [19], Q = \core.CTRL.reg_kl_s [108]).
Adding EN signal on $auto$ff.cc:262:slice$85153 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [18], Q = \core.CTRL.reg_kl_s [109]).
Adding EN signal on $auto$ff.cc:262:slice$85152 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [17], Q = \core.CTRL.reg_kl_s [110]).
Adding EN signal on $auto$ff.cc:262:slice$85151 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [16], Q = \core.CTRL.reg_kl_s [111]).
Adding EN signal on $auto$ff.cc:262:slice$85150 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [15], Q = \core.CTRL.reg_kl_s [112]).
Adding EN signal on $auto$ff.cc:262:slice$85149 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [14], Q = \core.CTRL.reg_kl_s [113]).
Adding EN signal on $auto$ff.cc:262:slice$85148 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [13], Q = \core.CTRL.reg_kl_s [114]).
Adding EN signal on $auto$ff.cc:262:slice$85147 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [12], Q = \core.CTRL.reg_kl_s [115]).
Adding EN signal on $auto$ff.cc:262:slice$85146 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [11], Q = \core.CTRL.reg_kl_s [116]).
Adding EN signal on $auto$ff.cc:262:slice$85145 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [10], Q = \core.CTRL.reg_kl_s [117]).
Adding EN signal on $auto$ff.cc:262:slice$85144 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [9], Q = \core.CTRL.reg_kl_s [118]).
Adding EN signal on $auto$ff.cc:262:slice$85143 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [8], Q = \core.CTRL.reg_kl_s [119]).
Adding EN signal on $auto$ff.cc:262:slice$85142 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [7], Q = \core.CTRL.reg_kl_s [120]).
Adding EN signal on $auto$ff.cc:262:slice$85141 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [6], Q = \core.CTRL.reg_kl_s [121]).
Adding EN signal on $auto$ff.cc:262:slice$85140 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [5], Q = \core.CTRL.reg_kl_s [122]).
Adding EN signal on $auto$ff.cc:262:slice$85139 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [4], Q = \core.CTRL.reg_kl_s [123]).
Adding EN signal on $auto$ff.cc:262:slice$85138 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [3], Q = \core.CTRL.reg_kl_s [124]).
Adding EN signal on $auto$ff.cc:262:slice$85137 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [2], Q = \core.CTRL.reg_kl_s [125]).
Adding EN signal on $auto$ff.cc:262:slice$85136 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [1], Q = \core.CTRL.reg_kl_s [126]).
Adding EN signal on $auto$ff.cc:262:slice$85135 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$35374 [0], Q = \core.CTRL.reg_kl_s [127]).
Adding EN signal on $auto$ff.cc:262:slice$85134 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [127], Q = \core.CTRL.reg_kl [0]).
Adding EN signal on $auto$ff.cc:262:slice$85133 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [126], Q = \core.CTRL.reg_kl [1]).
Adding EN signal on $auto$ff.cc:262:slice$85132 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [125], Q = \core.CTRL.reg_kl [2]).
Adding EN signal on $auto$ff.cc:262:slice$85131 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [124], Q = \core.CTRL.reg_kl [3]).
Adding EN signal on $auto$ff.cc:262:slice$85130 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [123], Q = \core.CTRL.reg_kl [4]).
Adding EN signal on $auto$ff.cc:262:slice$85129 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [122], Q = \core.CTRL.reg_kl [5]).
Adding EN signal on $auto$ff.cc:262:slice$85128 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [121], Q = \core.CTRL.reg_kl [6]).
Adding EN signal on $auto$ff.cc:262:slice$85127 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [120], Q = \core.CTRL.reg_kl [7]).
Adding EN signal on $auto$ff.cc:262:slice$85126 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [119], Q = \core.CTRL.reg_kl [8]).
Adding EN signal on $auto$ff.cc:262:slice$85125 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [118], Q = \core.CTRL.reg_kl [9]).
Adding EN signal on $auto$ff.cc:262:slice$85124 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [117], Q = \core.CTRL.reg_kl [10]).
Adding EN signal on $auto$ff.cc:262:slice$85123 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [116], Q = \core.CTRL.reg_kl [11]).
Adding EN signal on $auto$ff.cc:262:slice$85122 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [115], Q = \core.CTRL.reg_kl [12]).
Adding EN signal on $auto$ff.cc:262:slice$85121 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [114], Q = \core.CTRL.reg_kl [13]).
Adding EN signal on $auto$ff.cc:262:slice$85120 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [113], Q = \core.CTRL.reg_kl [14]).
Adding EN signal on $auto$ff.cc:262:slice$85119 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [112], Q = \core.CTRL.reg_kl [15]).
Adding EN signal on $auto$ff.cc:262:slice$85118 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [111], Q = \core.CTRL.reg_kl [16]).
Adding EN signal on $auto$ff.cc:262:slice$85117 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [110], Q = \core.CTRL.reg_kl [17]).
Adding EN signal on $auto$ff.cc:262:slice$85116 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [109], Q = \core.CTRL.reg_kl [18]).
Adding EN signal on $auto$ff.cc:262:slice$85115 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [108], Q = \core.CTRL.reg_kl [19]).
Adding EN signal on $auto$ff.cc:262:slice$85114 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [107], Q = \core.CTRL.reg_kl [20]).
Adding EN signal on $auto$ff.cc:262:slice$85113 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [106], Q = \core.CTRL.reg_kl [21]).
Adding EN signal on $auto$ff.cc:262:slice$85112 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [105], Q = \core.CTRL.reg_kl [22]).
Adding EN signal on $auto$ff.cc:262:slice$85111 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [104], Q = \core.CTRL.reg_kl [23]).
Adding EN signal on $auto$ff.cc:262:slice$85110 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [103], Q = \core.CTRL.reg_kl [24]).
Adding EN signal on $auto$ff.cc:262:slice$85109 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [102], Q = \core.CTRL.reg_kl [25]).
Adding EN signal on $auto$ff.cc:262:slice$85108 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [101], Q = \core.CTRL.reg_kl [26]).
Adding EN signal on $auto$ff.cc:262:slice$85107 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [100], Q = \core.CTRL.reg_kl [27]).
Adding EN signal on $auto$ff.cc:262:slice$85106 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [99], Q = \core.CTRL.reg_kl [28]).
Adding EN signal on $auto$ff.cc:262:slice$85105 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [98], Q = \core.CTRL.reg_kl [29]).
Adding EN signal on $auto$ff.cc:262:slice$85104 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [97], Q = \core.CTRL.reg_kl [30]).
Adding EN signal on $auto$ff.cc:262:slice$85103 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [96], Q = \core.CTRL.reg_kl [31]).
Adding EN signal on $auto$ff.cc:262:slice$85102 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [95], Q = \core.CTRL.reg_kl [32]).
Adding EN signal on $auto$ff.cc:262:slice$85101 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [94], Q = \core.CTRL.reg_kl [33]).
Adding EN signal on $auto$ff.cc:262:slice$85100 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [93], Q = \core.CTRL.reg_kl [34]).
Adding EN signal on $auto$ff.cc:262:slice$85099 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [92], Q = \core.CTRL.reg_kl [35]).
Adding EN signal on $auto$ff.cc:262:slice$85098 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [91], Q = \core.CTRL.reg_kl [36]).
Adding EN signal on $auto$ff.cc:262:slice$85097 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [90], Q = \core.CTRL.reg_kl [37]).
Adding EN signal on $auto$ff.cc:262:slice$85096 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [89], Q = \core.CTRL.reg_kl [38]).
Adding EN signal on $auto$ff.cc:262:slice$85095 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [88], Q = \core.CTRL.reg_kl [39]).
Adding EN signal on $auto$ff.cc:262:slice$85094 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [87], Q = \core.CTRL.reg_kl [40]).
Adding EN signal on $auto$ff.cc:262:slice$85093 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [86], Q = \core.CTRL.reg_kl [41]).
Adding EN signal on $auto$ff.cc:262:slice$85092 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [85], Q = \core.CTRL.reg_kl [42]).
Adding EN signal on $auto$ff.cc:262:slice$85091 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [84], Q = \core.CTRL.reg_kl [43]).
Adding EN signal on $auto$ff.cc:262:slice$85090 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [83], Q = \core.CTRL.reg_kl [44]).
Adding EN signal on $auto$ff.cc:262:slice$85089 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [82], Q = \core.CTRL.reg_kl [45]).
Adding EN signal on $auto$ff.cc:262:slice$85088 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [81], Q = \core.CTRL.reg_kl [46]).
Adding EN signal on $auto$ff.cc:262:slice$85087 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [80], Q = \core.CTRL.reg_kl [47]).
Adding EN signal on $auto$ff.cc:262:slice$85086 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [79], Q = \core.CTRL.reg_kl [48]).
Adding EN signal on $auto$ff.cc:262:slice$85085 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [78], Q = \core.CTRL.reg_kl [49]).
Adding EN signal on $auto$ff.cc:262:slice$85084 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [77], Q = \core.CTRL.reg_kl [50]).
Adding EN signal on $auto$ff.cc:262:slice$85083 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [76], Q = \core.CTRL.reg_kl [51]).
Adding EN signal on $auto$ff.cc:262:slice$85082 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [75], Q = \core.CTRL.reg_kl [52]).
Adding EN signal on $auto$ff.cc:262:slice$85081 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [74], Q = \core.CTRL.reg_kl [53]).
Adding EN signal on $auto$ff.cc:262:slice$85080 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [73], Q = \core.CTRL.reg_kl [54]).
Adding EN signal on $auto$ff.cc:262:slice$85079 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [72], Q = \core.CTRL.reg_kl [55]).
Adding EN signal on $auto$ff.cc:262:slice$85078 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [71], Q = \core.CTRL.reg_kl [56]).
Adding EN signal on $auto$ff.cc:262:slice$85077 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [70], Q = \core.CTRL.reg_kl [57]).
Adding EN signal on $auto$ff.cc:262:slice$85076 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [69], Q = \core.CTRL.reg_kl [58]).
Adding EN signal on $auto$ff.cc:262:slice$85075 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [68], Q = \core.CTRL.reg_kl [59]).
Adding EN signal on $auto$ff.cc:262:slice$85074 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [67], Q = \core.CTRL.reg_kl [60]).
Adding EN signal on $auto$ff.cc:262:slice$85073 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [66], Q = \core.CTRL.reg_kl [61]).
Adding EN signal on $auto$ff.cc:262:slice$85072 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [65], Q = \core.CTRL.reg_kl [62]).
Adding EN signal on $auto$ff.cc:262:slice$85071 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [64], Q = \core.CTRL.reg_kl [63]).
Adding EN signal on $auto$ff.cc:262:slice$85070 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [63], Q = \core.CTRL.reg_kl [64]).
Adding EN signal on $auto$ff.cc:262:slice$85069 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [62], Q = \core.CTRL.reg_kl [65]).
Adding EN signal on $auto$ff.cc:262:slice$85068 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [61], Q = \core.CTRL.reg_kl [66]).
Adding EN signal on $auto$ff.cc:262:slice$85067 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [60], Q = \core.CTRL.reg_kl [67]).
Adding EN signal on $auto$ff.cc:262:slice$85066 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [59], Q = \core.CTRL.reg_kl [68]).
Adding EN signal on $auto$ff.cc:262:slice$85065 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [58], Q = \core.CTRL.reg_kl [69]).
Adding EN signal on $auto$ff.cc:262:slice$85064 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [57], Q = \core.CTRL.reg_kl [70]).
Adding EN signal on $auto$ff.cc:262:slice$85063 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [56], Q = \core.CTRL.reg_kl [71]).
Adding EN signal on $auto$ff.cc:262:slice$85062 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [55], Q = \core.CTRL.reg_kl [72]).
Adding EN signal on $auto$ff.cc:262:slice$85061 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [54], Q = \core.CTRL.reg_kl [73]).
Adding EN signal on $auto$ff.cc:262:slice$85060 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [53], Q = \core.CTRL.reg_kl [74]).
Adding EN signal on $auto$ff.cc:262:slice$85059 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [52], Q = \core.CTRL.reg_kl [75]).
Adding EN signal on $auto$ff.cc:262:slice$85058 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [51], Q = \core.CTRL.reg_kl [76]).
Adding EN signal on $auto$ff.cc:262:slice$85057 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [50], Q = \core.CTRL.reg_kl [77]).
Adding EN signal on $auto$ff.cc:262:slice$85056 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [49], Q = \core.CTRL.reg_kl [78]).
Adding EN signal on $auto$ff.cc:262:slice$85055 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [48], Q = \core.CTRL.reg_kl [79]).
Adding EN signal on $auto$ff.cc:262:slice$85054 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [47], Q = \core.CTRL.reg_kl [80]).
Adding EN signal on $auto$ff.cc:262:slice$85053 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [46], Q = \core.CTRL.reg_kl [81]).
Adding EN signal on $auto$ff.cc:262:slice$85052 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [45], Q = \core.CTRL.reg_kl [82]).
Adding EN signal on $auto$ff.cc:262:slice$85051 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [44], Q = \core.CTRL.reg_kl [83]).
Adding EN signal on $auto$ff.cc:262:slice$85050 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [43], Q = \core.CTRL.reg_kl [84]).
Adding EN signal on $auto$ff.cc:262:slice$85049 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [42], Q = \core.CTRL.reg_kl [85]).
Adding EN signal on $auto$ff.cc:262:slice$85048 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [41], Q = \core.CTRL.reg_kl [86]).
Adding EN signal on $auto$ff.cc:262:slice$85047 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [40], Q = \core.CTRL.reg_kl [87]).
Adding EN signal on $auto$ff.cc:262:slice$85046 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [39], Q = \core.CTRL.reg_kl [88]).
Adding EN signal on $auto$ff.cc:262:slice$85045 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [38], Q = \core.CTRL.reg_kl [89]).
Adding EN signal on $auto$ff.cc:262:slice$85044 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [37], Q = \core.CTRL.reg_kl [90]).
Adding EN signal on $auto$ff.cc:262:slice$85043 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [36], Q = \core.CTRL.reg_kl [91]).
Adding EN signal on $auto$ff.cc:262:slice$85042 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [35], Q = \core.CTRL.reg_kl [92]).
Adding EN signal on $auto$ff.cc:262:slice$85041 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [34], Q = \core.CTRL.reg_kl [93]).
Adding EN signal on $auto$ff.cc:262:slice$85040 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [33], Q = \core.CTRL.reg_kl [94]).
Adding EN signal on $auto$ff.cc:262:slice$85039 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [32], Q = \core.CTRL.reg_kl [95]).
Adding EN signal on $auto$ff.cc:262:slice$85038 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [31], Q = \core.CTRL.reg_kl [96]).
Adding EN signal on $auto$ff.cc:262:slice$85037 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [30], Q = \core.CTRL.reg_kl [97]).
Adding EN signal on $auto$ff.cc:262:slice$85036 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [29], Q = \core.CTRL.reg_kl [98]).
Adding EN signal on $auto$ff.cc:262:slice$85035 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [28], Q = \core.CTRL.reg_kl [99]).
Adding EN signal on $auto$ff.cc:262:slice$85034 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [27], Q = \core.CTRL.reg_kl [100]).
Adding EN signal on $auto$ff.cc:262:slice$85033 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [26], Q = \core.CTRL.reg_kl [101]).
Adding EN signal on $auto$ff.cc:262:slice$85032 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [25], Q = \core.CTRL.reg_kl [102]).
Adding EN signal on $auto$ff.cc:262:slice$85031 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [24], Q = \core.CTRL.reg_kl [103]).
Adding EN signal on $auto$ff.cc:262:slice$85030 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [23], Q = \core.CTRL.reg_kl [104]).
Adding EN signal on $auto$ff.cc:262:slice$85029 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [22], Q = \core.CTRL.reg_kl [105]).
Adding EN signal on $auto$ff.cc:262:slice$85028 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [21], Q = \core.CTRL.reg_kl [106]).
Adding EN signal on $auto$ff.cc:262:slice$85027 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [20], Q = \core.CTRL.reg_kl [107]).
Adding EN signal on $auto$ff.cc:262:slice$85026 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [19], Q = \core.CTRL.reg_kl [108]).
Adding EN signal on $auto$ff.cc:262:slice$85025 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [18], Q = \core.CTRL.reg_kl [109]).
Adding EN signal on $auto$ff.cc:262:slice$85024 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [17], Q = \core.CTRL.reg_kl [110]).
Adding EN signal on $auto$ff.cc:262:slice$85023 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [16], Q = \core.CTRL.reg_kl [111]).
Adding EN signal on $auto$ff.cc:262:slice$85022 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [15], Q = \core.CTRL.reg_kl [112]).
Adding EN signal on $auto$ff.cc:262:slice$85021 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [14], Q = \core.CTRL.reg_kl [113]).
Adding EN signal on $auto$ff.cc:262:slice$85020 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [13], Q = \core.CTRL.reg_kl [114]).
Adding EN signal on $auto$ff.cc:262:slice$85019 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [12], Q = \core.CTRL.reg_kl [115]).
Adding EN signal on $auto$ff.cc:262:slice$85018 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [11], Q = \core.CTRL.reg_kl [116]).
Adding EN signal on $auto$ff.cc:262:slice$85017 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [10], Q = \core.CTRL.reg_kl [117]).
Adding EN signal on $auto$ff.cc:262:slice$85016 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [9], Q = \core.CTRL.reg_kl [118]).
Adding EN signal on $auto$ff.cc:262:slice$85015 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [8], Q = \core.CTRL.reg_kl [119]).
Adding EN signal on $auto$ff.cc:262:slice$85014 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [7], Q = \core.CTRL.reg_kl [120]).
Adding EN signal on $auto$ff.cc:262:slice$85013 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [6], Q = \core.CTRL.reg_kl [121]).
Adding EN signal on $auto$ff.cc:262:slice$85012 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [5], Q = \core.CTRL.reg_kl [122]).
Adding EN signal on $auto$ff.cc:262:slice$85011 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [4], Q = \core.CTRL.reg_kl [123]).
Adding EN signal on $auto$ff.cc:262:slice$85010 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [3], Q = \core.CTRL.reg_kl [124]).
Adding EN signal on $auto$ff.cc:262:slice$85009 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [2], Q = \core.CTRL.reg_kl [125]).
Adding EN signal on $auto$ff.cc:262:slice$85008 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [1], Q = \core.CTRL.reg_kl [126]).
Adding EN signal on $auto$ff.cc:262:slice$85007 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$27304 [0], Q = \core.CTRL.reg_kl [127]).
Adding EN signal on $auto$ff.cc:262:slice$85006 ($_DFF_PP0_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$19361, Q = \core.CTRL.REGISTERS_UPDATE.coming_from_key).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 5 unused cells and 12365 unused wires.
<suppressed ~6 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.
<suppressed ~66965 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
<suppressed ~265038 debug messages>
Removed a total of 88346 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 0 unused cells and 71214 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.
<suppressed ~12293 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$105582 ($_DFFE_PP_) from module CAMELLIA_IF (D = $auto$simplemap.cc:309:simplemap_bmux$52019 [2], Q = \core.CTRL.k1_sel [2], rval = 1'1).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 1 unused cells and 89 unused wires.
<suppressed ~2 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.
<suppressed ~4 debug messages>

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

3.28.10. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.30.10. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  20 cells in clk=\clk, en=$auto$opt_dff.cc:194:make_patterns_logic$3830, arst=\reset, srst={ }
  128 cells in clk=\clk, en=\en_data, arst=\reset, srst={ }
  948 cells in clk=\clk, en=!\reset, arst={ }, srst={ }
  2 cells in clk=\clk, en=$auto$opt_dff.cc:194:make_patterns_logic$3836, arst=\reset, srst={ }
  816 cells in clk=\clk, en=\en_key, arst=\reset, srst={ }
  5 cells in clk=\clk, en=$auto$opt_dff.cc:194:make_patterns_logic$3833, arst=\reset, srst={ }
  139 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3847, arst=\reset, srst={ }
  12351 cells in clk=\clk, en={ }, arst=\reset, srst={ }
  2 cells in clk=\clk, en=$auto$opt_dff.cc:194:make_patterns_logic$3839, arst=\reset, srst={ }
  132 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$105578, arst={ }, srst=\core.CTRL.PS [5]
  392 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$326785, arst=\reset, srst={ }
  1689 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$277153, arst=\reset, srst={ }
  713 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$264101, arst=\reset, srst={ }
  922 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$224368, arst=\reset, srst={ }
  267 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$205395, arst=\reset, srst={ }
  1566 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$160533, arst=\reset, srst={ }
  140 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$141777, arst=\reset, srst={ }
  1114 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$105938, arst=\reset, srst={ }
  528 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$105667, arst=\reset, srst={ }
  206 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$105578, arst={ }, srst={ }
  7 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$105541, arst={ }, srst={ }
  211 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$105181, arst={ }, srst={ }
  130 cells in clk=\clk, en=!\reset, arst={ }, srst=!$auto$opt_dff.cc:253:combine_resets$104995
  140 cells in clk=\clk, en=!\reset, arst={ }, srst=!$auto$rtlil.cc:2398:Or$3881

3.31.2. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$3830, asynchronously reset by \reset
Extracted 20 gates and 31 wires to a netlist network with 10 inputs and 4 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.3. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \en_data, asynchronously reset by \reset
Extracted 128 gates and 144 wires to a netlist network with 16 inputs and 128 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               BUF cells:      256
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:      128
Removing temp directory.

3.31.4. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset
Extracted 948 gates and 1741 wires to a netlist network with 791 inputs and 530 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 135 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      135
ABC RESULTS:             ORNOT cells:      128
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               NOR cells:        6
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:      261
ABC RESULTS:                OR cells:       19
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:      514
ABC RESULTS:               BUF cells:      129
ABC RESULTS:        internal signals:      420
ABC RESULTS:           input signals:      791
ABC RESULTS:          output signals:      530
Removing temp directory.

3.31.5. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3836, asynchronously reset by \reset
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.6. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \en_key, asynchronously reset by \reset
Extracted 816 gates and 964 wires to a netlist network with 147 inputs and 512 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      256
ABC RESULTS:               NOT cells:       64
ABC RESULTS:            ANDNOT cells:      129
ABC RESULTS:              NAND cells:       48
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:      176
ABC RESULTS:               MUX cells:      144
ABC RESULTS:               BUF cells:      240
ABC RESULTS:        internal signals:      305
ABC RESULTS:           input signals:      147
ABC RESULTS:          output signals:      512
Removing temp directory.

3.31.7. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3833, asynchronously reset by \reset
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.8. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3847, asynchronously reset by \reset
Extracted 139 gates and 273 wires to a netlist network with 134 inputs and 134 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      131
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:      259
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:      134
ABC RESULTS:          output signals:      134
Removing temp directory.

3.31.9. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \reset
Extracted 12351 gates and 17873 wires to a netlist network with 5520 inputs and 837 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      272
ABC RESULTS:               XOR cells:       90
ABC RESULTS:             ORNOT cells:      722
ABC RESULTS:            ANDNOT cells:      502
ABC RESULTS:               MUX cells:     2177
ABC RESULTS:              NAND cells:    11440
ABC RESULTS:                OR cells:     1253
ABC RESULTS:               AND cells:     4664
ABC RESULTS:               NOR cells:      129
ABC RESULTS:               NOT cells:       60
ABC RESULTS:               BUF cells:        3
ABC RESULTS:              XNOR cells:      560
ABC RESULTS:        internal signals:    11516
ABC RESULTS:           input signals:     5520
ABC RESULTS:          output signals:      837
Removing temp directory.

3.31.10. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3839, asynchronously reset by \reset
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.31.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.11. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$105578, synchronously reset by $abc$379196$lo271
Extracted 132 gates and 342 wires to a netlist network with 209 inputs and 131 outputs.

3.31.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               MUX cells:      123
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:      209
ABC RESULTS:          output signals:      131
Removing temp directory.

3.31.12. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$326785, asynchronously reset by \reset
Extracted 392 gates and 1168 wires to a netlist network with 776 inputs and 387 outputs.

3.31.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:      384
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:      776
ABC RESULTS:          output signals:      387
Removing temp directory.

3.31.13. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$277153, asynchronously reset by \reset
Extracted 1689 gates and 1844 wires to a netlist network with 155 inputs and 1541 outputs.

3.31.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        9
ABC RESULTS:               AND cells:       12
ABC RESULTS:               MUX cells:     1536
ABC RESULTS:               BUF cells:      256
ABC RESULTS:        internal signals:      148
ABC RESULTS:           input signals:      155
ABC RESULTS:          output signals:     1541
Removing temp directory.

3.31.14. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$264101, asynchronously reset by \reset
Extracted 713 gates and 1363 wires to a netlist network with 650 inputs and 516 outputs.

3.31.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      257
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:      384
ABC RESULTS:              NAND cells:      256
ABC RESULTS:               BUF cells:      257
ABC RESULTS:        internal signals:      197
ABC RESULTS:           input signals:      650
ABC RESULTS:          output signals:      516
Removing temp directory.

3.31.15. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$224368, asynchronously reset by \reset
Extracted 922 gates and 1075 wires to a netlist network with 153 inputs and 773 outputs.

3.31.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:             ORNOT cells:      128
ABC RESULTS:              NAND cells:      384
ABC RESULTS:               MUX cells:      512
ABC RESULTS:               AND cells:      142
ABC RESULTS:                OR cells:      139
ABC RESULTS:               BUF cells:      256
ABC RESULTS:        internal signals:      149
ABC RESULTS:           input signals:      153
ABC RESULTS:          output signals:      773
Removing temp directory.

3.31.16. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$205395, asynchronously reset by \reset
Extracted 267 gates and 535 wires to a netlist network with 268 inputs and 259 outputs.

3.31.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:        6
ABC RESULTS:               BUF cells:      128
ABC RESULTS:               XOR cells:      256
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:      268
ABC RESULTS:          output signals:      259
Removing temp directory.

3.31.17. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$160533, asynchronously reset by \reset
Extracted 1566 gates and 1853 wires to a netlist network with 287 inputs and 1410 outputs.

3.31.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:             ORNOT cells:       96
ABC RESULTS:                OR cells:      109
ABC RESULTS:               AND cells:      111
ABC RESULTS:              NAND cells:      288
ABC RESULTS:               MUX cells:     1184
ABC RESULTS:               BUF cells:      256
ABC RESULTS:        internal signals:      156
ABC RESULTS:           input signals:      287
ABC RESULTS:          output signals:     1410
Removing temp directory.

3.31.18. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$141777, asynchronously reset by \reset
Extracted 140 gates and 280 wires to a netlist network with 140 inputs and 132 outputs.

3.31.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:        6
ABC RESULTS:               BUF cells:      256
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:      140
ABC RESULTS:          output signals:      132
Removing temp directory.

3.31.19. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$105938, asynchronously reset by \reset
Extracted 1114 gates and 1270 wires to a netlist network with 156 inputs and 900 outputs.

3.31.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        9
ABC RESULTS:             ORNOT cells:      256
ABC RESULTS:               AND cells:      269
ABC RESULTS:              NAND cells:      257
ABC RESULTS:               MUX cells:      640
ABC RESULTS:               BUF cells:      256
ABC RESULTS:        internal signals:      214
ABC RESULTS:           input signals:      156
ABC RESULTS:          output signals:      900
Removing temp directory.

3.31.20. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$105667, asynchronously reset by \reset
Extracted 528 gates and 1433 wires to a netlist network with 903 inputs and 527 outputs.

3.31.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               MUX cells:      512
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:      903
ABC RESULTS:          output signals:      527
Removing temp directory.

3.31.21. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578
Extracted 206 gates and 531 wires to a netlist network with 323 inputs and 205 outputs.

3.31.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 3 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               AND cells:       16
ABC RESULTS:             ORNOT cells:       18
ABC RESULTS:               MUX cells:      161
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:      323
ABC RESULTS:          output signals:      205
Removing temp directory.

3.31.22. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$105541
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.31.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 1 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.23. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$105181
Extracted 211 gates and 484 wires to a netlist network with 273 inputs and 70 outputs.

3.31.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 2 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:       10
ABC RESULTS:               MUX cells:      192
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      141
ABC RESULTS:           input signals:      273
ABC RESULTS:          output signals:       70
Removing temp directory.

3.31.24. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset, synchronously reset by !$auto$opt_dff.cc:253:combine_resets$104995
Extracted 130 gates and 389 wires to a netlist network with 259 inputs and 129 outputs.

3.31.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:      128
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:      259
ABC RESULTS:          output signals:      129
Removing temp directory.

3.31.25. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset, synchronously reset by !$auto$rtlil.cc:2398:Or$3881
Extracted 140 gates and 275 wires to a netlist network with 134 inputs and 133 outputs.

3.31.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:            ANDNOT cells:      128
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:      134
ABC RESULTS:          output signals:      133
Removing temp directory.

yosys> abc -dff

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Summary of detected clock domains:
  2872 cells in clk=\clk, en=$abc$411312$auto$opt_dff.cc:219:make_patterns_logic$105667, arst=\reset, srst={ }
  212 cells in clk=\clk, en=$abc$412065$auto$opt_dff.cc:219:make_patterns_logic$105181, arst={ }, srst={ }
  202 cells in clk=\clk, en=$abc$412055$auto$opt_dff.cc:219:make_patterns_logic$105541, arst={ }, srst={ }
  145 cells in clk=\clk, en=$abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578, arst={ }, srst=$abc$379196$lo271
  3 cells in clk=\clk, en=$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3839, arst=\reset, srst={ }
  8 cells in clk=\clk, en=$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3833, arst=\reset, srst={ }
  3 cells in clk=\clk, en=$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3836, arst=\reset, srst={ }
  567 cells in clk=\clk, en=!\reset, arst={ }, srst={ }
  13 cells in clk=\clk, en=$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3830, arst=\reset, srst={ }
  400 cells in clk=\clk, en=$abc$406400$auto$opt_dff.cc:219:make_patterns_logic$205395, arst=\reset, srst={ }
  436 cells in clk=\clk, en=$abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578, arst={ }, srst={ }
  1068 cells in clk=\clk, en=\en_key, arst=\reset, srst={ }
  2937 cells in clk=\clk, en=$abc$409494$auto$opt_dff.cc:219:make_patterns_logic$105938, arst=\reset, srst={ }
  3200 cells in clk=\clk, en=$abc$404710$auto$opt_dff.cc:219:make_patterns_logic$224368, arst=\reset, srst={ }
  2709 cells in clk=\clk, en=$abc$401602$auto$opt_dff.cc:219:make_patterns_logic$277153, arst=\reset, srst={ }
  91 cells in clk=\clk, en=$abc$401207$auto$opt_dff.cc:219:make_patterns_logic$326785, arst=\reset, srst={ }
  2720 cells in clk=\clk, en=$abc$403547$auto$opt_dff.cc:219:make_patterns_logic$264101, arst=\reset, srst={ }
  131 cells in clk=\clk, en=!\reset, arst={ }, srst=!$abc$412278$auto$opt_dff.cc:253:combine_resets$104995
  128 cells in clk=\clk, en=\en_data, arst=\reset, srst={ }
  568 cells in clk=\clk, en=$abc$409097$auto$opt_dff.cc:219:make_patterns_logic$141777, arst=\reset, srst={ }
  3866 cells in clk=\clk, en=$abc$406924$auto$opt_dff.cc:219:make_patterns_logic$160533, arst=\reset, srst={ }
  140 cells in clk=\clk, en=$abc$378797$auto$opt_dff.cc:219:make_patterns_logic$3847, arst=\reset, srst={ }
  11276 cells in clk=\clk, en={ }, arst=\reset, srst={ }
  138 cells in clk=\clk, en=!\reset, arst={ }, srst=!$abc$412410$auto$rtlil.cc:2398:Or$3881

3.32.2. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$411312$auto$opt_dff.cc:219:make_patterns_logic$105667, asynchronously reset by \reset
Extracted 2872 gates and 4983 wires to a netlist network with 2111 inputs and 2871 outputs.

3.32.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:      353
ABC RESULTS:             ORNOT cells:       86
ABC RESULTS:                OR cells:      227
ABC RESULTS:               MUX cells:     2194
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:     2111
ABC RESULTS:          output signals:     2871
Removing temp directory.

3.32.3. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$412065$auto$opt_dff.cc:219:make_patterns_logic$105181
Extracted 212 gates and 487 wires to a netlist network with 275 inputs and 67 outputs.

3.32.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 2 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               MUX cells:      192
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        3
ABC RESULTS:        internal signals:      145
ABC RESULTS:           input signals:      275
ABC RESULTS:          output signals:       67
Removing temp directory.

3.32.4. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$412055$auto$opt_dff.cc:219:make_patterns_logic$105541
Extracted 202 gates and 592 wires to a netlist network with 390 inputs and 195 outputs.

3.32.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 1 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        7
ABC RESULTS:               MUX cells:      189
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:      390
ABC RESULTS:          output signals:      195
Removing temp directory.

3.32.5. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578, synchronously reset by $abc$379196$lo271
Extracted 145 gates and 340 wires to a netlist network with 195 inputs and 118 outputs.

3.32.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:        6
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               MUX cells:       99
ABC RESULTS:              NAND cells:       20
ABC RESULTS:               AND cells:       19
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:      195
ABC RESULTS:          output signals:      118
Removing temp directory.

3.32.6. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3839, asynchronously reset by \reset
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.32.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.7. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3833, asynchronously reset by \reset
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.32.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.8. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3836, asynchronously reset by \reset
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.32.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.9. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset
Extracted 567 gates and 1103 wires to a netlist network with 536 inputs and 407 outputs.

3.32.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 135 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      135
ABC RESULTS:               NOT cells:        7
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:      132
ABC RESULTS:                OR cells:        8
ABC RESULTS:              NAND cells:      135
ABC RESULTS:               MUX cells:      139
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               BUF cells:      127
ABC RESULTS:        internal signals:      160
ABC RESULTS:           input signals:      536
ABC RESULTS:          output signals:      407
Removing temp directory.

3.32.10. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$416029$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3830, asynchronously reset by \reset
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 6 outputs.

3.32.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:              NAND cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.11. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$406400$auto$opt_dff.cc:219:make_patterns_logic$205395, asynchronously reset by \reset
Extracted 400 gates and 800 wires to a netlist network with 400 inputs and 135 outputs.

3.32.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:                OR cells:        8
ABC RESULTS:               AND cells:        6
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:      128
ABC RESULTS:               XOR cells:      128
ABC RESULTS:        internal signals:      265
ABC RESULTS:           input signals:      400
ABC RESULTS:          output signals:      135
Removing temp directory.

3.32.12. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578
Extracted 436 gates and 976 wires to a netlist network with 540 inputs and 192 outputs.

3.32.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 3 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        8
ABC RESULTS:             ORNOT cells:       32
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:                OR cells:       49
ABC RESULTS:               AND cells:      168
ABC RESULTS:              NAND cells:      449
ABC RESULTS:               MUX cells:       71
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      244
ABC RESULTS:           input signals:      540
ABC RESULTS:          output signals:      192
Removing temp directory.

3.32.13. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \en_key, asynchronously reset by \reset
Extracted 1068 gates and 1342 wires to a netlist network with 274 inputs and 762 outputs.

3.32.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      256
ABC RESULTS:               NOT cells:       64
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:      142
ABC RESULTS:              NAND cells:      162
ABC RESULTS:               MUX cells:      267
ABC RESULTS:               AND cells:      176
ABC RESULTS:               BUF cells:      240
ABC RESULTS:        internal signals:      306
ABC RESULTS:           input signals:      274
ABC RESULTS:          output signals:      762
Removing temp directory.

3.32.14. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$409494$auto$opt_dff.cc:219:make_patterns_logic$105938, asynchronously reset by \reset
Extracted 2937 gates and 3817 wires to a netlist network with 880 inputs and 1043 outputs.

3.32.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:                OR cells:       92
ABC RESULTS:             ORNOT cells:      196
ABC RESULTS:               MUX cells:      905
ABC RESULTS:              NAND cells:     1153
ABC RESULTS:               AND cells:      635
ABC RESULTS:               BUF cells:       85
ABC RESULTS:        internal signals:     1894
ABC RESULTS:           input signals:      880
ABC RESULTS:          output signals:     1043
Removing temp directory.

3.32.15. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$404710$auto$opt_dff.cc:219:make_patterns_logic$224368, asynchronously reset by \reset
Extracted 3200 gates and 4375 wires to a netlist network with 1175 inputs and 366 outputs.

3.32.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:               MUX cells:      333
ABC RESULTS:                OR cells:      118
ABC RESULTS:             ORNOT cells:       49
ABC RESULTS:               AND cells:      821
ABC RESULTS:              NAND cells:     1649
ABC RESULTS:               BUF cells:      127
ABC RESULTS:        internal signals:     2834
ABC RESULTS:           input signals:     1175
ABC RESULTS:          output signals:      366
Removing temp directory.

3.32.16. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$401602$auto$opt_dff.cc:219:make_patterns_logic$277153, asynchronously reset by \reset
Extracted 2709 gates and 4038 wires to a netlist network with 1329 inputs and 133 outputs.

3.32.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:                OR cells:       23
ABC RESULTS:               AND cells:      594
ABC RESULTS:              NAND cells:     1918
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:     2576
ABC RESULTS:           input signals:     1329
ABC RESULTS:          output signals:      133
Removing temp directory.

3.32.17. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$401207$auto$opt_dff.cc:219:make_patterns_logic$326785, asynchronously reset by \reset
Extracted 91 gates and 258 wires to a netlist network with 167 inputs and 86 outputs.

3.32.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       79
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:      167
ABC RESULTS:          output signals:       86
Removing temp directory.

3.32.18. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$403547$auto$opt_dff.cc:219:make_patterns_logic$264101, asynchronously reset by \reset
Extracted 2720 gates and 3820 wires to a netlist network with 1100 inputs and 2194 outputs.

3.32.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      257
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:             ORNOT cells:      362
ABC RESULTS:               AND cells:      269
ABC RESULTS:              NAND cells:      658
ABC RESULTS:                OR cells:      131
ABC RESULTS:               MUX cells:     1518
ABC RESULTS:               BUF cells:      129
ABC RESULTS:        internal signals:      526
ABC RESULTS:           input signals:     1100
ABC RESULTS:          output signals:     2194
Removing temp directory.

3.32.19. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset, synchronously reset by !$abc$412278$auto$opt_dff.cc:253:combine_resets$104995
Extracted 131 gates and 391 wires to a netlist network with 260 inputs and 130 outputs.

3.32.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:      128
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:      260
ABC RESULTS:          output signals:      130
Removing temp directory.

3.32.20. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \en_data, asynchronously reset by \reset
Extracted 128 gates and 144 wires to a netlist network with 16 inputs and 128 outputs.

3.32.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               BUF cells:      256
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:      128
Removing temp directory.

3.32.21. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$409097$auto$opt_dff.cc:219:make_patterns_logic$141777, asynchronously reset by \reset
Extracted 568 gates and 1057 wires to a netlist network with 489 inputs and 513 outputs.

3.32.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:      127
ABC RESULTS:              XNOR cells:      127
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       49
ABC RESULTS:               BUF cells:       79
ABC RESULTS:               XOR cells:      256
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:      489
ABC RESULTS:          output signals:      513
Removing temp directory.

3.32.22. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$406924$auto$opt_dff.cc:219:make_patterns_logic$160533, asynchronously reset by \reset
Extracted 3866 gates and 5451 wires to a netlist network with 1585 inputs and 389 outputs.

3.32.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:            ANDNOT cells:       51
ABC RESULTS:               MUX cells:      244
ABC RESULTS:                OR cells:      184
ABC RESULTS:               AND cells:     1021
ABC RESULTS:              NAND cells:     2348
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:     3477
ABC RESULTS:           input signals:     1585
ABC RESULTS:          output signals:      389
Removing temp directory.

3.32.23. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$378797$auto$opt_dff.cc:219:make_patterns_logic$3847, asynchronously reset by \reset
Extracted 140 gates and 275 wires to a netlist network with 135 inputs and 132 outputs.

3.32.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      131
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:      255
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:      135
ABC RESULTS:          output signals:      132
Removing temp directory.

3.32.24. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \reset
Extracted 11276 gates and 15146 wires to a netlist network with 3870 inputs and 2189 outputs.

3.32.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      272
ABC RESULTS:               XOR cells:       73
ABC RESULTS:             ORNOT cells:      597
ABC RESULTS:               MUX cells:     1054
ABC RESULTS:            ANDNOT cells:      337
ABC RESULTS:                OR cells:      789
ABC RESULTS:               AND cells:     2390
ABC RESULTS:               NOR cells:      129
ABC RESULTS:              NAND cells:     5136
ABC RESULTS:              XNOR cells:      464
ABC RESULTS:               NOT cells:       35
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:     9087
ABC RESULTS:           input signals:     3870
ABC RESULTS:          output signals:     2189
Removing temp directory.

3.32.25. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset, synchronously reset by !$abc$412410$auto$rtlil.cc:2398:Or$3881
Extracted 138 gates and 272 wires to a netlist network with 134 inputs and 133 outputs.

3.32.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:            ANDNOT cells:      128
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:      134
ABC RESULTS:          output signals:      133
Removing temp directory.

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  3013 cells in clk=\clk, en=$abc$412550$abc$411312$auto$opt_dff.cc:219:make_patterns_logic$105667, arst=\reset, srst={ }
  139 cells in clk=\clk, en=$abc$415638$abc$412055$auto$opt_dff.cc:219:make_patterns_logic$105541, arst={ }, srst={ }
  397 cells in clk=\clk, en=$abc$417141$abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578, arst={ }, srst=$abc$437698$lo139
  3 cells in clk=\clk, en=$abc$416011$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3839, arst=\reset, srst={ }
  6 cells in clk=\clk, en=$abc$416016$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3833, arst=\reset, srst={ }
  3 cells in clk=\clk, en=$abc$416024$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3836, arst=\reset, srst={ }
  12 cells in clk=\clk, en=$abc$416029$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3830, arst=\reset, srst={ }
  196 cells in clk=\clk, en=$abc$417141$abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578, arst={ }, srst={ }
  2721 cells in clk=\clk, en=$abc$419242$abc$409494$auto$opt_dff.cc:219:make_patterns_logic$105938, arst=\reset, srst={ }
  3368 cells in clk=\clk, en=$abc$422437$abc$404710$auto$opt_dff.cc:219:make_patterns_logic$224368, arst=\reset, srst={ }
  217 cells in clk=\clk, en=$abc$415425$abc$412065$auto$opt_dff.cc:219:make_patterns_logic$105181, arst={ }, srst={ }
  151 cells in clk=\clk, en=$abc$428468$abc$401207$auto$opt_dff.cc:219:make_patterns_logic$326785, arst=\reset, srst={ }
  131 cells in clk=\clk, en=!\reset, arst={ }, srst=!$abc$431896$abc$412278$auto$opt_dff.cc:253:combine_resets$104995
  130 cells in clk=\clk, en=\en_data, arst=\reset, srst={ }
  402 cells in clk=\clk, en=$abc$432414$abc$409097$auto$opt_dff.cc:219:make_patterns_logic$141777, arst=\reset, srst={ }
  4413 cells in clk=\clk, en=$abc$433190$abc$406924$auto$opt_dff.cc:219:make_patterns_logic$160533, arst=\reset, srst={ }
  2673 cells in clk=\clk, en=$abc$428562$abc$403547$auto$opt_dff.cc:219:make_patterns_logic$264101, arst=\reset, srst={ }
  398 cells in clk=\clk, en=$abc$437302$abc$378797$auto$opt_dff.cc:219:make_patterns_logic$3847, arst=\reset, srst={ }
  636 cells in clk=\clk, en=$abc$416740$abc$406400$auto$opt_dff.cc:219:make_patterns_logic$205395, arst=\reset, srst={ }
  630 cells in clk=\clk, en=!\reset, arst={ }, srst={ }
  3555 cells in clk=\clk, en=$abc$425672$abc$401602$auto$opt_dff.cc:219:make_patterns_logic$277153, arst=\reset, srst={ }
  870 cells in clk=\clk, en=\en_key, arst=\reset, srst={ }
  10773 cells in clk=\clk, en={ }, arst=\reset, srst={ }
  138 cells in clk=\clk, en=!\reset, arst={ }, srst=!$abc$448981$abc$412410$auto$rtlil.cc:2398:Or$3881

3.33.2. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$412550$abc$411312$auto$opt_dff.cc:219:make_patterns_logic$105667, asynchronously reset by \reset
Extracted 3013 gates and 5165 wires to a netlist network with 2152 inputs and 3012 outputs.

3.33.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:             ORNOT cells:      127
ABC RESULTS:               MUX cells:     2297
ABC RESULTS:              NAND cells:      354
ABC RESULTS:                OR cells:      226
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:     2152
ABC RESULTS:          output signals:     3012
Removing temp directory.

3.33.3. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$415638$abc$412055$auto$opt_dff.cc:219:make_patterns_logic$105541
Extracted 139 gates and 404 wires to a netlist network with 265 inputs and 133 outputs.

3.33.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 1 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        7
ABC RESULTS:               MUX cells:      126
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:      265
ABC RESULTS:          output signals:      133
Removing temp directory.

3.33.4. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$417141$abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578, synchronously reset by $abc$437698$lo139
Extracted 397 gates and 842 wires to a netlist network with 445 inputs and 133 outputs.

3.33.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               MUX cells:       98
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:                OR cells:       18
ABC RESULTS:              NAND cells:      109
ABC RESULTS:               AND cells:      157
ABC RESULTS:        internal signals:      264
ABC RESULTS:           input signals:      445
ABC RESULTS:          output signals:      133
Removing temp directory.

3.33.5. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$416011$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3839, asynchronously reset by \reset
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.6. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$416016$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3833, asynchronously reset by \reset
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.33.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.7. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$416024$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3836, asynchronously reset by \reset
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.8. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$416029$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3830, asynchronously reset by \reset
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.33.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.9. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$452277$abc$417141$abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578
Extracted 196 gates and 395 wires to a netlist network with 199 inputs and 96 outputs.

3.33.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 3 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:       16
ABC RESULTS:               NOR cells:        6
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:       27
ABC RESULTS:              NAND cells:       96
ABC RESULTS:               MUX cells:       47
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      100
ABC RESULTS:           input signals:      199
ABC RESULTS:          output signals:       96
Removing temp directory.

3.33.10. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$419242$abc$409494$auto$opt_dff.cc:219:make_patterns_logic$105938, asynchronously reset by \reset
Extracted 2721 gates and 3770 wires to a netlist network with 1049 inputs and 343 outputs.

3.33.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:      405
ABC RESULTS:             ORNOT cells:       98
ABC RESULTS:              NAND cells:     1284
ABC RESULTS:                OR cells:      296
ABC RESULTS:               AND cells:      725
ABC RESULTS:               BUF cells:      126
ABC RESULTS:        internal signals:     2378
ABC RESULTS:           input signals:     1049
ABC RESULTS:          output signals:      343
Removing temp directory.

3.33.11. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$422437$abc$404710$auto$opt_dff.cc:219:make_patterns_logic$224368, asynchronously reset by \reset
Extracted 3368 gates and 4902 wires to a netlist network with 1534 inputs and 404 outputs.

3.33.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:       18
ABC RESULTS:               MUX cells:      121
ABC RESULTS:                OR cells:       67
ABC RESULTS:             ORNOT cells:       64
ABC RESULTS:               AND cells:     1036
ABC RESULTS:              NAND cells:     1896
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:     2964
ABC RESULTS:           input signals:     1534
ABC RESULTS:          output signals:      404
Removing temp directory.

3.33.12. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$415425$abc$412065$auto$opt_dff.cc:219:make_patterns_logic$105181
Extracted 217 gates and 494 wires to a netlist network with 277 inputs and 70 outputs.

3.33.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 2 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               MUX cells:      192
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        5
ABC RESULTS:                OR cells:        4
ABC RESULTS:        internal signals:      147
ABC RESULTS:           input signals:      277
ABC RESULTS:          output signals:       70
Removing temp directory.

3.33.13. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$428468$abc$401207$auto$opt_dff.cc:219:make_patterns_logic$326785, asynchronously reset by \reset
Extracted 151 gates and 313 wires to a netlist network with 162 inputs and 146 outputs.

3.33.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:       13
ABC RESULTS:              NAND cells:      126
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:      162
ABC RESULTS:          output signals:      146
Removing temp directory.

3.33.14. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset, synchronously reset by !$abc$431896$abc$412278$auto$opt_dff.cc:253:combine_resets$104995
Extracted 131 gates and 391 wires to a netlist network with 260 inputs and 130 outputs.

3.33.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:      128
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:      260
ABC RESULTS:          output signals:      130
Removing temp directory.

3.33.15. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \en_data, asynchronously reset by \reset
Extracted 130 gates and 149 wires to a netlist network with 19 inputs and 128 outputs.

3.33.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:      254
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:      128
Removing temp directory.

3.33.16. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$432414$abc$409097$auto$opt_dff.cc:219:make_patterns_logic$141777, asynchronously reset by \reset
Extracted 402 gates and 805 wires to a netlist network with 403 inputs and 145 outputs.

3.33.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:      123
ABC RESULTS:              NAND cells:        6
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               XOR cells:      128
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:      257
ABC RESULTS:           input signals:      403
ABC RESULTS:          output signals:      145
Removing temp directory.

3.33.17. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$433190$abc$406924$auto$opt_dff.cc:219:make_patterns_logic$160533, asynchronously reset by \reset
Extracted 4413 gates and 5938 wires to a netlist network with 1525 inputs and 733 outputs.

3.33.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:       51
ABC RESULTS:             ORNOT cells:      143
ABC RESULTS:               MUX cells:      434
ABC RESULTS:                OR cells:      240
ABC RESULTS:               AND cells:     1144
ABC RESULTS:              NAND cells:     2385
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:     3680
ABC RESULTS:           input signals:     1525
ABC RESULTS:          output signals:      733
Removing temp directory.

3.33.18. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$428562$abc$403547$auto$opt_dff.cc:219:make_patterns_logic$264101, asynchronously reset by \reset
Extracted 2673 gates and 3748 wires to a netlist network with 1075 inputs and 2278 outputs.

3.33.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      257
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               AND cells:      142
ABC RESULTS:             ORNOT cells:      464
ABC RESULTS:              NAND cells:      406
ABC RESULTS:                OR cells:      132
ABC RESULTS:               MUX cells:     1284
ABC RESULTS:               BUF cells:      133
ABC RESULTS:        internal signals:      395
ABC RESULTS:           input signals:     1075
ABC RESULTS:          output signals:     2278
Removing temp directory.

3.33.19. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$437302$abc$378797$auto$opt_dff.cc:219:make_patterns_logic$3847, asynchronously reset by \reset
Extracted 398 gates and 658 wires to a netlist network with 260 inputs and 148 outputs.

3.33.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      131
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               XOR cells:      128
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:       20
ABC RESULTS:               MUX cells:      112
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:      250
ABC RESULTS:           input signals:      260
ABC RESULTS:          output signals:      148
Removing temp directory.

3.33.20. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$416740$abc$406400$auto$opt_dff.cc:219:make_patterns_logic$205395, asynchronously reset by \reset
Extracted 636 gates and 1239 wires to a netlist network with 603 inputs and 376 outputs.

3.33.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:      121
ABC RESULTS:              XNOR cells:      118
ABC RESULTS:              NAND cells:      122
ABC RESULTS:               XOR cells:      132
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:      260
ABC RESULTS:           input signals:      603
ABC RESULTS:          output signals:      376
Removing temp directory.

3.33.21. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset
Extracted 630 gates and 1207 wires to a netlist network with 577 inputs and 383 outputs.

3.33.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 135 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      135
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        6
ABC RESULTS:             ORNOT cells:      130
ABC RESULTS:               AND cells:        4
ABC RESULTS:                OR cells:        9
ABC RESULTS:              NAND cells:      133
ABC RESULTS:               MUX cells:      207
ABC RESULTS:               BUF cells:       42
ABC RESULTS:        internal signals:      247
ABC RESULTS:           input signals:      577
ABC RESULTS:          output signals:      383
Removing temp directory.

3.33.22. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$425672$abc$401602$auto$opt_dff.cc:219:make_patterns_logic$277153, asynchronously reset by \reset
Extracted 3555 gates and 5081 wires to a netlist network with 1526 inputs and 837 outputs.

3.33.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:      602
ABC RESULTS:             ORNOT cells:       54
ABC RESULTS:                OR cells:       18
ABC RESULTS:            ANDNOT cells:       92
ABC RESULTS:               AND cells:      587
ABC RESULTS:              NAND cells:     2063
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:     2718
ABC RESULTS:           input signals:     1526
ABC RESULTS:          output signals:      837
Removing temp directory.

3.33.23. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \en_key, asynchronously reset by \reset
Extracted 870 gates and 951 wires to a netlist network with 81 inputs and 564 outputs.

3.33.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      256
ABC RESULTS:               NOT cells:       64
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:       75
ABC RESULTS:            ANDNOT cells:      136
ABC RESULTS:              NAND cells:      162
ABC RESULTS:               AND cells:      176
ABC RESULTS:               BUF cells:      240
ABC RESULTS:        internal signals:      306
ABC RESULTS:           input signals:       81
ABC RESULTS:          output signals:      564
Removing temp directory.

3.33.24. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \reset
Extracted 10773 gates and 14135 wires to a netlist network with 3362 inputs and 1985 outputs.

3.33.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      272
ABC RESULTS:               XOR cells:       68
ABC RESULTS:               NOR cells:      141
ABC RESULTS:             ORNOT cells:      613
ABC RESULTS:                OR cells:      596
ABC RESULTS:               MUX cells:     1001
ABC RESULTS:              NAND cells:     4714
ABC RESULTS:               AND cells:     2266
ABC RESULTS:              XNOR cells:      463
ABC RESULTS:            ANDNOT cells:      335
ABC RESULTS:               NOT cells:       48
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:     8788
ABC RESULTS:           input signals:     3362
ABC RESULTS:          output signals:     1985
Removing temp directory.

3.33.25. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset, synchronously reset by !$abc$448981$abc$412410$auto$rtlil.cc:2398:Or$3881
Extracted 138 gates and 272 wires to a netlist network with 134 inputs and 133 outputs.

3.33.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:            ANDNOT cells:      128
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:      134
ABC RESULTS:          output signals:      133
Removing temp directory.

yosys> opt_ffinv

3.34. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.35. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.
<suppressed ~568 debug messages>

yosys> opt_merge -nomux

3.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
<suppressed ~1446 debug messages>
Removed a total of 482 cells.

yosys> opt_muxtree

3.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$452136$auto$blifparse.cc:362:parse_blif$452137 ($_DFFE_PP_) from module CAMELLIA_IF (D = $abc$452136$abc$449120$abc$412550$abc$411312$auto$rtlil.cc:2547:NotGate$326837, Q = $abc$452136$lo0).

yosys> opt_clean

3.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 2 unused cells and 119701 unused wires.
<suppressed ~133 debug messages>

yosys> opt_expr

3.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.35.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> opt_expr

3.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.35.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  268 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$485418, arst={ }, srst={ }
  138 cells in clk=\clk, en=!\reset, arst={ }, srst=!$abc$376523$auto$rtlil.cc:2398:Or$3881
  13281 cells in clk=\clk, en={ }, arst=\reset, srst={ }
  1059 cells in clk=\clk, en=\en_key, arst=\reset, srst={ }
  4623 cells in clk=\clk, en=$abc$401602$auto$opt_dff.cc:219:make_patterns_logic$277153, arst=\reset, srst={ }
  553 cells in clk=\clk, en=!\reset, arst={ }, srst={ }
  537 cells in clk=\clk, en=$abc$406400$auto$opt_dff.cc:219:make_patterns_logic$205395, arst=\reset, srst={ }
  156 cells in clk=\clk, en=$abc$378797$auto$opt_dff.cc:219:make_patterns_logic$3847, arst=\reset, srst={ }
  2552 cells in clk=\clk, en=$abc$403547$auto$opt_dff.cc:219:make_patterns_logic$264101, arst=\reset, srst={ }
  4647 cells in clk=\clk, en=$abc$406924$auto$opt_dff.cc:219:make_patterns_logic$160533, arst=\reset, srst={ }
  266 cells in clk=\clk, en=$abc$409097$auto$opt_dff.cc:219:make_patterns_logic$141777, arst=\reset, srst={ }
  128 cells in clk=\clk, en=\en_data, arst=\reset, srst={ }
  131 cells in clk=\clk, en=!\reset, arst={ }, srst=!$abc$412278$auto$opt_dff.cc:253:combine_resets$104995
  138 cells in clk=\clk, en=$abc$401207$auto$opt_dff.cc:219:make_patterns_logic$326785, arst=\reset, srst={ }
  217 cells in clk=\clk, en=$abc$412065$auto$opt_dff.cc:219:make_patterns_logic$105181, arst={ }, srst={ }
  3654 cells in clk=\clk, en=$abc$404710$auto$opt_dff.cc:219:make_patterns_logic$224368, arst=\reset, srst={ }
  774 cells in clk=\clk, en=$abc$409494$auto$opt_dff.cc:219:make_patterns_logic$105938, arst=\reset, srst={ }
  154 cells in clk=\clk, en=$abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578, arst={ }, srst={ }
  13 cells in clk=\clk, en=$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3830, arst=\reset, srst={ }
  2 cells in clk=\clk, en=$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3836, arst=\reset, srst={ }
  4 cells in clk=\clk, en=$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3833, arst=\reset, srst={ }
  2 cells in clk=\clk, en=$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3839, arst=\reset, srst={ }
  395 cells in clk=\clk, en=$abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578, arst={ }, srst=\core.CTRL.PS [5]
  872 cells in clk=\clk, en=$abc$411312$auto$opt_dff.cc:219:make_patterns_logic$105667, arst=\reset, srst={ }

3.36.2. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$485418
Extracted 268 gates and 791 wires to a netlist network with 523 inputs and 260 outputs.

3.36.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 1 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:      256
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:      523
ABC RESULTS:          output signals:      260
Removing temp directory.

3.36.3. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset, synchronously reset by !$abc$376523$auto$rtlil.cc:2398:Or$3881
Extracted 138 gates and 273 wires to a netlist network with 135 inputs and 133 outputs.

3.36.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:      128
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:      135
ABC RESULTS:          output signals:      133
Removing temp directory.

3.36.4. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \reset
Extracted 13281 gates and 17770 wires to a netlist network with 4489 inputs and 2068 outputs.

3.36.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      272
ABC RESULTS:               NOT cells:       57
ABC RESULTS:               NOR cells:      116
ABC RESULTS:            ANDNOT cells:      438
ABC RESULTS:             ORNOT cells:      885
ABC RESULTS:                OR cells:      814
ABC RESULTS:               MUX cells:     1364
ABC RESULTS:              NAND cells:     5911
ABC RESULTS:               AND cells:     3016
ABC RESULTS:               BUF cells:        3
ABC RESULTS:               XOR cells:       82
ABC RESULTS:              XNOR cells:      563
ABC RESULTS:        internal signals:    11213
ABC RESULTS:           input signals:     4489
ABC RESULTS:          output signals:     2068
Removing temp directory.

3.36.5. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \en_key, asynchronously reset by \reset
Extracted 1059 gates and 1337 wires to a netlist network with 278 inputs and 755 outputs.

3.36.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      256
ABC RESULTS:               NOT cells:       64
ABC RESULTS:            ANDNOT cells:      129
ABC RESULTS:               MUX cells:      272
ABC RESULTS:              NAND cells:      162
ABC RESULTS:               AND cells:      176
ABC RESULTS:               BUF cells:      240
ABC RESULTS:        internal signals:      304
ABC RESULTS:           input signals:      278
ABC RESULTS:          output signals:      755
Removing temp directory.

3.36.6. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$401602$auto$opt_dff.cc:219:make_patterns_logic$277153, asynchronously reset by \reset
Extracted 4623 gates and 6033 wires to a netlist network with 1410 inputs and 1767 outputs.

3.36.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               MUX cells:     1678
ABC RESULTS:             ORNOT cells:       55
ABC RESULTS:                OR cells:      104
ABC RESULTS:               AND cells:      586
ABC RESULTS:              NAND cells:     2062
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:     2856
ABC RESULTS:           input signals:     1410
ABC RESULTS:          output signals:     1767
Removing temp directory.

3.36.7. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset
Extracted 553 gates and 1090 wires to a netlist network with 537 inputs and 406 outputs.

3.36.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 135 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      135
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:      130
ABC RESULTS:             ORNOT cells:      130
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:       12
ABC RESULTS:              NAND cells:      133
ABC RESULTS:               NOR cells:        7
ABC RESULTS:               BUF cells:      131
ABC RESULTS:        internal signals:      147
ABC RESULTS:           input signals:      537
ABC RESULTS:          output signals:      406
Removing temp directory.

3.36.8. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$406400$auto$opt_dff.cc:219:make_patterns_logic$205395, asynchronously reset by \reset
Extracted 537 gates and 1067 wires to a netlist network with 530 inputs and 262 outputs.

3.36.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:      128
ABC RESULTS:               MUX cells:      128
ABC RESULTS:              XNOR cells:      262
ABC RESULTS:        internal signals:      275
ABC RESULTS:           input signals:      530
ABC RESULTS:          output signals:      262
Removing temp directory.

3.36.9. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$378797$auto$opt_dff.cc:219:make_patterns_logic$3847, asynchronously reset by \reset
Extracted 156 gates and 290 wires to a netlist network with 134 inputs and 135 outputs.

3.36.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      131
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:       18
ABC RESULTS:               BUF cells:      243
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:      134
ABC RESULTS:          output signals:      135
Removing temp directory.

3.36.10. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$403547$auto$opt_dff.cc:219:make_patterns_logic$264101, asynchronously reset by \reset
Extracted 2552 gates and 3629 wires to a netlist network with 1077 inputs and 2126 outputs.

3.36.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      257
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:      134
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:             ORNOT cells:      480
ABC RESULTS:              NAND cells:      482
ABC RESULTS:               MUX cells:     1149
ABC RESULTS:                OR cells:      136
ABC RESULTS:               BUF cells:      129
ABC RESULTS:        internal signals:      426
ABC RESULTS:           input signals:     1077
ABC RESULTS:          output signals:     2126
Removing temp directory.

3.36.11. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$406924$auto$opt_dff.cc:219:make_patterns_logic$160533, asynchronously reset by \reset
Extracted 4647 gates and 5806 wires to a netlist network with 1159 inputs and 737 outputs.

3.36.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:       50
ABC RESULTS:             ORNOT cells:      119
ABC RESULTS:               MUX cells:      565
ABC RESULTS:                OR cells:      237
ABC RESULTS:               AND cells:     1117
ABC RESULTS:              NAND cells:     2418
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:     3910
ABC RESULTS:           input signals:     1159
ABC RESULTS:          output signals:      737
Removing temp directory.

3.36.12. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$409097$auto$opt_dff.cc:219:make_patterns_logic$141777, asynchronously reset by \reset
Extracted 266 gates and 405 wires to a netlist network with 139 inputs and 132 outputs.

3.36.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:      128
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:      134
ABC RESULTS:           input signals:      139
ABC RESULTS:          output signals:      132
Removing temp directory.

3.36.13. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \en_data, asynchronously reset by \reset
Extracted 128 gates and 144 wires to a netlist network with 16 inputs and 128 outputs.

3.36.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               BUF cells:      256
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:      128
Removing temp directory.

3.36.14. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !\reset, synchronously reset by !$abc$412278$auto$opt_dff.cc:253:combine_resets$104995
Extracted 131 gates and 391 wires to a netlist network with 260 inputs and 130 outputs.

3.36.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:      128
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:      260
ABC RESULTS:          output signals:      130
Removing temp directory.

3.36.15. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$401207$auto$opt_dff.cc:219:make_patterns_logic$326785, asynchronously reset by \reset
Extracted 138 gates and 275 wires to a netlist network with 137 inputs and 133 outputs.

3.36.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:      130
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:      137
ABC RESULTS:          output signals:      133
Removing temp directory.

3.36.16. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$412065$auto$opt_dff.cc:219:make_patterns_logic$105181
Extracted 217 gates and 495 wires to a netlist network with 278 inputs and 71 outputs.

3.36.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 2 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:      192
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       10
ABC RESULTS:              NAND cells:        6
ABC RESULTS:                OR cells:        4
ABC RESULTS:        internal signals:      146
ABC RESULTS:           input signals:      278
ABC RESULTS:          output signals:       71
Removing temp directory.

3.36.17. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$404710$auto$opt_dff.cc:219:make_patterns_logic$224368, asynchronously reset by \reset
Extracted 3654 gates and 4974 wires to a netlist network with 1320 inputs and 608 outputs.

3.36.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:                OR cells:       55
ABC RESULTS:               MUX cells:      348
ABC RESULTS:             ORNOT cells:      108
ABC RESULTS:               AND cells:     1102
ABC RESULTS:              NAND cells:     1876
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:     3046
ABC RESULTS:           input signals:     1320
ABC RESULTS:          output signals:      608
Removing temp directory.

3.36.18. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$409494$auto$opt_dff.cc:219:make_patterns_logic$105938, asynchronously reset by \reset
Extracted 774 gates and 1069 wires to a netlist network with 295 inputs and 702 outputs.

3.36.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      128
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:      130
ABC RESULTS:               MUX cells:      320
ABC RESULTS:              NAND cells:      151
ABC RESULTS:                OR cells:       11
ABC RESULTS:               AND cells:       31
ABC RESULTS:               BUF cells:      254
ABC RESULTS:        internal signals:       72
ABC RESULTS:           input signals:      295
ABC RESULTS:          output signals:      702
Removing temp directory.

3.36.19. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578
Extracted 154 gates and 329 wires to a netlist network with 175 inputs and 106 outputs.

3.36.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 3 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               NOR cells:        6
ABC RESULTS:             ORNOT cells:       15
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:              NAND cells:       52
ABC RESULTS:               AND cells:       20
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:      175
ABC RESULTS:          output signals:      106
Removing temp directory.

3.36.20. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$505404$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3830, asynchronously reset by \reset
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 4 outputs.

3.36.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.21. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$505404$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3836, asynchronously reset by \reset
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.36.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.22. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$505404$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3833, asynchronously reset by \reset
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.36.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.23. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$505404$abc$376523$auto$opt_dff.cc:194:make_patterns_logic$3839, asynchronously reset by \reset
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.36.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.24. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$520756$abc$401073$auto$opt_dff.cc:219:make_patterns_logic$105578, synchronously reset by $abc$485830$lo001
Extracted 395 gates and 838 wires to a netlist network with 443 inputs and 129 outputs.

3.36.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               MUX cells:       98
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:       18
ABC RESULTS:              NAND cells:      109
ABC RESULTS:               AND cells:      158
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      266
ABC RESULTS:           input signals:      443
ABC RESULTS:          output signals:      129
Removing temp directory.

3.36.25. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$411312$auto$opt_dff.cc:219:make_patterns_logic$105667, asynchronously reset by \reset
Extracted 872 gates and 2128 wires to a netlist network with 1256 inputs and 871 outputs.

3.36.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:      226
ABC RESULTS:              NAND cells:      129
ABC RESULTS:               MUX cells:      512
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:     1256
ABC RESULTS:          output signals:      871
Removing temp directory.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> abc -script /tmp/yosys_dL79Jp/abc_tmp_1.scr

3.38. Executing ABC pass (technology mapping using ABC).

3.38.1. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Extracted 33029 gates and 34996 wires to a netlist network with 1967 inputs and 1610 outputs.

3.38.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_dL79Jp/abc_tmp_1.scr 
ABC:   #PIs = 1967  #Luts =  9004  Max Lvl =  20  Avg Lvl =   6.48  [   1.21 sec. at Pass 0]
ABC:   #PIs = 1967  #Luts =  7433  Max Lvl =  15  Avg Lvl =   5.72  [  80.32 sec. at Pass 1]
ABC:   #PIs = 1967  #Luts =  7317  Max Lvl =  15  Avg Lvl =   5.70  [  16.72 sec. at Pass 2]
ABC:   #PIs = 1967  #Luts =  7150  Max Lvl =  16  Avg Lvl =   5.83  [  31.38 sec. at Pass 3]
ABC:   #PIs = 1967  #Luts =  6975  Max Lvl =  15  Avg Lvl =   5.50  [  18.27 sec. at Pass 4]
ABC:   #PIs = 1967  #Luts =  6975  Max Lvl =  15  Avg Lvl =   5.50  [  40.77 sec. at Pass 5]
ABC:   #PIs = 1967  #Luts =  6941  Max Lvl =  14  Avg Lvl =   5.31  [  18.89 sec. at Pass 6]
ABC:   #PIs = 1967  #Luts =  6898  Max Lvl =  14  Avg Lvl =   5.34  [  44.25 sec. at Pass 7]
ABC:   #PIs = 1967  #Luts =  6874  Max Lvl =  14  Avg Lvl =   5.32  [  19.98 sec. at Pass 8]
ABC:   #PIs = 1967  #Luts =  6874  Max Lvl =  14  Avg Lvl =   5.32  [  43.40 sec. at Pass 9]
ABC:   #PIs = 1967  #Luts =  6854  Max Lvl =  16  Avg Lvl =   5.81  [   3.41 sec. at Pass 10]
ABC:   [DE total time =  319.18 sec. ]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.38.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     6854
ABC RESULTS:        internal signals:    31419
ABC RESULTS:           input signals:     1967
ABC RESULTS:          output signals:     1610
Removing temp directory.

yosys> opt

3.39. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

yosys> opt_merge -nomux

3.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

yosys> opt_muxtree

3.39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 0 unused cells and 85619 unused wires.
<suppressed ~34 debug messages>

yosys> opt_expr

3.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.39.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> opt_expr

3.39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.39.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.40. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> stat

3.41. Printing statistics.

=== CAMELLIA_IF ===

   Number of wires:               7856
   Number of wire bits:          11094
   Number of public wires:          60
   Number of public wire bits:    3298
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8670
     $_DFFE_PN_                    135
     $_DFFE_PP0P_                 1545
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                      6
     $_DFF_PP0_                    272
     $_SDFFE_PN0N_                   2
     $_SDFFE_PP0P_                   1
     $lut                         6708


yosys> shregmap -minlen 8 -maxlen 20

3.42. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.43. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.44. Printing statistics.

=== CAMELLIA_IF ===

   Number of wires:               7862
   Number of wire bits:          11100
   Number of public wires:          60
   Number of public wire bits:    3298
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8676
     $_DFFE_PP0N_                  135
     $_DFFE_PP0P_                 1551
     $_DFFE_PP1P_                    1
     $_DFF_PP0_                    272
     $_DFF_P_                        3
     $_MUX_                          6
     $lut                         6708


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.45. Executing TECHMAP pass (map to technology primitives).

3.45.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.45.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.45.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~10900 debug messages>

yosys> opt_expr -mux_undef

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.
<suppressed ~217182 debug messages>

yosys> simplemap

3.47. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

yosys> opt_merge

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
<suppressed ~129084 debug messages>
Removed a total of 43028 cells.

yosys> opt_dff -nodffe -nosdff

3.50. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 0 unused cells and 27112 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.52. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.
<suppressed ~10675 debug messages>

yosys> opt_merge -nomux

3.52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
<suppressed ~573 debug messages>
Removed a total of 191 cells.

yosys> opt_muxtree

3.52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 0 unused cells and 3320 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.52.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.52.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.52.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.52.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> opt_expr

3.52.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.52.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_dL79Jp/abc_tmp_2.scr

3.53. Executing ABC pass (technology mapping using ABC).

3.53.1. Extracting gate netlist of module `\CAMELLIA_IF' to `<abc-temp-dir>/input.blif'..
Extracted 36208 gates and 38177 wires to a netlist network with 1967 inputs and 1479 outputs.

3.53.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_dL79Jp/abc_tmp_2.scr 
ABC:   #PIs = 1967  #Luts =  6708  Max Lvl =  14  Avg Lvl =   5.23  [   2.28 sec. at Pass 0]
ABC:   #PIs = 1967  #Luts =  6708  Max Lvl =  14  Avg Lvl =   5.23  [ 104.38 sec. at Pass 1]
ABC:   #PIs = 1967  #Luts =  6708  Max Lvl =  14  Avg Lvl =   5.23  [  25.22 sec. at Pass 2]
ABC:   #PIs = 1967  #Luts =  6708  Max Lvl =  14  Avg Lvl =   5.23  [  53.75 sec. at Pass 3]
ABC:   #PIs = 1967  #Luts =  6698  Max Lvl =  15  Avg Lvl =   5.21  [  27.30 sec. at Pass 4]
ABC:   #PIs = 1967  #Luts =  6683  Max Lvl =  14  Avg Lvl =   5.22  [  68.68 sec. at Pass 5]
ABC:   #PIs = 1967  #Luts =  6655  Max Lvl =  14  Avg Lvl =   5.09  [  32.81 sec. at Pass 6]
ABC:   #PIs = 1967  #Luts =  6652  Max Lvl =  14  Avg Lvl =   5.18  [  84.24 sec. at Pass 7]
ABC:   #PIs = 1967  #Luts =  6646  Max Lvl =  14  Avg Lvl =   5.16  [  22.26 sec. at Pass 8]
ABC:   #PIs = 1967  #Luts =  6646  Max Lvl =  14  Avg Lvl =   5.16  [  50.63 sec. at Pass 9]
ABC:   #PIs = 1967  #Luts =  6641  Max Lvl =  14  Avg Lvl =   5.17  [   4.33 sec. at Pass 10]
ABC:   [DE total time =  477.74 sec. ]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.53.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     6641
ABC RESULTS:        internal signals:    34731
ABC RESULTS:           input signals:     1967
ABC RESULTS:          output signals:     1479
Removing temp directory.

yosys> opt

3.54. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

yosys> opt_merge -nomux

3.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 0 unused cells and 24550 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.54.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.54.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CAMELLIA_IF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CAMELLIA_IF.
Performed a total of 0 changes.

yosys> opt_merge

3.54.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CAMELLIA_IF'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..

yosys> opt_expr

3.54.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module CAMELLIA_IF.

3.54.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.55. Executing HIERARCHY pass (managing design hierarchy).

3.55.1. Analyzing design hierarchy..
Top module:  \CAMELLIA_IF

3.55.2. Analyzing design hierarchy..
Top module:  \CAMELLIA_IF
Removed 0 unused modules.

yosys> stat

3.56. Printing statistics.

=== CAMELLIA_IF ===

   Number of wires:               7789
   Number of wire bits:          11027
   Number of public wires:          60
   Number of public wire bits:    3298
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8603
     $lut                         6641
     dffsre                       1962


yosys> opt_clean -purge

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CAMELLIA_IF..
Removed 0 unused cells and 36 unused wires.
<suppressed ~36 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.58. Executing Verilog backend.

yosys> bmuxmap

3.58.1. Executing BMUXMAP pass.

yosys> demuxmap

3.58.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\CAMELLIA_IF'.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 8821b1816b, CPU: user 340.47s system 4.50s, MEM: 597.20 MB peak
Yosys 0.16+65 (git sha1 03bd62bb8, gcc 9.1.0 -fPIC -Os)
Time spent: 95% 6x abc (6027 sec), 2% 24x opt_dff (135 sec), ...
real 1209.92
user 6006.14
sys 334.79
