#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Apr 29 16:23:03 2019
# Process ID: 936
# Current directory: E:/ENEL373/Project/mine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3172 E:\ENEL373\Project\mine\main_project.xpr
# Log file: E:/ENEL373/Project/mine/vivado.log
# Journal file: E:/ENEL373/Project/mine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ENEL373/Project/mine/main_project.xpr
INFO: [Project 1-313] Project file moved from 'D:/ENEL373/Project/mine' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 781.754 ; gain = 128.145
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/ENEL373/Project/mine/main_project.srcs/sources_1/imports/Downloads/BCD_to_7SEG.vhd" into library xil_defaultlib [E:/ENEL373/Project/mine/main_project.srcs/sources_1/imports/Downloads/BCD_to_7SEG.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/Button_Debounce.vhd" into library xil_defaultlib [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/Button_Debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/control_unit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_display.vhd" into library xil_defaultlib [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_to_7seg.vhd" into library xil_defaultlib [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_to_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd" into library xil_defaultlib [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/load_data.vhd" into library xil_defaultlib [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/load_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd" into library xil_defaultlib [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/Downloads/my_divider.vhd" into library xil_defaultlib [P:/Downloads/my_divider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_4_en.vhd" into library xil_defaultlib [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_4_en.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd" into library xil_defaultlib [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:1]
[Mon Apr 29 16:23:26 2019] Launched synth_1...
Run output will be captured here: E:/ENEL373/Project/mine/main_project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-3
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/ENEL373/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/ENEL373/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.477 ; gain = 350.855
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:01:25 . Memory (MB): peak = 1513.043 ; gain = 1306.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:44]
INFO: [Synth 8-3491] module 'Button_Debounce' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/Button_Debounce.vhd:34' bound to instance 'Debounce' of component 'Button_Debounce' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:121]
INFO: [Synth 8-638] synthesizing module 'Button_Debounce' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/Button_Debounce.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Button_Debounce' (1#1) [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/Button_Debounce.vhd:39]
INFO: [Synth 8-3491] module 'hex_8bit_display' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_display.vhd:34' bound to instance 'Display' of component 'hex_8bit_display' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:125]
INFO: [Synth 8-638] synthesizing module 'hex_8bit_display' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_display.vhd:41]
INFO: [Synth 8-3491] module 'hex_to_7seg' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_to_7seg.vhd:34' bound to instance 'Digit_A' of component 'hex_to_7seg' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_display.vhd:54]
INFO: [Synth 8-638] synthesizing module 'hex_to_7seg' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_to_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_to_7seg' (2#1) [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_to_7seg.vhd:39]
INFO: [Synth 8-3491] module 'hex_to_7seg' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_to_7seg.vhd:34' bound to instance 'Digit_B' of component 'hex_to_7seg' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_display.vhd:58]
WARNING: [Synth 8-614] signal 'A_BCD' is read in the process but is not in the sensitivity list [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_display.vhd:62]
WARNING: [Synth 8-614] signal 'B_BCD' is read in the process but is not in the sensitivity list [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_display.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'hex_8bit_display' (3#1) [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/hex_display.vhd:41]
INFO: [Synth 8-3491] module 'my_divider' declared at 'P:/Downloads/my_divider.vhd:35' bound to instance 'Clock_Divider' of component 'my_divider' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:129]
INFO: [Synth 8-638] synthesizing module 'my_divider' [P:/Downloads/my_divider.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'my_divider' (4#1) [P:/Downloads/my_divider.vhd:44]
INFO: [Synth 8-3491] module 'reg_8_en' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:25' bound to instance 'A_Register' of component 'reg_8_en' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:133]
INFO: [Synth 8-638] synthesizing module 'reg_8_en' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'reg_8_en' (5#1) [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:31]
INFO: [Synth 8-3491] module 'reg_8_en' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:25' bound to instance 'B_Register' of component 'reg_8_en' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:137]
INFO: [Synth 8-3491] module 'reg_8_en' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:25' bound to instance 'G_Register' of component 'reg_8_en' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:141]
INFO: [Synth 8-3491] module 'reg_4_en' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_4_en.vhd:34' bound to instance 'Operator_Register' of component 'reg_4_en' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:145]
INFO: [Synth 8-638] synthesizing module 'reg_4_en' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_4_en.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'reg_4_en' (6#1) [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_4_en.vhd:40]
INFO: [Synth 8-3491] module 'reg_8_en' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:25' bound to instance 'OperandA_Register' of component 'reg_8_en' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:149]
INFO: [Synth 8-3491] module 'tristate_8_buf' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:34' bound to instance 'R0_tristate' of component 'tristate_8_buf' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:153]
INFO: [Synth 8-638] synthesizing module 'tristate_8_buf' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'tristate_8_buf' (7#1) [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:40]
INFO: [Synth 8-3491] module 'tristate_8_buf' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:34' bound to instance 'R1_tristate' of component 'tristate_8_buf' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:157]
INFO: [Synth 8-3491] module 'tristate_8_buf' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:34' bound to instance 'RegIn_tristate' of component 'tristate_8_buf' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:161]
INFO: [Synth 8-3491] module 'tristate_8_buf' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:34' bound to instance 'RG_tristate' of component 'tristate_8_buf' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:165]
INFO: [Synth 8-3491] module 'led_mux' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:35' bound to instance 'LEDMux' of component 'led_mux' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:169]
INFO: [Synth 8-638] synthesizing module 'led_mux' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:42]
WARNING: [Synth 8-614] signal 'reg1' is read in the process but is not in the sensitivity list [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:47]
WARNING: [Synth 8-614] signal 'reg2' is read in the process but is not in the sensitivity list [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:47]
WARNING: [Synth 8-614] signal 'operator' is read in the process but is not in the sensitivity list [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:47]
WARNING: [Synth 8-614] signal 'regG' is read in the process but is not in the sensitivity list [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:47]
WARNING: [Synth 8-614] signal 'led_tmp' is read in the process but is not in the sensitivity list [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (8#1) [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:42]
INFO: [Synth 8-3491] module 'control_unit' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/control_unit.vhd:34' bound to instance 'Control' of component 'control_unit' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:173]
INFO: [Synth 8-638] synthesizing module 'control_unit' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/control_unit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (9#1) [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/control_unit.vhd:42]
INFO: [Synth 8-3491] module 'ALU' declared at 'E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd:35' bound to instance 'Arithmitec_Log' of component 'ALU' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:178]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'main' (11#1) [E:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:44]
WARNING: [Synth 8-3331] design control_unit has unconnected port clk
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[7]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[6]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[5]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[4]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[3]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[2]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[1]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:26 . Memory (MB): peak = 1541.031 ; gain = 1334.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:26 . Memory (MB): peak = 1541.031 ; gain = 1334.391
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ENEL373/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/ENEL373/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:02 ; elapsed = 00:01:29 . Memory (MB): peak = 1677.211 ; gain = 1470.570
42 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1677.211 ; gain = 221.582
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 16:50:01 2019...
