Classic Timing Analyzer report for StaticRAM
Sat Mar 20 10:07:07 2010
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.450 ns                                       ; addr[7]                                                                                                         ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.562 ns                                      ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg9 ; output[4]                                                                                                       ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.479 ns                                       ; input[1]                                                                                                        ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                 ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0 ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg1 ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a5~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg2 ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a6~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg3 ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a7~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a1~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a2~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a3~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                       ;
+-------+--------------+------------+----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.450 ns   ; addr[7]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 4.449 ns   ; addr[7]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 4.422 ns   ; addr[7]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg7 ; clk      ;
; N/A   ; None         ; 4.421 ns   ; addr[7]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg7 ; clk      ;
; N/A   ; None         ; 4.419 ns   ; addr[8]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg8 ; clk      ;
; N/A   ; None         ; 4.399 ns   ; addr[8]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg8 ; clk      ;
; N/A   ; None         ; 4.394 ns   ; addr[6]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 4.391 ns   ; addr[8]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg8 ; clk      ;
; N/A   ; None         ; 4.371 ns   ; addr[8]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg8 ; clk      ;
; N/A   ; None         ; 4.366 ns   ; addr[6]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg6 ; clk      ;
; N/A   ; None         ; 4.356 ns   ; addr[6]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 4.356 ns   ; addr[5]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 4.347 ns   ; addr[5]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 4.328 ns   ; addr[6]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg6 ; clk      ;
; N/A   ; None         ; 4.328 ns   ; addr[5]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg5 ; clk      ;
; N/A   ; None         ; 4.319 ns   ; addr[5]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg5 ; clk      ;
; N/A   ; None         ; 4.207 ns   ; addr[9]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg9 ; clk      ;
; N/A   ; None         ; 4.203 ns   ; addr[9]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg9 ; clk      ;
; N/A   ; None         ; 4.179 ns   ; addr[9]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg9 ; clk      ;
; N/A   ; None         ; 4.175 ns   ; addr[9]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg9 ; clk      ;
; N/A   ; None         ; 3.364 ns   ; rd_en    ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_re_reg       ; clk      ;
; N/A   ; None         ; 3.113 ns   ; wr_en    ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_we_reg       ; clk      ;
; N/A   ; None         ; 3.095 ns   ; wr_en    ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A   ; None         ; 2.989 ns   ; rd_en    ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg       ; clk      ;
; N/A   ; None         ; 0.428 ns   ; addr[0]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg0 ; clk      ;
; N/A   ; None         ; 0.217 ns   ; addr[2]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 0.215 ns   ; addr[0]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 0.189 ns   ; addr[2]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg2 ; clk      ;
; N/A   ; None         ; 0.100 ns   ; addr[1]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg1 ; clk      ;
; N/A   ; None         ; -0.057 ns  ; addr[0]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A   ; None         ; -0.058 ns  ; addr[2]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; -0.069 ns  ; addr[4]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg4 ; clk      ;
; N/A   ; None         ; -0.077 ns  ; input[6] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; -0.080 ns  ; input[4] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; -0.085 ns  ; addr[0]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg0 ; clk      ;
; N/A   ; None         ; -0.086 ns  ; addr[2]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg2 ; clk      ;
; N/A   ; None         ; -0.088 ns  ; addr[4]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; -0.097 ns  ; addr[4]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg4 ; clk      ;
; N/A   ; None         ; -0.104 ns  ; input[5] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; -0.116 ns  ; addr[4]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg4 ; clk      ;
; N/A   ; None         ; -0.120 ns  ; addr[1]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; -0.133 ns  ; addr[3]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg3 ; clk      ;
; N/A   ; None         ; -0.152 ns  ; addr[3]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; -0.161 ns  ; addr[3]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg3 ; clk      ;
; N/A   ; None         ; -0.180 ns  ; addr[3]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg3 ; clk      ;
; N/A   ; None         ; -0.271 ns  ; input[3] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; -0.398 ns  ; addr[1]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg1 ; clk      ;
; N/A   ; None         ; -0.426 ns  ; addr[1]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg1 ; clk      ;
; N/A   ; None         ; -0.443 ns  ; input[7] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; -1.169 ns  ; input[0] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; -1.197 ns  ; input[2] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; -1.210 ns  ; input[1] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
+-------+--------------+------------+----------+-----------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                          ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To        ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 12.562 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg       ; output[4] ; clk        ;
; N/A   ; None         ; 12.562 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg0 ; output[4] ; clk        ;
; N/A   ; None         ; 12.562 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg1 ; output[4] ; clk        ;
; N/A   ; None         ; 12.562 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg2 ; output[4] ; clk        ;
; N/A   ; None         ; 12.562 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg3 ; output[4] ; clk        ;
; N/A   ; None         ; 12.562 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg4 ; output[4] ; clk        ;
; N/A   ; None         ; 12.562 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg5 ; output[4] ; clk        ;
; N/A   ; None         ; 12.562 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg6 ; output[4] ; clk        ;
; N/A   ; None         ; 12.562 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg7 ; output[4] ; clk        ;
; N/A   ; None         ; 12.562 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg8 ; output[4] ; clk        ;
; N/A   ; None         ; 12.562 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg9 ; output[4] ; clk        ;
; N/A   ; None         ; 11.970 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_re_reg       ; output[1] ; clk        ;
; N/A   ; None         ; 11.970 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg0 ; output[1] ; clk        ;
; N/A   ; None         ; 11.970 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg1 ; output[1] ; clk        ;
; N/A   ; None         ; 11.970 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg2 ; output[1] ; clk        ;
; N/A   ; None         ; 11.970 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg3 ; output[1] ; clk        ;
; N/A   ; None         ; 11.970 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg4 ; output[1] ; clk        ;
; N/A   ; None         ; 11.970 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg5 ; output[1] ; clk        ;
; N/A   ; None         ; 11.970 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg6 ; output[1] ; clk        ;
; N/A   ; None         ; 11.970 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg7 ; output[1] ; clk        ;
; N/A   ; None         ; 11.970 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg8 ; output[1] ; clk        ;
; N/A   ; None         ; 11.970 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg9 ; output[1] ; clk        ;
; N/A   ; None         ; 11.946 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_re_reg       ; output[0] ; clk        ;
; N/A   ; None         ; 11.946 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg0 ; output[0] ; clk        ;
; N/A   ; None         ; 11.946 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg1 ; output[0] ; clk        ;
; N/A   ; None         ; 11.946 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg2 ; output[0] ; clk        ;
; N/A   ; None         ; 11.946 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg3 ; output[0] ; clk        ;
; N/A   ; None         ; 11.946 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg4 ; output[0] ; clk        ;
; N/A   ; None         ; 11.946 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg5 ; output[0] ; clk        ;
; N/A   ; None         ; 11.946 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg6 ; output[0] ; clk        ;
; N/A   ; None         ; 11.946 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg7 ; output[0] ; clk        ;
; N/A   ; None         ; 11.946 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg8 ; output[0] ; clk        ;
; N/A   ; None         ; 11.946 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg9 ; output[0] ; clk        ;
; N/A   ; None         ; 11.881 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_re_reg       ; output[3] ; clk        ;
; N/A   ; None         ; 11.881 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg0 ; output[3] ; clk        ;
; N/A   ; None         ; 11.881 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg1 ; output[3] ; clk        ;
; N/A   ; None         ; 11.881 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg2 ; output[3] ; clk        ;
; N/A   ; None         ; 11.881 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg3 ; output[3] ; clk        ;
; N/A   ; None         ; 11.881 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg4 ; output[3] ; clk        ;
; N/A   ; None         ; 11.881 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg5 ; output[3] ; clk        ;
; N/A   ; None         ; 11.881 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg6 ; output[3] ; clk        ;
; N/A   ; None         ; 11.881 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg7 ; output[3] ; clk        ;
; N/A   ; None         ; 11.881 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg8 ; output[3] ; clk        ;
; N/A   ; None         ; 11.881 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg9 ; output[3] ; clk        ;
; N/A   ; None         ; 11.764 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg       ; output[5] ; clk        ;
; N/A   ; None         ; 11.764 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg0 ; output[5] ; clk        ;
; N/A   ; None         ; 11.764 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg1 ; output[5] ; clk        ;
; N/A   ; None         ; 11.764 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg2 ; output[5] ; clk        ;
; N/A   ; None         ; 11.764 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg3 ; output[5] ; clk        ;
; N/A   ; None         ; 11.764 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg4 ; output[5] ; clk        ;
; N/A   ; None         ; 11.764 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg5 ; output[5] ; clk        ;
; N/A   ; None         ; 11.764 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg6 ; output[5] ; clk        ;
; N/A   ; None         ; 11.764 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg7 ; output[5] ; clk        ;
; N/A   ; None         ; 11.764 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg8 ; output[5] ; clk        ;
; N/A   ; None         ; 11.764 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg9 ; output[5] ; clk        ;
; N/A   ; None         ; 11.690 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg       ; output[7] ; clk        ;
; N/A   ; None         ; 11.690 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg0 ; output[7] ; clk        ;
; N/A   ; None         ; 11.690 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg1 ; output[7] ; clk        ;
; N/A   ; None         ; 11.690 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg2 ; output[7] ; clk        ;
; N/A   ; None         ; 11.690 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg3 ; output[7] ; clk        ;
; N/A   ; None         ; 11.690 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg4 ; output[7] ; clk        ;
; N/A   ; None         ; 11.690 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg5 ; output[7] ; clk        ;
; N/A   ; None         ; 11.690 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg6 ; output[7] ; clk        ;
; N/A   ; None         ; 11.690 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg7 ; output[7] ; clk        ;
; N/A   ; None         ; 11.690 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg8 ; output[7] ; clk        ;
; N/A   ; None         ; 11.690 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg9 ; output[7] ; clk        ;
; N/A   ; None         ; 11.523 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_re_reg       ; output[2] ; clk        ;
; N/A   ; None         ; 11.523 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg0 ; output[2] ; clk        ;
; N/A   ; None         ; 11.523 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg1 ; output[2] ; clk        ;
; N/A   ; None         ; 11.523 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg2 ; output[2] ; clk        ;
; N/A   ; None         ; 11.523 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg3 ; output[2] ; clk        ;
; N/A   ; None         ; 11.523 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg4 ; output[2] ; clk        ;
; N/A   ; None         ; 11.523 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg5 ; output[2] ; clk        ;
; N/A   ; None         ; 11.523 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg6 ; output[2] ; clk        ;
; N/A   ; None         ; 11.523 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg7 ; output[2] ; clk        ;
; N/A   ; None         ; 11.523 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg8 ; output[2] ; clk        ;
; N/A   ; None         ; 11.523 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg9 ; output[2] ; clk        ;
; N/A   ; None         ; 11.060 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg       ; output[6] ; clk        ;
; N/A   ; None         ; 11.060 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg0 ; output[6] ; clk        ;
; N/A   ; None         ; 11.060 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg1 ; output[6] ; clk        ;
; N/A   ; None         ; 11.060 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg2 ; output[6] ; clk        ;
; N/A   ; None         ; 11.060 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg3 ; output[6] ; clk        ;
; N/A   ; None         ; 11.060 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg4 ; output[6] ; clk        ;
; N/A   ; None         ; 11.060 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg5 ; output[6] ; clk        ;
; N/A   ; None         ; 11.060 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg6 ; output[6] ; clk        ;
; N/A   ; None         ; 11.060 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg7 ; output[6] ; clk        ;
; N/A   ; None         ; 11.060 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg8 ; output[6] ; clk        ;
; N/A   ; None         ; 11.060 ns  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg9 ; output[6] ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-----------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                              ;
+---------------+-------------+-----------+----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                              ; To Clock ;
+---------------+-------------+-----------+----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 1.479 ns  ; input[1] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; 1.466 ns  ; input[2] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; 1.438 ns  ; input[0] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; 0.712 ns  ; input[7] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; 0.695 ns  ; addr[1]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg1 ; clk      ;
; N/A           ; None        ; 0.667 ns  ; addr[1]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg1 ; clk      ;
; N/A           ; None        ; 0.540 ns  ; input[3] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; 0.449 ns  ; addr[3]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg3 ; clk      ;
; N/A           ; None        ; 0.430 ns  ; addr[3]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg3 ; clk      ;
; N/A           ; None        ; 0.421 ns  ; addr[3]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; 0.402 ns  ; addr[3]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg3 ; clk      ;
; N/A           ; None        ; 0.389 ns  ; addr[1]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; 0.385 ns  ; addr[4]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg4 ; clk      ;
; N/A           ; None        ; 0.373 ns  ; input[5] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; 0.366 ns  ; addr[4]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg4 ; clk      ;
; N/A           ; None        ; 0.357 ns  ; addr[4]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; 0.355 ns  ; addr[2]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg2 ; clk      ;
; N/A           ; None        ; 0.354 ns  ; addr[0]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg0 ; clk      ;
; N/A           ; None        ; 0.349 ns  ; input[4] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; 0.346 ns  ; input[6] ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; 0.338 ns  ; addr[4]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg4 ; clk      ;
; N/A           ; None        ; 0.327 ns  ; addr[2]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; 0.326 ns  ; addr[0]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; 0.169 ns  ; addr[1]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg1 ; clk      ;
; N/A           ; None        ; 0.080 ns  ; addr[2]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg2 ; clk      ;
; N/A           ; None        ; 0.054 ns  ; addr[0]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg0 ; clk      ;
; N/A           ; None        ; 0.052 ns  ; addr[2]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -0.159 ns ; addr[0]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg0 ; clk      ;
; N/A           ; None        ; -2.720 ns ; rd_en    ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg       ; clk      ;
; N/A           ; None        ; -2.826 ns ; wr_en    ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A           ; None        ; -2.844 ns ; wr_en    ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_we_reg       ; clk      ;
; N/A           ; None        ; -3.095 ns ; rd_en    ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_re_reg       ; clk      ;
; N/A           ; None        ; -3.906 ns ; addr[9]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg9 ; clk      ;
; N/A           ; None        ; -3.910 ns ; addr[9]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg9 ; clk      ;
; N/A           ; None        ; -3.934 ns ; addr[9]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg9 ; clk      ;
; N/A           ; None        ; -3.938 ns ; addr[9]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg9 ; clk      ;
; N/A           ; None        ; -4.050 ns ; addr[5]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg5 ; clk      ;
; N/A           ; None        ; -4.059 ns ; addr[6]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg6 ; clk      ;
; N/A           ; None        ; -4.059 ns ; addr[5]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg5 ; clk      ;
; N/A           ; None        ; -4.078 ns ; addr[5]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -4.087 ns ; addr[6]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -4.087 ns ; addr[5]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -4.097 ns ; addr[6]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg6 ; clk      ;
; N/A           ; None        ; -4.102 ns ; addr[8]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg8 ; clk      ;
; N/A           ; None        ; -4.122 ns ; addr[8]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg8 ; clk      ;
; N/A           ; None        ; -4.125 ns ; addr[6]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -4.130 ns ; addr[8]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg8 ; clk      ;
; N/A           ; None        ; -4.150 ns ; addr[8]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg8 ; clk      ;
; N/A           ; None        ; -4.152 ns ; addr[7]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~portb_address_reg7 ; clk      ;
; N/A           ; None        ; -4.153 ns ; addr[7]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_address_reg7 ; clk      ;
; N/A           ; None        ; -4.180 ns ; addr[7]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -4.181 ns ; addr[7]  ; lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7 ; clk      ;
+---------------+-------------+-----------+----------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Mar 20 10:07:05 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off StaticRAM -c StaticRAM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 235.07 MHz between source memory "lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0" and destination memory "lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.127 ns) plus Clock Low delay (2.127 ns) : restricted to 4.254 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y20; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X52_Y20; Fanout = 0; MEM Node = 'lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0'
            Info: Total cell delay = 2.645 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 3.337 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 60; CLK Node = 'clk'
                Info: 2: + IC(1.840 ns) + CELL(0.635 ns) = 3.337 ns; Loc. = M4K_X52_Y20; Fanout = 0; MEM Node = 'lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_memory_reg0'
                Info: Total cell delay = 1.497 ns ( 44.86 % )
                Info: Total interconnect delay = 1.840 ns ( 55.14 % )
            Info: - Longest clock path from clock "clk" to source memory is 3.362 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 60; CLK Node = 'clk'
                Info: 2: + IC(1.840 ns) + CELL(0.660 ns) = 3.362 ns; Loc. = M4K_X52_Y20; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_datain_reg0'
                Info: Total cell delay = 1.522 ns ( 45.27 % )
                Info: Total interconnect delay = 1.840 ns ( 54.73 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for memory "lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7" (data pin = "addr[7]", clock pin = "clk") is 4.450 ns
    Info: + Longest pin to memory delay is 7.778 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 4; PIN Node = 'addr[7]'
        Info: 2: + IC(6.804 ns) + CELL(0.142 ns) = 7.778 ns; Loc. = M4K_X52_Y20; Fanout = 0; MEM Node = 'lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7'
        Info: Total cell delay = 0.974 ns ( 12.52 % )
        Info: Total interconnect delay = 6.804 ns ( 87.48 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 3.363 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 60; CLK Node = 'clk'
        Info: 2: + IC(1.840 ns) + CELL(0.661 ns) = 3.363 ns; Loc. = M4K_X52_Y20; Fanout = 0; MEM Node = 'lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~porta_address_reg7'
        Info: Total cell delay = 1.523 ns ( 45.29 % )
        Info: Total interconnect delay = 1.840 ns ( 54.71 % )
Info: tco from clock "clk" to destination pin "output[4]" through memory "lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg" is 12.562 ns
    Info: + Longest clock path from clock "clk" to source memory is 3.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 60; CLK Node = 'clk'
        Info: 2: + IC(1.840 ns) + CELL(0.689 ns) = 3.391 ns; Loc. = M4K_X52_Y20; Fanout = 4; MEM Node = 'lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg'
        Info: Total cell delay = 1.551 ns ( 45.74 % )
        Info: Total interconnect delay = 1.840 ns ( 54.26 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 8.962 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y20; Fanout = 4; MEM Node = 'lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a4~portb_re_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X52_Y20; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|q_b[4]'
        Info: 3: + IC(3.143 ns) + CELL(2.828 ns) = 8.962 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'output[4]'
        Info: Total cell delay = 5.819 ns ( 64.93 % )
        Info: Total interconnect delay = 3.143 ns ( 35.07 % )
Info: th for memory "lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1" (data pin = "input[1]", clock pin = "clk") is 1.479 ns
    Info: + Longest clock path from clock "clk" to destination memory is 3.367 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 60; CLK Node = 'clk'
        Info: 2: + IC(1.845 ns) + CELL(0.660 ns) = 3.367 ns; Loc. = M4K_X52_Y19; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 1.522 ns ( 45.20 % )
        Info: Total interconnect delay = 1.845 ns ( 54.80 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 2.122 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'input[1]'
        Info: 2: + IC(1.017 ns) + CELL(0.106 ns) = 2.122 ns; Loc. = M4K_X52_Y19; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_5fu1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 1.105 ns ( 52.07 % )
        Info: Total interconnect delay = 1.017 ns ( 47.93 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 129 megabytes
    Info: Processing ended: Sat Mar 20 10:07:08 2010
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


