# AUnifiedAcceleratorImpl

## Introduction 
This is an HLS Implementation of the paper A Uniform Architecture Design for Accelerating 2D and 3D CNNs on FPGAs.
https://www.mdpi.com/2079-9292/8/1/65?type=check_update&version=1.

## Implementation details :
### Approach :
### Code :
#### GEMM Martix Multiplication Core- Systolic Array :
##### Unrolling and Pipelining :
#### GEMM Matrix Mapping Engine :
### Test, and filler functions :
### Top Level Synthesis :

## Running Guide.










