<def f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='32' macro='1' type='const llvm::MCPhysReg [32]'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='522' u='r' c='_ZNK12_GLOBAL__N_110PPCOperand20addRegVSRpRCOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='527' u='r' c='_ZNK12_GLOBAL__N_110PPCOperand24addRegVSRpEvenRCOperandsERN4llvm6MCInstEj'/>
<def f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='20' macro='1' type='const llvm::MCPhysReg [32]'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='187' u='r' c='_ZL25DecodeVSRpRCRegisterClassRN4llvm6MCInstEmmPKv'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='222' u='r' c='_ZL22decodeVSRpEvenOperandsRN4llvm6MCInstEmmPKv'/>
