INFO: [VRFC 10-2263] Analyzing Verilog file "/home/SCHROR002/Xilinx/Practical_3_2/Prac3_2_Code/prac3_2_code.srcs/sources_1/new/sine_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/SCHROR002/Xilinx/Practical_3_2/Prac3_2_Code/prac3_2_code.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
