//lpm_mult CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEDICATED_MULTIPLIER_CIRCUITRY="NO" DEVICE_FAMILY="Cyclone V" DSP_BLOCK_BALANCING="Auto" LPM_PIPELINE=1 LPM_REPRESENTATION="SIGNED" LPM_WIDTHA=22 LPM_WIDTHB=20 LPM_WIDTHP=42 LPM_WIDTHS=1 aclr clken clock dataa datab result CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_mult 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_padd 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 2018  Intel Corporation. All rights reserved.
//  Your use of Intel Corporation's design tools, logic functions 
//  and other software and tools, and its AMPP partner logic 
//  functions, and any output files from any of the foregoing 
//  (including device programming or simulation files), and any 
//  associated documentation or information are expressly subject 
//  to the terms and conditions of the Intel Program License 
//  Subscription Agreement, the Intel Quartus Prime License Agreement,
//  the Intel FPGA IP License Agreement, or other applicable license
//  agreement, including, without limitation, that your use is for
//  the sole purpose of programming logic devices manufactured by
//  Intel and sold by Intel or its authorized distributors.  Please
//  refer to the applicable agreement for further details.




//adder CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" WIDTH=41 dataa datab datac result
//VERSION_BEGIN 18.1 cbx_mgl 2018:09:12:13:10:36:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END


//adder CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" WIDTH=34 dataa datab datac result
//VERSION_BEGIN 18.1 cbx_mgl 2018:09:12:13:10:36:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END


//adder CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" WIDTH=26 dataa datab datac result
//VERSION_BEGIN 18.1 cbx_mgl 2018:09:12:13:10:36:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END


//adder CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" WIDTH=18 dataa datab datac result
//VERSION_BEGIN 18.1 cbx_mgl 2018:09:12:13:10:36:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END


//adder CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" WIDTH=10 dataa datab datac result
//VERSION_BEGIN 18.1 cbx_mgl 2018:09:12:13:10:36:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=23 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=23 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=23 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=23 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=23 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=23 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=23 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=23 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=23 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=23 cin dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 488 reg 244 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  mult_21t
	( 
	aclr,
	clken,
	clock,
	dataa,
	datab,
	result) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clken;
	input   clock;
	input   [21:0]  dataa;
	input   [19:0]  datab;
	output   [41:0]  result;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   clken;
	tri0   clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	[40:0]	wire_add246_result;
	wire	[33:0]	wire_add251_result;
	wire	[25:0]	wire_add256_result;
	wire	[17:0]	wire_add261_result;
	wire	[9:0]	wire_add266_result;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe10;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe100;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe101;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe102;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe103;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe104;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe105;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe106;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe107;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe108;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe109;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe11;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe110;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe111;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe112;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe113;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe114;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe115;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe116;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe117;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe118;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe119;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe12;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe120;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe121;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe122;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe123;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe124;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe125;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe126;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe127;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe128;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe129;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe13;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe130;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe131;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe132;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe133;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe134;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe135;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe136;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe137;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe138;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe139;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe14;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe140;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe141;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe142;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe143;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe144;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe145;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe146;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe147;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe148;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe149;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe15;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe150;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe151;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe152;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe153;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe154;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe155;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe156;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe157;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe158;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe159;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe16;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe160;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe161;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe162;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe163;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe164;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe165;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe166;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe167;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe168;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe169;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe17;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe170;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe171;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe172;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe173;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe174;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe175;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe176;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe177;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe178;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe179;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe18;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe180;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe181;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe182;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe183;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe184;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe185;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe186;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe187;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe188;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe189;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe19;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe190;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe191;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe192;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe193;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe194;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe195;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe196;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe197;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe198;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe199;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe2;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe20;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe200;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe201;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe202;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe203;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe204;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe205;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe206;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe207;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe208;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe209;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe21;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe210;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe211;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe212;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe213;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe214;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe215;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe216;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe217;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe218;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe219;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe22;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe220;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe221;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe222;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe223;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe224;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe225;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe226;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe227;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe228;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe229;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe23;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe230;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe231;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe232;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe233;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe234;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe235;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe236;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe237;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe238;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe239;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe24;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe240;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe241;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe242;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe243;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe244;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe245;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe25;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe26;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe27;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe28;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe29;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe3;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe30;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe31;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe32;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe33;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe34;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe35;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe36;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe37;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe38;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe39;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe4;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe40;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe41;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe42;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe43;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe44;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe45;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe46;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe47;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe48;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe49;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe5;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe50;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe51;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe52;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe53;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe54;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe55;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe56;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe57;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe58;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe59;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe6;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe60;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe61;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe62;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe63;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe64;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe65;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe66;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe67;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe68;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe69;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe7;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe70;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe71;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe72;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe73;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe74;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe75;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe76;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe77;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe78;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe79;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe8;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe80;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe81;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe82;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe83;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe84;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe85;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe86;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe87;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe88;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe89;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe9;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe90;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe91;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe92;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe93;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe94;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe95;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe96;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe97;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe98;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe99;
	wire	[22:0]	wire_sum_adder1aa_0dataa;
	wire	[22:0]	wire_sum_adder1aa_0datab;
	wire	[22:0]	wire_sum_adder1aa_0result;
	wire	[22:0]	wire_sum_adder1aa_1dataa;
	wire	[22:0]	wire_sum_adder1aa_1datab;
	wire	[22:0]	wire_sum_adder1aa_1result;
	wire	[22:0]	wire_sum_adder1aa_2dataa;
	wire	[22:0]	wire_sum_adder1aa_2datab;
	wire	[22:0]	wire_sum_adder1aa_2result;
	wire	[22:0]	wire_sum_adder1aa_3dataa;
	wire	[22:0]	wire_sum_adder1aa_3datab;
	wire	[22:0]	wire_sum_adder1aa_3result;
	wire	[22:0]	wire_sum_adder1aa_4dataa;
	wire	[22:0]	wire_sum_adder1aa_4datab;
	wire	[22:0]	wire_sum_adder1aa_4result;
	wire	[22:0]	wire_sum_adder1aa_5dataa;
	wire	[22:0]	wire_sum_adder1aa_5datab;
	wire	[22:0]	wire_sum_adder1aa_5result;
	wire	[22:0]	wire_sum_adder1aa_6dataa;
	wire	[22:0]	wire_sum_adder1aa_6datab;
	wire	[22:0]	wire_sum_adder1aa_6result;
	wire	[22:0]	wire_sum_adder1aa_7dataa;
	wire	[22:0]	wire_sum_adder1aa_7datab;
	wire	[22:0]	wire_sum_adder1aa_7result;
	wire	[22:0]	wire_sum_adder1aa_8dataa;
	wire	[22:0]	wire_sum_adder1aa_8datab;
	wire	[22:0]	wire_sum_adder1aa_8result;
	wire	[23:0]	wire_sum_adder1aa_9result_int;
	wire	wire_sum_adder1aa_9cin;
	wire	[22:0]	wire_sum_adder1aa_9dataa;
	wire	[22:0]	wire_sum_adder1aa_9datab;
	wire	[22:0]	wire_sum_adder1aa_9result;
	wire  [40:0]   wire_sft247a_in;
	wire  [40:0]   wire_sft247a_out;
	wire  [40:0]   wire_sft248a_in;
	wire  [40:0]   wire_sft248a_out;
	wire  [40:0]   wire_sft249a_in;
	wire  [40:0]   wire_sft249a_out;
	wire  [40:0]   wire_sft250a_in;
	wire  [40:0]   wire_sft250a_out;
	wire  [33:0]   wire_sft252a_in;
	wire  [33:0]   wire_sft252a_out;
	wire  [33:0]   wire_sft253a_in;
	wire  [33:0]   wire_sft253a_out;
	wire  [33:0]   wire_sft254a_in;
	wire  [33:0]   wire_sft254a_out;
	wire  [33:0]   wire_sft255a_in;
	wire  [33:0]   wire_sft255a_out;
	wire  [25:0]   wire_sft257a_in;
	wire  [25:0]   wire_sft257a_out;
	wire  [25:0]   wire_sft258a_in;
	wire  [25:0]   wire_sft258a_out;
	wire  [25:0]   wire_sft259a_in;
	wire  [25:0]   wire_sft259a_out;
	wire  [25:0]   wire_sft260a_in;
	wire  [25:0]   wire_sft260a_out;
	wire  [17:0]   wire_sft262a_in;
	wire  [17:0]   wire_sft262a_out;
	wire  [17:0]   wire_sft263a_in;
	wire  [17:0]   wire_sft263a_out;
	wire  [17:0]   wire_sft264a_in;
	wire  [17:0]   wire_sft264a_out;
	wire  [17:0]   wire_sft265a_in;
	wire  [17:0]   wire_sft265a_out;
	wire  [9:0]   wire_sft267a_in;
	wire  [9:0]   wire_sft267a_out;
	wire  [9:0]   wire_sft268a_in;
	wire  [9:0]   wire_sft268a_out;
	wire  [9:0]   wire_sft269a_in;
	wire  [9:0]   wire_sft269a_out;
	wire  [9:0]   wire_sft270a_in;
	wire  [9:0]   wire_sft270a_out;
	wire  [21:0]  dataa_node;
	wire  [19:0]  datab_node;
	wire  [41:0]  final_result_node;
	wire  [42:0]  w1106w;
	wire  w583w;
	wire  w602w;
	wire  [439:0]  w_decoder_node9w;
	wire  [19:0]  w_le_datab_node8w;
	wire  [239:0]  w_sum_node10w;

	assign
		wire_add246_result = wire_sft247a_out + wire_sft248a_out + wire_sft249a_out;
	assign
		wire_add251_result = wire_sft252a_out + wire_sft253a_out + wire_sft254a_out;
	assign
		wire_add256_result = wire_sft257a_out + wire_sft258a_out + wire_sft259a_out;
	assign
		wire_add261_result = wire_sft262a_out + wire_sft263a_out + wire_sft264a_out;
	assign
		wire_add266_result = wire_sft267a_out + wire_sft268a_out + wire_sft269a_out;
	// synopsys translate_off
	initial
		dffe10 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe10 <= 1'b0;
		else if  (clken == 1'b1)   dffe10 <= w_sum_node10w[48];
	// synopsys translate_off
	initial
		dffe100 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe100 <= 1'b0;
		else if  (clken == 1'b1)   dffe100 <= w_sum_node10w[194];
	// synopsys translate_off
	initial
		dffe101 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe101 <= 1'b0;
		else if  (clken == 1'b1)   dffe101 <= w_sum_node10w[85];
	// synopsys translate_off
	initial
		dffe102 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe102 <= 1'b0;
		else if  (clken == 1'b1)   dffe102 <= w_sum_node10w[63];
	// synopsys translate_off
	initial
		dffe103 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe103 <= 1'b0;
		else if  (clken == 1'b1)   dffe103 <= wire_sft270a_out[1];
	// synopsys translate_off
	initial
		dffe104 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe104 <= 1'b0;
		else if  (clken == 1'b1)   dffe104 <= w_sum_node10w[129];
	// synopsys translate_off
	initial
		dffe105 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe105 <= 1'b0;
		else if  (clken == 1'b1)   dffe105 <= w_sum_node10w[41];
	// synopsys translate_off
	initial
		dffe106 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe106 <= 1'b0;
		else if  (clken == 1'b1)   dffe106 <= w_sum_node10w[151];
	// synopsys translate_off
	initial
		dffe107 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe107 <= 1'b0;
		else if  (clken == 1'b1)   dffe107 <= w_sum_node10w[173];
	// synopsys translate_off
	initial
		dffe108 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe108 <= 1'b0;
		else if  (clken == 1'b1)   dffe108 <= w_sum_node10w[19];
	// synopsys translate_off
	initial
		dffe109 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe109 <= 1'b0;
		else if  (clken == 1'b1)   dffe109 <= w_sum_node10w[195];
	// synopsys translate_off
	initial
		dffe11 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe11 <= 1'b0;
		else if  (clken == 1'b1)   dffe11 <= w_sum_node10w[5];
	// synopsys translate_off
	initial
		dffe110 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe110 <= 1'b0;
		else if  (clken == 1'b1)   dffe110 <= w_sum_node10w[86];
	// synopsys translate_off
	initial
		dffe111 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe111 <= 1'b0;
		else if  (clken == 1'b1)   dffe111 <= w_sum_node10w[64];
	// synopsys translate_off
	initial
		dffe112 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe112 <= 1'b0;
		else if  (clken == 1'b1)   dffe112 <= wire_sft270a_out[2];
	// synopsys translate_off
	initial
		dffe113 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe113 <= 1'b0;
		else if  (clken == 1'b1)   dffe113 <= w_sum_node10w[130];
	// synopsys translate_off
	initial
		dffe114 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe114 <= 1'b0;
		else if  (clken == 1'b1)   dffe114 <= w_sum_node10w[42];
	// synopsys translate_off
	initial
		dffe115 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe115 <= 1'b0;
		else if  (clken == 1'b1)   dffe115 <= w_sum_node10w[152];
	// synopsys translate_off
	initial
		dffe116 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe116 <= 1'b0;
		else if  (clken == 1'b1)   dffe116 <= w_sum_node10w[174];
	// synopsys translate_off
	initial
		dffe117 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe117 <= 1'b0;
		else if  (clken == 1'b1)   dffe117 <= w_sum_node10w[20];
	// synopsys translate_off
	initial
		dffe118 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe118 <= 1'b0;
		else if  (clken == 1'b1)   dffe118 <= w_sum_node10w[196];
	// synopsys translate_off
	initial
		dffe119 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe119 <= 1'b0;
		else if  (clken == 1'b1)   dffe119 <= w_sum_node10w[87];
	// synopsys translate_off
	initial
		dffe12 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe12 <= 1'b0;
		else if  (clken == 1'b1)   dffe12 <= w_sum_node10w[27];
	// synopsys translate_off
	initial
		dffe120 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe120 <= 1'b0;
		else if  (clken == 1'b1)   dffe120 <= w_sum_node10w[65];
	// synopsys translate_off
	initial
		dffe121 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe121 <= 1'b0;
		else if  (clken == 1'b1)   dffe121 <= wire_sft270a_out[3];
	// synopsys translate_off
	initial
		dffe122 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe122 <= 1'b0;
		else if  (clken == 1'b1)   dffe122 <= w_sum_node10w[131];
	// synopsys translate_off
	initial
		dffe123 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe123 <= 1'b0;
		else if  (clken == 1'b1)   dffe123 <= w_sum_node10w[43];
	// synopsys translate_off
	initial
		dffe124 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe124 <= 1'b0;
		else if  (clken == 1'b1)   dffe124 <= w_sum_node10w[153];
	// synopsys translate_off
	initial
		dffe125 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe125 <= 1'b0;
		else if  (clken == 1'b1)   dffe125 <= w_sum_node10w[175];
	// synopsys translate_off
	initial
		dffe126 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe126 <= 1'b0;
		else if  (clken == 1'b1)   dffe126 <= w_sum_node10w[21];
	// synopsys translate_off
	initial
		dffe127 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe127 <= 1'b0;
		else if  (clken == 1'b1)   dffe127 <= w_sum_node10w[197];
	// synopsys translate_off
	initial
		dffe128 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe128 <= 1'b0;
		else if  (clken == 1'b1)   dffe128 <= w_sum_node10w[88];
	// synopsys translate_off
	initial
		dffe129 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe129 <= 1'b0;
		else if  (clken == 1'b1)   dffe129 <= w_sum_node10w[66];
	// synopsys translate_off
	initial
		dffe13 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe13 <= 1'b0;
		else if  (clken == 1'b1)   dffe13 <= w_sum_node10w[49];
	// synopsys translate_off
	initial
		dffe130 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe130 <= 1'b0;
		else if  (clken == 1'b1)   dffe130 <= wire_sft270a_out[4];
	// synopsys translate_off
	initial
		dffe131 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe131 <= 1'b0;
		else if  (clken == 1'b1)   dffe131 <= w_sum_node10w[132];
	// synopsys translate_off
	initial
		dffe132 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe132 <= 1'b0;
		else if  (clken == 1'b1)   dffe132 <= w_sum_node10w[44];
	// synopsys translate_off
	initial
		dffe133 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe133 <= 1'b0;
		else if  (clken == 1'b1)   dffe133 <= w_sum_node10w[154];
	// synopsys translate_off
	initial
		dffe134 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe134 <= 1'b0;
		else if  (clken == 1'b1)   dffe134 <= w_sum_node10w[176];
	// synopsys translate_off
	initial
		dffe135 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe135 <= 1'b0;
		else if  (clken == 1'b1)   dffe135 <= w_sum_node10w[22];
	// synopsys translate_off
	initial
		dffe136 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe136 <= 1'b0;
		else if  (clken == 1'b1)   dffe136 <= w_sum_node10w[198];
	// synopsys translate_off
	initial
		dffe137 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe137 <= 1'b0;
		else if  (clken == 1'b1)   dffe137 <= w_sum_node10w[89];
	// synopsys translate_off
	initial
		dffe138 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe138 <= 1'b0;
		else if  (clken == 1'b1)   dffe138 <= w_sum_node10w[67];
	// synopsys translate_off
	initial
		dffe139 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe139 <= 1'b0;
		else if  (clken == 1'b1)   dffe139 <= wire_sft270a_out[5];
	// synopsys translate_off
	initial
		dffe14 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe14 <= 1'b0;
		else if  (clken == 1'b1)   dffe14 <= w_sum_node10w[6];
	// synopsys translate_off
	initial
		dffe140 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe140 <= 1'b0;
		else if  (clken == 1'b1)   dffe140 <= w_sum_node10w[133];
	// synopsys translate_off
	initial
		dffe141 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe141 <= 1'b0;
		else if  (clken == 1'b1)   dffe141 <= w_sum_node10w[45];
	// synopsys translate_off
	initial
		dffe142 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe142 <= 1'b0;
		else if  (clken == 1'b1)   dffe142 <= w_sum_node10w[155];
	// synopsys translate_off
	initial
		dffe143 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe143 <= 1'b0;
		else if  (clken == 1'b1)   dffe143 <= w_sum_node10w[177];
	// synopsys translate_off
	initial
		dffe144 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe144 <= 1'b0;
		else if  (clken == 1'b1)   dffe144 <= (~ w_sum_node10w[23]);
	// synopsys translate_off
	initial
		dffe145 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe145 <= 1'b0;
		else if  (clken == 1'b1)   dffe145 <= w_sum_node10w[199];
	// synopsys translate_off
	initial
		dffe146 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe146 <= 1'b0;
		else if  (clken == 1'b1)   dffe146 <= w_sum_node10w[112];
	// synopsys translate_off
	initial
		dffe147 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe147 <= 1'b0;
		else if  (clken == 1'b1)   dffe147 <= w_sum_node10w[90];
	// synopsys translate_off
	initial
		dffe148 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe148 <= 1'b0;
		else if  (clken == 1'b1)   dffe148 <= wire_sft270a_out[6];
	// synopsys translate_off
	initial
		dffe149 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe149 <= 1'b0;
		else if  (clken == 1'b1)   dffe149 <= w_sum_node10w[156];
	// synopsys translate_off
	initial
		dffe15 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe15 <= 1'b0;
		else if  (clken == 1'b1)   dffe15 <= w_sum_node10w[28];
	// synopsys translate_off
	initial
		dffe150 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe150 <= 1'b0;
		else if  (clken == 1'b1)   dffe150 <= w_sum_node10w[68];
	// synopsys translate_off
	initial
		dffe151 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe151 <= 1'b0;
		else if  (clken == 1'b1)   dffe151 <= w_sum_node10w[178];
	// synopsys translate_off
	initial
		dffe152 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe152 <= 1'b0;
		else if  (clken == 1'b1)   dffe152 <= w_sum_node10w[200];
	// synopsys translate_off
	initial
		dffe153 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe153 <= 1'b0;
		else if  (clken == 1'b1)   dffe153 <= w_sum_node10w[46];
	// synopsys translate_off
	initial
		dffe154 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe154 <= 1'b0;
		else if  (clken == 1'b1)   dffe154 <= w_sum_node10w[222];
	// synopsys translate_off
	initial
		dffe155 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe155 <= 1'b0;
		else if  (clken == 1'b1)   dffe155 <= w_sum_node10w[135];
	// synopsys translate_off
	initial
		dffe156 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe156 <= 1'b0;
		else if  (clken == 1'b1)   dffe156 <= w_sum_node10w[91];
	// synopsys translate_off
	initial
		dffe157 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe157 <= 1'b0;
		else if  (clken == 1'b1)   dffe157 <= wire_sft270a_out[7];
	// synopsys translate_off
	initial
		dffe158 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe158 <= 1'b0;
		else if  (clken == 1'b1)   dffe158 <= w_sum_node10w[157];
	// synopsys translate_off
	initial
		dffe159 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe159 <= 1'b0;
		else if  (clken == 1'b1)   dffe159 <= w_sum_node10w[69];
	// synopsys translate_off
	initial
		dffe16 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe16 <= 1'b0;
		else if  (clken == 1'b1)   dffe16 <= w_sum_node10w[72];
	// synopsys translate_off
	initial
		dffe160 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe160 <= 1'b0;
		else if  (clken == 1'b1)   dffe160 <= w_sum_node10w[179];
	// synopsys translate_off
	initial
		dffe161 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe161 <= 1'b0;
		else if  (clken == 1'b1)   dffe161 <= w_sum_node10w[201];
	// synopsys translate_off
	initial
		dffe162 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe162 <= 1'b0;
		else if  (clken == 1'b1)   dffe162 <= (~ w_sum_node10w[47]);
	// synopsys translate_off
	initial
		dffe163 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe163 <= 1'b0;
		else if  (clken == 1'b1)   dffe163 <= w_sum_node10w[223];
	// synopsys translate_off
	initial
		dffe164 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe164 <= 1'b0;
		else if  (clken == 1'b1)   dffe164 <= w_sum_node10w[158];
	// synopsys translate_off
	initial
		dffe165 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe165 <= 1'b0;
		else if  (clken == 1'b1)   dffe165 <= w_sum_node10w[114];
	// synopsys translate_off
	initial
		dffe166 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe166 <= 1'b0;
		else if  (clken == 1'b1)   dffe166 <= wire_sft270a_out[8];
	// synopsys translate_off
	initial
		dffe167 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe167 <= 1'b0;
		else if  (clken == 1'b1)   dffe167 <= w_sum_node10w[180];
	// synopsys translate_off
	initial
		dffe168 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe168 <= 1'b0;
		else if  (clken == 1'b1)   dffe168 <= w_sum_node10w[92];
	// synopsys translate_off
	initial
		dffe169 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe169 <= 1'b0;
		else if  (clken == 1'b1)   dffe169 <= w_sum_node10w[202];
	// synopsys translate_off
	initial
		dffe17 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe17 <= 1'b0;
		else if  (clken == 1'b1)   dffe17 <= w_sum_node10w[50];
	// synopsys translate_off
	initial
		dffe170 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe170 <= 1'b0;
		else if  (clken == 1'b1)   dffe170 <= w_sum_node10w[224];
	// synopsys translate_off
	initial
		dffe171 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe171 <= 1'b0;
		else if  (clken == 1'b1)   dffe171 <= w_sum_node10w[70];
	// synopsys translate_off
	initial
		dffe172 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe172 <= 1'b0;
		else if  (clken == 1'b1)   dffe172 <= 1'b1;
	// synopsys translate_off
	initial
		dffe173 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe173 <= 1'b0;
		else if  (clken == 1'b1)   dffe173 <= w_sum_node10w[159];
	// synopsys translate_off
	initial
		dffe174 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe174 <= 1'b0;
		else if  (clken == 1'b1)   dffe174 <= w_sum_node10w[115];
	// synopsys translate_off
	initial
		dffe175 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe175 <= 1'b0;
		else if  (clken == 1'b1)   dffe175 <= wire_sft270a_out[9];
	// synopsys translate_off
	initial
		dffe176 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe176 <= 1'b0;
		else if  (clken == 1'b1)   dffe176 <= w_sum_node10w[181];
	// synopsys translate_off
	initial
		dffe177 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe177 <= 1'b0;
		else if  (clken == 1'b1)   dffe177 <= w_sum_node10w[93];
	// synopsys translate_off
	initial
		dffe178 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe178 <= 1'b0;
		else if  (clken == 1'b1)   dffe178 <= w_sum_node10w[203];
	// synopsys translate_off
	initial
		dffe179 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe179 <= 1'b0;
		else if  (clken == 1'b1)   dffe179 <= w_sum_node10w[225];
	// synopsys translate_off
	initial
		dffe18 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe18 <= 1'b0;
		else if  (clken == 1'b1)   dffe18 <= w_sum_node10w[7];
	// synopsys translate_off
	initial
		dffe180 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe180 <= 1'b0;
		else if  (clken == 1'b1)   dffe180 <= (~ w_sum_node10w[71]);
	// synopsys translate_off
	initial
		dffe181 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe181 <= 1'b0;
		else if  (clken == 1'b1)   dffe181 <= w_sum_node10w[137];
	// synopsys translate_off
	initial
		dffe182 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe182 <= 1'b0;
		else if  (clken == 1'b1)   dffe182 <= w_sum_node10w[160];
	// synopsys translate_off
	initial
		dffe183 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe183 <= 1'b0;
		else if  (clken == 1'b1)   dffe183 <= w_sum_node10w[138];
	// synopsys translate_off
	initial
		dffe184 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe184 <= 1'b0;
		else if  (clken == 1'b1)   dffe184 <= w_sum_node10w[182];
	// synopsys translate_off
	initial
		dffe185 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe185 <= 1'b0;
		else if  (clken == 1'b1)   dffe185 <= w_sum_node10w[204];
	// synopsys translate_off
	initial
		dffe186 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe186 <= 1'b0;
		else if  (clken == 1'b1)   dffe186 <= w_sum_node10w[116];
	// synopsys translate_off
	initial
		dffe187 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe187 <= 1'b0;
		else if  (clken == 1'b1)   dffe187 <= w_sum_node10w[226];
	// synopsys translate_off
	initial
		dffe188 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe188 <= 1'b0;
		else if  (clken == 1'b1)   dffe188 <= 1'b1;
	// synopsys translate_off
	initial
		dffe189 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe189 <= 1'b0;
		else if  (clken == 1'b1)   dffe189 <= w_sum_node10w[94];
	// synopsys translate_off
	initial
		dffe19 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe19 <= 1'b0;
		else if  (clken == 1'b1)   dffe19 <= w_sum_node10w[29];
	// synopsys translate_off
	initial
		dffe190 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe190 <= 1'b0;
		else if  (clken == 1'b1)   dffe190 <= w_sum_node10w[161];
	// synopsys translate_off
	initial
		dffe191 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe191 <= 1'b0;
		else if  (clken == 1'b1)   dffe191 <= w_sum_node10w[139];
	// synopsys translate_off
	initial
		dffe192 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe192 <= 1'b0;
		else if  (clken == 1'b1)   dffe192 <= w_sum_node10w[183];
	// synopsys translate_off
	initial
		dffe193 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe193 <= 1'b0;
		else if  (clken == 1'b1)   dffe193 <= w_sum_node10w[205];
	// synopsys translate_off
	initial
		dffe194 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe194 <= 1'b0;
		else if  (clken == 1'b1)   dffe194 <= w_sum_node10w[117];
	// synopsys translate_off
	initial
		dffe195 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe195 <= 1'b0;
		else if  (clken == 1'b1)   dffe195 <= w_sum_node10w[227];
	// synopsys translate_off
	initial
		dffe196 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe196 <= 1'b0;
		else if  (clken == 1'b1)   dffe196 <= (~ w_sum_node10w[95]);
	// synopsys translate_off
	initial
		dffe197 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe197 <= 1'b0;
		else if  (clken == 1'b1)   dffe197 <= w_sum_node10w[184];
	// synopsys translate_off
	initial
		dffe198 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe198 <= 1'b0;
		else if  (clken == 1'b1)   dffe198 <= w_sum_node10w[162];
	// synopsys translate_off
	initial
		dffe199 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe199 <= 1'b0;
		else if  (clken == 1'b1)   dffe199 <= w_sum_node10w[206];
	// synopsys translate_off
	initial
		dffe2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe2 <= 1'b0;
		else if  (clken == 1'b1)   dffe2 <= w_sum_node10w[0];
	// synopsys translate_off
	initial
		dffe20 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe20 <= 1'b0;
		else if  (clken == 1'b1)   dffe20 <= w_sum_node10w[73];
	// synopsys translate_off
	initial
		dffe200 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe200 <= 1'b0;
		else if  (clken == 1'b1)   dffe200 <= w_sum_node10w[228];
	// synopsys translate_off
	initial
		dffe201 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe201 <= 1'b0;
		else if  (clken == 1'b1)   dffe201 <= w_sum_node10w[140];
	// synopsys translate_off
	initial
		dffe202 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe202 <= 1'b0;
		else if  (clken == 1'b1)   dffe202 <= 1'b1;
	// synopsys translate_off
	initial
		dffe203 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe203 <= 1'b0;
		else if  (clken == 1'b1)   dffe203 <= w_sum_node10w[118];
	// synopsys translate_off
	initial
		dffe204 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe204 <= 1'b0;
		else if  (clken == 1'b1)   dffe204 <= w_sum_node10w[185];
	// synopsys translate_off
	initial
		dffe205 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe205 <= 1'b0;
		else if  (clken == 1'b1)   dffe205 <= w_sum_node10w[163];
	// synopsys translate_off
	initial
		dffe206 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe206 <= 1'b0;
		else if  (clken == 1'b1)   dffe206 <= w_sum_node10w[207];
	// synopsys translate_off
	initial
		dffe207 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe207 <= 1'b0;
		else if  (clken == 1'b1)   dffe207 <= w_sum_node10w[229];
	// synopsys translate_off
	initial
		dffe208 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe208 <= 1'b0;
		else if  (clken == 1'b1)   dffe208 <= w_sum_node10w[141];
	// synopsys translate_off
	initial
		dffe209 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe209 <= 1'b0;
		else if  (clken == 1'b1)   dffe209 <= (~ w_sum_node10w[119]);
	// synopsys translate_off
	initial
		dffe21 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe21 <= 1'b0;
		else if  (clken == 1'b1)   dffe21 <= w_sum_node10w[51];
	// synopsys translate_off
	initial
		dffe210 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe210 <= 1'b0;
		else if  (clken == 1'b1)   dffe210 <= w_sum_node10w[142];
	// synopsys translate_off
	initial
		dffe211 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe211 <= 1'b0;
		else if  (clken == 1'b1)   dffe211 <= w_sum_node10w[208];
	// synopsys translate_off
	initial
		dffe212 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe212 <= 1'b0;
		else if  (clken == 1'b1)   dffe212 <= w_sum_node10w[186];
	// synopsys translate_off
	initial
		dffe213 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe213 <= 1'b0;
		else if  (clken == 1'b1)   dffe213 <= w_sum_node10w[230];
	// synopsys translate_off
	initial
		dffe214 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe214 <= 1'b0;
		else if  (clken == 1'b1)   dffe214 <= 1'b1;
	// synopsys translate_off
	initial
		dffe215 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe215 <= 1'b0;
		else if  (clken == 1'b1)   dffe215 <= w_sum_node10w[164];
	// synopsys translate_off
	initial
		dffe216 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe216 <= 1'b0;
		else if  (clken == 1'b1)   dffe216 <= w_sum_node10w[165];
	// synopsys translate_off
	initial
		dffe217 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe217 <= 1'b0;
		else if  (clken == 1'b1)   dffe217 <= w_sum_node10w[209];
	// synopsys translate_off
	initial
		dffe218 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe218 <= 1'b0;
		else if  (clken == 1'b1)   dffe218 <= w_sum_node10w[187];
	// synopsys translate_off
	initial
		dffe219 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe219 <= 1'b0;
		else if  (clken == 1'b1)   dffe219 <= w_sum_node10w[231];
	// synopsys translate_off
	initial
		dffe22 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe22 <= 1'b0;
		else if  (clken == 1'b1)   dffe22 <= w_sum_node10w[8];
	// synopsys translate_off
	initial
		dffe220 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe220 <= 1'b0;
		else if  (clken == 1'b1)   dffe220 <= (~ w_sum_node10w[143]);
	// synopsys translate_off
	initial
		dffe221 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe221 <= 1'b0;
		else if  (clken == 1'b1)   dffe221 <= w_sum_node10w[188];
	// synopsys translate_off
	initial
		dffe222 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe222 <= 1'b0;
		else if  (clken == 1'b1)   dffe222 <= w_sum_node10w[232];
	// synopsys translate_off
	initial
		dffe223 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe223 <= 1'b0;
		else if  (clken == 1'b1)   dffe223 <= w_sum_node10w[210];
	// synopsys translate_off
	initial
		dffe224 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe224 <= 1'b0;
		else if  (clken == 1'b1)   dffe224 <= 1'b1;
	// synopsys translate_off
	initial
		dffe225 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe225 <= 1'b0;
		else if  (clken == 1'b1)   dffe225 <= w_sum_node10w[166];
	// synopsys translate_off
	initial
		dffe226 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe226 <= 1'b0;
		else if  (clken == 1'b1)   dffe226 <= w_sum_node10w[189];
	// synopsys translate_off
	initial
		dffe227 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe227 <= 1'b0;
		else if  (clken == 1'b1)   dffe227 <= w_sum_node10w[233];
	// synopsys translate_off
	initial
		dffe228 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe228 <= 1'b0;
		else if  (clken == 1'b1)   dffe228 <= w_sum_node10w[211];
	// synopsys translate_off
	initial
		dffe229 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe229 <= 1'b0;
		else if  (clken == 1'b1)   dffe229 <= (~ w_sum_node10w[167]);
	// synopsys translate_off
	initial
		dffe23 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe23 <= 1'b0;
		else if  (clken == 1'b1)   dffe23 <= w_sum_node10w[30];
	// synopsys translate_off
	initial
		dffe230 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe230 <= 1'b0;
		else if  (clken == 1'b1)   dffe230 <= w_sum_node10w[190];
	// synopsys translate_off
	initial
		dffe231 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe231 <= 1'b0;
		else if  (clken == 1'b1)   dffe231 <= w_sum_node10w[212];
	// synopsys translate_off
	initial
		dffe232 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe232 <= 1'b0;
		else if  (clken == 1'b1)   dffe232 <= 1'b1;
	// synopsys translate_off
	initial
		dffe233 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe233 <= 1'b0;
		else if  (clken == 1'b1)   dffe233 <= w_sum_node10w[234];
	// synopsys translate_off
	initial
		dffe234 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe234 <= 1'b0;
		else if  (clken == 1'b1)   dffe234 <= w_sum_node10w[235];
	// synopsys translate_off
	initial
		dffe235 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe235 <= 1'b0;
		else if  (clken == 1'b1)   dffe235 <= w_sum_node10w[213];
	// synopsys translate_off
	initial
		dffe236 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe236 <= 1'b0;
		else if  (clken == 1'b1)   dffe236 <= (~ w_sum_node10w[191]);
	// synopsys translate_off
	initial
		dffe237 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe237 <= 1'b0;
		else if  (clken == 1'b1)   dffe237 <= 1'b1;
	// synopsys translate_off
	initial
		dffe238 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe238 <= 1'b0;
		else if  (clken == 1'b1)   dffe238 <= w_sum_node10w[236];
	// synopsys translate_off
	initial
		dffe239 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe239 <= 1'b0;
		else if  (clken == 1'b1)   dffe239 <= w_sum_node10w[214];
	// synopsys translate_off
	initial
		dffe24 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe24 <= 1'b0;
		else if  (clken == 1'b1)   dffe24 <= w_sum_node10w[74];
	// synopsys translate_off
	initial
		dffe240 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe240 <= 1'b0;
		else if  (clken == 1'b1)   dffe240 <= (~ w_sum_node10w[215]);
	// synopsys translate_off
	initial
		dffe241 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe241 <= 1'b0;
		else if  (clken == 1'b1)   dffe241 <= w_sum_node10w[237];
	// synopsys translate_off
	initial
		dffe242 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe242 <= 1'b0;
		else if  (clken == 1'b1)   dffe242 <= w_sum_node10w[238];
	// synopsys translate_off
	initial
		dffe243 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe243 <= 1'b0;
		else if  (clken == 1'b1)   dffe243 <= 1'b1;
	// synopsys translate_off
	initial
		dffe244 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe244 <= 1'b0;
		else if  (clken == 1'b1)   dffe244 <= (~ w_sum_node10w[239]);
	// synopsys translate_off
	initial
		dffe245 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe245 <= 1'b0;
		else if  (clken == 1'b1)   dffe245 <= 1'b1;
	// synopsys translate_off
	initial
		dffe25 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe25 <= 1'b0;
		else if  (clken == 1'b1)   dffe25 <= w_sum_node10w[52];
	// synopsys translate_off
	initial
		dffe26 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe26 <= 1'b0;
		else if  (clken == 1'b1)   dffe26 <= w_sum_node10w[96];
	// synopsys translate_off
	initial
		dffe27 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe27 <= 1'b0;
		else if  (clken == 1'b1)   dffe27 <= w_sum_node10w[9];
	// synopsys translate_off
	initial
		dffe28 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe28 <= 1'b0;
		else if  (clken == 1'b1)   dffe28 <= w_sum_node10w[31];
	// synopsys translate_off
	initial
		dffe29 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe29 <= 1'b0;
		else if  (clken == 1'b1)   dffe29 <= w_sum_node10w[75];
	// synopsys translate_off
	initial
		dffe3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe3 <= 1'b0;
		else if  (clken == 1'b1)   dffe3 <= w_sum_node10w[1];
	// synopsys translate_off
	initial
		dffe30 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe30 <= 1'b0;
		else if  (clken == 1'b1)   dffe30 <= w_sum_node10w[53];
	// synopsys translate_off
	initial
		dffe31 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe31 <= 1'b0;
		else if  (clken == 1'b1)   dffe31 <= w_sum_node10w[97];
	// synopsys translate_off
	initial
		dffe32 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe32 <= 1'b0;
		else if  (clken == 1'b1)   dffe32 <= w_sum_node10w[10];
	// synopsys translate_off
	initial
		dffe33 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe33 <= 1'b0;
		else if  (clken == 1'b1)   dffe33 <= w_sum_node10w[76];
	// synopsys translate_off
	initial
		dffe34 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe34 <= 1'b0;
		else if  (clken == 1'b1)   dffe34 <= w_sum_node10w[54];
	// synopsys translate_off
	initial
		dffe35 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe35 <= 1'b0;
		else if  (clken == 1'b1)   dffe35 <= w_sum_node10w[98];
	// synopsys translate_off
	initial
		dffe36 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe36 <= 1'b0;
		else if  (clken == 1'b1)   dffe36 <= w_sum_node10w[120];
	// synopsys translate_off
	initial
		dffe37 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe37 <= 1'b0;
		else if  (clken == 1'b1)   dffe37 <= w_sum_node10w[32];
	// synopsys translate_off
	initial
		dffe38 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe38 <= 1'b0;
		else if  (clken == 1'b1)   dffe38 <= w_sum_node10w[11];
	// synopsys translate_off
	initial
		dffe39 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe39 <= 1'b0;
		else if  (clken == 1'b1)   dffe39 <= w_sum_node10w[77];
	// synopsys translate_off
	initial
		dffe4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe4 <= 1'b0;
		else if  (clken == 1'b1)   dffe4 <= w_sum_node10w[2];
	// synopsys translate_off
	initial
		dffe40 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe40 <= 1'b0;
		else if  (clken == 1'b1)   dffe40 <= w_sum_node10w[55];
	// synopsys translate_off
	initial
		dffe41 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe41 <= 1'b0;
		else if  (clken == 1'b1)   dffe41 <= w_sum_node10w[99];
	// synopsys translate_off
	initial
		dffe42 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe42 <= 1'b0;
		else if  (clken == 1'b1)   dffe42 <= w_sum_node10w[121];
	// synopsys translate_off
	initial
		dffe43 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe43 <= 1'b0;
		else if  (clken == 1'b1)   dffe43 <= w_sum_node10w[33];
	// synopsys translate_off
	initial
		dffe44 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe44 <= 1'b0;
		else if  (clken == 1'b1)   dffe44 <= w_sum_node10w[12];
	// synopsys translate_off
	initial
		dffe45 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe45 <= 1'b0;
		else if  (clken == 1'b1)   dffe45 <= w_sum_node10w[78];
	// synopsys translate_off
	initial
		dffe46 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe46 <= 1'b0;
		else if  (clken == 1'b1)   dffe46 <= w_sum_node10w[56];
	// synopsys translate_off
	initial
		dffe47 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe47 <= 1'b0;
		else if  (clken == 1'b1)   dffe47 <= w_sum_node10w[100];
	// synopsys translate_off
	initial
		dffe48 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe48 <= 1'b0;
		else if  (clken == 1'b1)   dffe48 <= w_sum_node10w[122];
	// synopsys translate_off
	initial
		dffe49 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe49 <= 1'b0;
		else if  (clken == 1'b1)   dffe49 <= w_sum_node10w[34];
	// synopsys translate_off
	initial
		dffe5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe5 <= 1'b0;
		else if  (clken == 1'b1)   dffe5 <= w_sum_node10w[24];
	// synopsys translate_off
	initial
		dffe50 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe50 <= 1'b0;
		else if  (clken == 1'b1)   dffe50 <= w_sum_node10w[144];
	// synopsys translate_off
	initial
		dffe51 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe51 <= 1'b0;
		else if  (clken == 1'b1)   dffe51 <= w_sum_node10w[13];
	// synopsys translate_off
	initial
		dffe52 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe52 <= 1'b0;
		else if  (clken == 1'b1)   dffe52 <= w_sum_node10w[79];
	// synopsys translate_off
	initial
		dffe53 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe53 <= 1'b0;
		else if  (clken == 1'b1)   dffe53 <= w_sum_node10w[57];
	// synopsys translate_off
	initial
		dffe54 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe54 <= 1'b0;
		else if  (clken == 1'b1)   dffe54 <= w_sum_node10w[101];
	// synopsys translate_off
	initial
		dffe55 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe55 <= 1'b0;
		else if  (clken == 1'b1)   dffe55 <= w_sum_node10w[123];
	// synopsys translate_off
	initial
		dffe56 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe56 <= 1'b0;
		else if  (clken == 1'b1)   dffe56 <= w_sum_node10w[35];
	// synopsys translate_off
	initial
		dffe57 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe57 <= 1'b0;
		else if  (clken == 1'b1)   dffe57 <= w_sum_node10w[145];
	// synopsys translate_off
	initial
		dffe58 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe58 <= 1'b0;
		else if  (clken == 1'b1)   dffe58 <= w_sum_node10w[80];
	// synopsys translate_off
	initial
		dffe59 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe59 <= 1'b0;
		else if  (clken == 1'b1)   dffe59 <= w_sum_node10w[58];
	// synopsys translate_off
	initial
		dffe6 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe6 <= 1'b0;
		else if  (clken == 1'b1)   dffe6 <= w_sum_node10w[3];
	// synopsys translate_off
	initial
		dffe60 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe60 <= 1'b0;
		else if  (clken == 1'b1)   dffe60 <= w_sum_node10w[102];
	// synopsys translate_off
	initial
		dffe61 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe61 <= 1'b0;
		else if  (clken == 1'b1)   dffe61 <= w_sum_node10w[124];
	// synopsys translate_off
	initial
		dffe62 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe62 <= 1'b0;
		else if  (clken == 1'b1)   dffe62 <= w_sum_node10w[36];
	// synopsys translate_off
	initial
		dffe63 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe63 <= 1'b0;
		else if  (clken == 1'b1)   dffe63 <= w_sum_node10w[146];
	// synopsys translate_off
	initial
		dffe64 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe64 <= 1'b0;
		else if  (clken == 1'b1)   dffe64 <= w_sum_node10w[168];
	// synopsys translate_off
	initial
		dffe65 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe65 <= 1'b0;
		else if  (clken == 1'b1)   dffe65 <= w_sum_node10w[14];
	// synopsys translate_off
	initial
		dffe66 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe66 <= 1'b0;
		else if  (clken == 1'b1)   dffe66 <= w_sum_node10w[81];
	// synopsys translate_off
	initial
		dffe67 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe67 <= 1'b0;
		else if  (clken == 1'b1)   dffe67 <= w_sum_node10w[59];
	// synopsys translate_off
	initial
		dffe68 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe68 <= 1'b0;
		else if  (clken == 1'b1)   dffe68 <= w_sum_node10w[103];
	// synopsys translate_off
	initial
		dffe69 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe69 <= 1'b0;
		else if  (clken == 1'b1)   dffe69 <= w_sum_node10w[125];
	// synopsys translate_off
	initial
		dffe7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe7 <= 1'b0;
		else if  (clken == 1'b1)   dffe7 <= w_sum_node10w[25];
	// synopsys translate_off
	initial
		dffe70 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe70 <= 1'b0;
		else if  (clken == 1'b1)   dffe70 <= w_sum_node10w[37];
	// synopsys translate_off
	initial
		dffe71 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe71 <= 1'b0;
		else if  (clken == 1'b1)   dffe71 <= w_sum_node10w[147];
	// synopsys translate_off
	initial
		dffe72 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe72 <= 1'b0;
		else if  (clken == 1'b1)   dffe72 <= w_sum_node10w[169];
	// synopsys translate_off
	initial
		dffe73 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe73 <= 1'b0;
		else if  (clken == 1'b1)   dffe73 <= w_sum_node10w[15];
	// synopsys translate_off
	initial
		dffe74 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe74 <= 1'b0;
		else if  (clken == 1'b1)   dffe74 <= w_sum_node10w[82];
	// synopsys translate_off
	initial
		dffe75 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe75 <= 1'b0;
		else if  (clken == 1'b1)   dffe75 <= w_sum_node10w[60];
	// synopsys translate_off
	initial
		dffe76 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe76 <= 1'b0;
		else if  (clken == 1'b1)   dffe76 <= w_sum_node10w[104];
	// synopsys translate_off
	initial
		dffe77 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe77 <= 1'b0;
		else if  (clken == 1'b1)   dffe77 <= w_sum_node10w[126];
	// synopsys translate_off
	initial
		dffe78 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe78 <= 1'b0;
		else if  (clken == 1'b1)   dffe78 <= w_sum_node10w[38];
	// synopsys translate_off
	initial
		dffe79 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe79 <= 1'b0;
		else if  (clken == 1'b1)   dffe79 <= w_sum_node10w[148];
	// synopsys translate_off
	initial
		dffe8 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe8 <= 1'b0;
		else if  (clken == 1'b1)   dffe8 <= w_sum_node10w[4];
	// synopsys translate_off
	initial
		dffe80 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe80 <= 1'b0;
		else if  (clken == 1'b1)   dffe80 <= w_sum_node10w[170];
	// synopsys translate_off
	initial
		dffe81 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe81 <= 1'b0;
		else if  (clken == 1'b1)   dffe81 <= w_sum_node10w[16];
	// synopsys translate_off
	initial
		dffe82 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe82 <= 1'b0;
		else if  (clken == 1'b1)   dffe82 <= w_sum_node10w[192];
	// synopsys translate_off
	initial
		dffe83 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe83 <= 1'b0;
		else if  (clken == 1'b1)   dffe83 <= w_sum_node10w[83];
	// synopsys translate_off
	initial
		dffe84 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe84 <= 1'b0;
		else if  (clken == 1'b1)   dffe84 <= w_sum_node10w[61];
	// synopsys translate_off
	initial
		dffe85 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe85 <= 1'b0;
		else if  (clken == 1'b1)   dffe85 <= w_sum_node10w[105];
	// synopsys translate_off
	initial
		dffe86 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe86 <= 1'b0;
		else if  (clken == 1'b1)   dffe86 <= w_sum_node10w[127];
	// synopsys translate_off
	initial
		dffe87 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe87 <= 1'b0;
		else if  (clken == 1'b1)   dffe87 <= w_sum_node10w[39];
	// synopsys translate_off
	initial
		dffe88 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe88 <= 1'b0;
		else if  (clken == 1'b1)   dffe88 <= w_sum_node10w[149];
	// synopsys translate_off
	initial
		dffe89 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe89 <= 1'b0;
		else if  (clken == 1'b1)   dffe89 <= w_sum_node10w[171];
	// synopsys translate_off
	initial
		dffe9 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe9 <= 1'b0;
		else if  (clken == 1'b1)   dffe9 <= w_sum_node10w[26];
	// synopsys translate_off
	initial
		dffe90 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe90 <= 1'b0;
		else if  (clken == 1'b1)   dffe90 <= w_sum_node10w[17];
	// synopsys translate_off
	initial
		dffe91 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe91 <= 1'b0;
		else if  (clken == 1'b1)   dffe91 <= w_sum_node10w[193];
	// synopsys translate_off
	initial
		dffe92 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe92 <= 1'b0;
		else if  (clken == 1'b1)   dffe92 <= w_sum_node10w[84];
	// synopsys translate_off
	initial
		dffe93 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe93 <= 1'b0;
		else if  (clken == 1'b1)   dffe93 <= w_sum_node10w[62];
	// synopsys translate_off
	initial
		dffe94 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe94 <= 1'b0;
		else if  (clken == 1'b1)   dffe94 <= wire_sft270a_out[0];
	// synopsys translate_off
	initial
		dffe95 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe95 <= 1'b0;
		else if  (clken == 1'b1)   dffe95 <= w_sum_node10w[128];
	// synopsys translate_off
	initial
		dffe96 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe96 <= 1'b0;
		else if  (clken == 1'b1)   dffe96 <= w_sum_node10w[40];
	// synopsys translate_off
	initial
		dffe97 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe97 <= 1'b0;
		else if  (clken == 1'b1)   dffe97 <= w_sum_node10w[150];
	// synopsys translate_off
	initial
		dffe98 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe98 <= 1'b0;
		else if  (clken == 1'b1)   dffe98 <= w_sum_node10w[172];
	// synopsys translate_off
	initial
		dffe99 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe99 <= 1'b0;
		else if  (clken == 1'b1)   dffe99 <= w_sum_node10w[18];
	assign
		wire_sum_adder1aa_0result = wire_sum_adder1aa_0dataa + wire_sum_adder1aa_0datab;
	assign
		wire_sum_adder1aa_0dataa = {w_decoder_node9w[43], w_decoder_node9w[43:22]},
		wire_sum_adder1aa_0datab = {{2{w_decoder_node9w[21]}}, w_decoder_node9w[21:1]};
	assign
		wire_sum_adder1aa_1result = wire_sum_adder1aa_1dataa + wire_sum_adder1aa_1datab;
	assign
		wire_sum_adder1aa_1dataa = {w_decoder_node9w[87], w_decoder_node9w[87:66]},
		wire_sum_adder1aa_1datab = {{2{w_decoder_node9w[65]}}, w_decoder_node9w[65:45]};
	assign
		wire_sum_adder1aa_2result = wire_sum_adder1aa_2dataa + wire_sum_adder1aa_2datab;
	assign
		wire_sum_adder1aa_2dataa = {w_decoder_node9w[131], w_decoder_node9w[131:110]},
		wire_sum_adder1aa_2datab = {{2{w_decoder_node9w[109]}}, w_decoder_node9w[109:89]};
	assign
		wire_sum_adder1aa_3result = wire_sum_adder1aa_3dataa + wire_sum_adder1aa_3datab;
	assign
		wire_sum_adder1aa_3dataa = {w_decoder_node9w[175], w_decoder_node9w[175:154]},
		wire_sum_adder1aa_3datab = {{2{w_decoder_node9w[153]}}, w_decoder_node9w[153:133]};
	assign
		wire_sum_adder1aa_4result = wire_sum_adder1aa_4dataa + wire_sum_adder1aa_4datab;
	assign
		wire_sum_adder1aa_4dataa = {w_decoder_node9w[219], w_decoder_node9w[219:198]},
		wire_sum_adder1aa_4datab = {{2{w_decoder_node9w[197]}}, w_decoder_node9w[197:177]};
	assign
		wire_sum_adder1aa_5result = wire_sum_adder1aa_5dataa + wire_sum_adder1aa_5datab;
	assign
		wire_sum_adder1aa_5dataa = {w_decoder_node9w[263], w_decoder_node9w[263:242]},
		wire_sum_adder1aa_5datab = {{2{w_decoder_node9w[241]}}, w_decoder_node9w[241:221]};
	assign
		wire_sum_adder1aa_6result = wire_sum_adder1aa_6dataa + wire_sum_adder1aa_6datab;
	assign
		wire_sum_adder1aa_6dataa = {w_decoder_node9w[307], w_decoder_node9w[307:286]},
		wire_sum_adder1aa_6datab = {{2{w_decoder_node9w[285]}}, w_decoder_node9w[285:265]};
	assign
		wire_sum_adder1aa_7result = wire_sum_adder1aa_7dataa + wire_sum_adder1aa_7datab;
	assign
		wire_sum_adder1aa_7dataa = {w_decoder_node9w[351], w_decoder_node9w[351:330]},
		wire_sum_adder1aa_7datab = {{2{w_decoder_node9w[329]}}, w_decoder_node9w[329:309]};
	assign
		wire_sum_adder1aa_8result = wire_sum_adder1aa_8dataa + wire_sum_adder1aa_8datab;
	assign
		wire_sum_adder1aa_8dataa = {w_decoder_node9w[395], w_decoder_node9w[395:374]},
		wire_sum_adder1aa_8datab = {{2{w_decoder_node9w[373]}}, w_decoder_node9w[373:353]};
	assign
		wire_sum_adder1aa_9result_int = {wire_sum_adder1aa_9dataa, wire_sum_adder1aa_9cin} + {wire_sum_adder1aa_9datab, wire_sum_adder1aa_9cin};
	assign
		wire_sum_adder1aa_9result = wire_sum_adder1aa_9result_int[23:1];
	assign
		wire_sum_adder1aa_9cin = 1'b1,
		wire_sum_adder1aa_9dataa = {(~ w_decoder_node9w[439]), (~ w_decoder_node9w[439:418])},
		wire_sum_adder1aa_9datab = {{2{w_decoder_node9w[417]}}, w_decoder_node9w[417:397]};
	soft   sft247a_0
	( 
	.in(wire_sft247a_in[0:0]),
	.out(wire_sft247a_out[0:0]));
	soft   sft247a_1
	( 
	.in(wire_sft247a_in[1:1]),
	.out(wire_sft247a_out[1:1]));
	soft   sft247a_2
	( 
	.in(wire_sft247a_in[2:2]),
	.out(wire_sft247a_out[2:2]));
	soft   sft247a_3
	( 
	.in(wire_sft247a_in[3:3]),
	.out(wire_sft247a_out[3:3]));
	soft   sft247a_4
	( 
	.in(wire_sft247a_in[4:4]),
	.out(wire_sft247a_out[4:4]));
	soft   sft247a_5
	( 
	.in(wire_sft247a_in[5:5]),
	.out(wire_sft247a_out[5:5]));
	soft   sft247a_6
	( 
	.in(wire_sft247a_in[6:6]),
	.out(wire_sft247a_out[6:6]));
	soft   sft247a_7
	( 
	.in(wire_sft247a_in[7:7]),
	.out(wire_sft247a_out[7:7]));
	soft   sft247a_8
	( 
	.in(wire_sft247a_in[8:8]),
	.out(wire_sft247a_out[8:8]));
	soft   sft247a_9
	( 
	.in(wire_sft247a_in[9:9]),
	.out(wire_sft247a_out[9:9]));
	soft   sft247a_10
	( 
	.in(wire_sft247a_in[10:10]),
	.out(wire_sft247a_out[10:10]));
	soft   sft247a_11
	( 
	.in(wire_sft247a_in[11:11]),
	.out(wire_sft247a_out[11:11]));
	soft   sft247a_12
	( 
	.in(wire_sft247a_in[12:12]),
	.out(wire_sft247a_out[12:12]));
	soft   sft247a_13
	( 
	.in(wire_sft247a_in[13:13]),
	.out(wire_sft247a_out[13:13]));
	soft   sft247a_14
	( 
	.in(wire_sft247a_in[14:14]),
	.out(wire_sft247a_out[14:14]));
	soft   sft247a_15
	( 
	.in(wire_sft247a_in[15:15]),
	.out(wire_sft247a_out[15:15]));
	soft   sft247a_16
	( 
	.in(wire_sft247a_in[16:16]),
	.out(wire_sft247a_out[16:16]));
	soft   sft247a_17
	( 
	.in(wire_sft247a_in[17:17]),
	.out(wire_sft247a_out[17:17]));
	soft   sft247a_18
	( 
	.in(wire_sft247a_in[18:18]),
	.out(wire_sft247a_out[18:18]));
	soft   sft247a_19
	( 
	.in(wire_sft247a_in[19:19]),
	.out(wire_sft247a_out[19:19]));
	soft   sft247a_20
	( 
	.in(wire_sft247a_in[20:20]),
	.out(wire_sft247a_out[20:20]));
	soft   sft247a_21
	( 
	.in(wire_sft247a_in[21:21]),
	.out(wire_sft247a_out[21:21]));
	soft   sft247a_22
	( 
	.in(wire_sft247a_in[22:22]),
	.out(wire_sft247a_out[22:22]));
	soft   sft247a_23
	( 
	.in(wire_sft247a_in[23:23]),
	.out(wire_sft247a_out[23:23]));
	soft   sft247a_24
	( 
	.in(wire_sft247a_in[24:24]),
	.out(wire_sft247a_out[24:24]));
	soft   sft247a_25
	( 
	.in(wire_sft247a_in[25:25]),
	.out(wire_sft247a_out[25:25]));
	soft   sft247a_26
	( 
	.in(wire_sft247a_in[26:26]),
	.out(wire_sft247a_out[26:26]));
	soft   sft247a_27
	( 
	.in(wire_sft247a_in[27:27]),
	.out(wire_sft247a_out[27:27]));
	soft   sft247a_28
	( 
	.in(wire_sft247a_in[28:28]),
	.out(wire_sft247a_out[28:28]));
	soft   sft247a_29
	( 
	.in(wire_sft247a_in[29:29]),
	.out(wire_sft247a_out[29:29]));
	soft   sft247a_30
	( 
	.in(wire_sft247a_in[30:30]),
	.out(wire_sft247a_out[30:30]));
	soft   sft247a_31
	( 
	.in(wire_sft247a_in[31:31]),
	.out(wire_sft247a_out[31:31]));
	soft   sft247a_32
	( 
	.in(wire_sft247a_in[32:32]),
	.out(wire_sft247a_out[32:32]));
	soft   sft247a_33
	( 
	.in(wire_sft247a_in[33:33]),
	.out(wire_sft247a_out[33:33]));
	soft   sft247a_34
	( 
	.in(wire_sft247a_in[34:34]),
	.out(wire_sft247a_out[34:34]));
	soft   sft247a_35
	( 
	.in(wire_sft247a_in[35:35]),
	.out(wire_sft247a_out[35:35]));
	soft   sft247a_36
	( 
	.in(wire_sft247a_in[36:36]),
	.out(wire_sft247a_out[36:36]));
	soft   sft247a_37
	( 
	.in(wire_sft247a_in[37:37]),
	.out(wire_sft247a_out[37:37]));
	soft   sft247a_38
	( 
	.in(wire_sft247a_in[38:38]),
	.out(wire_sft247a_out[38:38]));
	soft   sft247a_39
	( 
	.in(wire_sft247a_in[39:39]),
	.out(wire_sft247a_out[39:39]));
	soft   sft247a_40
	( 
	.in(wire_sft247a_in[40:40]),
	.out(wire_sft247a_out[40:40]));
	assign
		wire_sft247a_in = {dffe245, {dffe244, {dffe242, {dffe240, {dffe237, {dffe234, {dffe230, {dffe226, {dffe221, {dffe216, {dffe210, {wire_sft255a_out[25], {wire_sft255a_out[24], {wire_sft255a_out[23], {wire_sft255a_out[22], {wire_sft255a_out[21], {wire_sft255a_out[20], {wire_sft255a_out[19], {wire_sft255a_out[18], {wire_sft255a_out[17], {wire_sft255a_out[16], {wire_sft255a_out[15], {wire_sft255a_out[14], {wire_sft255a_out[13], {wire_sft255a_out[12], {wire_sft255a_out[11], {wire_sft255a_out[10], {wire_sft255a_out[9], {wire_sft255a_out[8], {dffe51, {dffe44, {dffe38, {dffe32, {dffe27, {dffe22, {dffe18, {dffe14, {dffe11, {dffe8, {dffe6, dffe4}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft248a_0
	( 
	.in(wire_sft248a_in[0:0]),
	.out(wire_sft248a_out[0:0]));
	soft   sft248a_1
	( 
	.in(wire_sft248a_in[1:1]),
	.out(wire_sft248a_out[1:1]));
	soft   sft248a_2
	( 
	.in(wire_sft248a_in[2:2]),
	.out(wire_sft248a_out[2:2]));
	soft   sft248a_3
	( 
	.in(wire_sft248a_in[3:3]),
	.out(wire_sft248a_out[3:3]));
	soft   sft248a_4
	( 
	.in(wire_sft248a_in[4:4]),
	.out(wire_sft248a_out[4:4]));
	soft   sft248a_5
	( 
	.in(wire_sft248a_in[5:5]),
	.out(wire_sft248a_out[5:5]));
	soft   sft248a_6
	( 
	.in(wire_sft248a_in[6:6]),
	.out(wire_sft248a_out[6:6]));
	soft   sft248a_7
	( 
	.in(wire_sft248a_in[7:7]),
	.out(wire_sft248a_out[7:7]));
	soft   sft248a_8
	( 
	.in(wire_sft248a_in[8:8]),
	.out(wire_sft248a_out[8:8]));
	soft   sft248a_9
	( 
	.in(wire_sft248a_in[9:9]),
	.out(wire_sft248a_out[9:9]));
	soft   sft248a_10
	( 
	.in(wire_sft248a_in[10:10]),
	.out(wire_sft248a_out[10:10]));
	soft   sft248a_11
	( 
	.in(wire_sft248a_in[11:11]),
	.out(wire_sft248a_out[11:11]));
	soft   sft248a_12
	( 
	.in(wire_sft248a_in[12:12]),
	.out(wire_sft248a_out[12:12]));
	soft   sft248a_13
	( 
	.in(wire_sft248a_in[13:13]),
	.out(wire_sft248a_out[13:13]));
	soft   sft248a_14
	( 
	.in(wire_sft248a_in[14:14]),
	.out(wire_sft248a_out[14:14]));
	soft   sft248a_15
	( 
	.in(wire_sft248a_in[15:15]),
	.out(wire_sft248a_out[15:15]));
	soft   sft248a_16
	( 
	.in(wire_sft248a_in[16:16]),
	.out(wire_sft248a_out[16:16]));
	soft   sft248a_17
	( 
	.in(wire_sft248a_in[17:17]),
	.out(wire_sft248a_out[17:17]));
	soft   sft248a_18
	( 
	.in(wire_sft248a_in[18:18]),
	.out(wire_sft248a_out[18:18]));
	soft   sft248a_19
	( 
	.in(wire_sft248a_in[19:19]),
	.out(wire_sft248a_out[19:19]));
	soft   sft248a_20
	( 
	.in(wire_sft248a_in[20:20]),
	.out(wire_sft248a_out[20:20]));
	soft   sft248a_21
	( 
	.in(wire_sft248a_in[21:21]),
	.out(wire_sft248a_out[21:21]));
	soft   sft248a_22
	( 
	.in(wire_sft248a_in[22:22]),
	.out(wire_sft248a_out[22:22]));
	soft   sft248a_23
	( 
	.in(wire_sft248a_in[23:23]),
	.out(wire_sft248a_out[23:23]));
	soft   sft248a_24
	( 
	.in(wire_sft248a_in[24:24]),
	.out(wire_sft248a_out[24:24]));
	soft   sft248a_25
	( 
	.in(wire_sft248a_in[25:25]),
	.out(wire_sft248a_out[25:25]));
	soft   sft248a_26
	( 
	.in(wire_sft248a_in[26:26]),
	.out(wire_sft248a_out[26:26]));
	soft   sft248a_27
	( 
	.in(wire_sft248a_in[27:27]),
	.out(wire_sft248a_out[27:27]));
	soft   sft248a_28
	( 
	.in(wire_sft248a_in[28:28]),
	.out(wire_sft248a_out[28:28]));
	soft   sft248a_29
	( 
	.in(wire_sft248a_in[29:29]),
	.out(wire_sft248a_out[29:29]));
	soft   sft248a_30
	( 
	.in(wire_sft248a_in[30:30]),
	.out(wire_sft248a_out[30:30]));
	soft   sft248a_31
	( 
	.in(wire_sft248a_in[31:31]),
	.out(wire_sft248a_out[31:31]));
	soft   sft248a_32
	( 
	.in(wire_sft248a_in[32:32]),
	.out(wire_sft248a_out[32:32]));
	soft   sft248a_33
	( 
	.in(wire_sft248a_in[33:33]),
	.out(wire_sft248a_out[33:33]));
	soft   sft248a_34
	( 
	.in(wire_sft248a_in[34:34]),
	.out(wire_sft248a_out[34:34]));
	soft   sft248a_35
	( 
	.in(wire_sft248a_in[35:35]),
	.out(wire_sft248a_out[35:35]));
	soft   sft248a_36
	( 
	.in(wire_sft248a_in[36:36]),
	.out(wire_sft248a_out[36:36]));
	soft   sft248a_37
	( 
	.in(wire_sft248a_in[37:37]),
	.out(wire_sft248a_out[37:37]));
	soft   sft248a_38
	( 
	.in(wire_sft248a_in[38:38]),
	.out(wire_sft248a_out[38:38]));
	soft   sft248a_39
	( 
	.in(wire_sft248a_in[39:39]),
	.out(wire_sft248a_out[39:39]));
	soft   sft248a_40
	( 
	.in(wire_sft248a_in[40:40]),
	.out(wire_sft248a_out[40:40]));
	assign
		wire_sft248a_in = {w602w, {w602w, {dffe243, {dffe241, {dffe238, {dffe235, {dffe231, {wire_sft255a_out[29], {wire_sft255a_out[28], {wire_sft255a_out[27], {wire_sft255a_out[26], {wire_sft260a_out[21], {wire_sft260a_out[20], {wire_sft260a_out[19], {wire_sft260a_out[18], {wire_sft260a_out[17], {wire_sft260a_out[16], {wire_sft260a_out[15], {wire_sft260a_out[14], {wire_sft260a_out[13], {wire_sft260a_out[12], {wire_sft260a_out[11], {wire_sft260a_out[10], {wire_sft260a_out[9], {wire_sft260a_out[8], {wire_sft260a_out[7], {wire_sft260a_out[6], {wire_sft260a_out[5], {wire_sft260a_out[4], {wire_sft255a_out[7], {wire_sft255a_out[6], {wire_sft255a_out[5], {wire_sft255a_out[4], {dffe28, {dffe23, {dffe19, {dffe15, {dffe12, {dffe9, {dffe7, dffe5}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft249a_0
	( 
	.in(wire_sft249a_in[0:0]),
	.out(wire_sft249a_out[0:0]));
	soft   sft249a_1
	( 
	.in(wire_sft249a_in[1:1]),
	.out(wire_sft249a_out[1:1]));
	soft   sft249a_2
	( 
	.in(wire_sft249a_in[2:2]),
	.out(wire_sft249a_out[2:2]));
	soft   sft249a_3
	( 
	.in(wire_sft249a_in[3:3]),
	.out(wire_sft249a_out[3:3]));
	soft   sft249a_4
	( 
	.in(wire_sft249a_in[4:4]),
	.out(wire_sft249a_out[4:4]));
	soft   sft249a_5
	( 
	.in(wire_sft249a_in[5:5]),
	.out(wire_sft249a_out[5:5]));
	soft   sft249a_6
	( 
	.in(wire_sft249a_in[6:6]),
	.out(wire_sft249a_out[6:6]));
	soft   sft249a_7
	( 
	.in(wire_sft249a_in[7:7]),
	.out(wire_sft249a_out[7:7]));
	soft   sft249a_8
	( 
	.in(wire_sft249a_in[8:8]),
	.out(wire_sft249a_out[8:8]));
	soft   sft249a_9
	( 
	.in(wire_sft249a_in[9:9]),
	.out(wire_sft249a_out[9:9]));
	soft   sft249a_10
	( 
	.in(wire_sft249a_in[10:10]),
	.out(wire_sft249a_out[10:10]));
	soft   sft249a_11
	( 
	.in(wire_sft249a_in[11:11]),
	.out(wire_sft249a_out[11:11]));
	soft   sft249a_12
	( 
	.in(wire_sft249a_in[12:12]),
	.out(wire_sft249a_out[12:12]));
	soft   sft249a_13
	( 
	.in(wire_sft249a_in[13:13]),
	.out(wire_sft249a_out[13:13]));
	soft   sft249a_14
	( 
	.in(wire_sft249a_in[14:14]),
	.out(wire_sft249a_out[14:14]));
	soft   sft249a_15
	( 
	.in(wire_sft249a_in[15:15]),
	.out(wire_sft249a_out[15:15]));
	soft   sft249a_16
	( 
	.in(wire_sft249a_in[16:16]),
	.out(wire_sft249a_out[16:16]));
	soft   sft249a_17
	( 
	.in(wire_sft249a_in[17:17]),
	.out(wire_sft249a_out[17:17]));
	soft   sft249a_18
	( 
	.in(wire_sft249a_in[18:18]),
	.out(wire_sft249a_out[18:18]));
	soft   sft249a_19
	( 
	.in(wire_sft249a_in[19:19]),
	.out(wire_sft249a_out[19:19]));
	soft   sft249a_20
	( 
	.in(wire_sft249a_in[20:20]),
	.out(wire_sft249a_out[20:20]));
	soft   sft249a_21
	( 
	.in(wire_sft249a_in[21:21]),
	.out(wire_sft249a_out[21:21]));
	soft   sft249a_22
	( 
	.in(wire_sft249a_in[22:22]),
	.out(wire_sft249a_out[22:22]));
	soft   sft249a_23
	( 
	.in(wire_sft249a_in[23:23]),
	.out(wire_sft249a_out[23:23]));
	soft   sft249a_24
	( 
	.in(wire_sft249a_in[24:24]),
	.out(wire_sft249a_out[24:24]));
	soft   sft249a_25
	( 
	.in(wire_sft249a_in[25:25]),
	.out(wire_sft249a_out[25:25]));
	soft   sft249a_26
	( 
	.in(wire_sft249a_in[26:26]),
	.out(wire_sft249a_out[26:26]));
	soft   sft249a_27
	( 
	.in(wire_sft249a_in[27:27]),
	.out(wire_sft249a_out[27:27]));
	soft   sft249a_28
	( 
	.in(wire_sft249a_in[28:28]),
	.out(wire_sft249a_out[28:28]));
	soft   sft249a_29
	( 
	.in(wire_sft249a_in[29:29]),
	.out(wire_sft249a_out[29:29]));
	soft   sft249a_30
	( 
	.in(wire_sft249a_in[30:30]),
	.out(wire_sft249a_out[30:30]));
	soft   sft249a_31
	( 
	.in(wire_sft249a_in[31:31]),
	.out(wire_sft249a_out[31:31]));
	soft   sft249a_32
	( 
	.in(wire_sft249a_in[32:32]),
	.out(wire_sft249a_out[32:32]));
	soft   sft249a_33
	( 
	.in(wire_sft249a_in[33:33]),
	.out(wire_sft249a_out[33:33]));
	soft   sft249a_34
	( 
	.in(wire_sft249a_in[34:34]),
	.out(wire_sft249a_out[34:34]));
	soft   sft249a_35
	( 
	.in(wire_sft249a_in[35:35]),
	.out(wire_sft249a_out[35:35]));
	soft   sft249a_36
	( 
	.in(wire_sft249a_in[36:36]),
	.out(wire_sft249a_out[36:36]));
	soft   sft249a_37
	( 
	.in(wire_sft249a_in[37:37]),
	.out(wire_sft249a_out[37:37]));
	soft   sft249a_38
	( 
	.in(wire_sft249a_in[38:38]),
	.out(wire_sft249a_out[38:38]));
	soft   sft249a_39
	( 
	.in(wire_sft249a_in[39:39]),
	.out(wire_sft249a_out[39:39]));
	soft   sft249a_40
	( 
	.in(wire_sft249a_in[40:40]),
	.out(wire_sft249a_out[40:40]));
	assign
		wire_sft249a_in = {w602w, {w602w, {w602w, {wire_sft255a_out[33], {wire_sft255a_out[32], {wire_sft255a_out[31], {wire_sft255a_out[30], {wire_sft260a_out[25], {wire_sft260a_out[24], {wire_sft260a_out[23], {wire_sft260a_out[22], {wire_sft265a_out[17], {wire_sft265a_out[16], {wire_sft265a_out[15], {wire_sft265a_out[14], {wire_sft265a_out[13], {wire_sft265a_out[12], {wire_sft265a_out[11], {wire_sft265a_out[10], {wire_sft265a_out[9], {wire_sft265a_out[8], {wire_sft265a_out[7], {wire_sft265a_out[6], {wire_sft265a_out[5], {wire_sft265a_out[4], {wire_sft265a_out[3], {wire_sft265a_out[2], {wire_sft265a_out[1], {wire_sft265a_out[0], {wire_sft260a_out[3], {wire_sft260a_out[2], {wire_sft260a_out[1], {wire_sft260a_out[0], {wire_sft255a_out[3], {wire_sft255a_out[2], {wire_sft255a_out[1], {wire_sft255a_out[0], {dffe13, {dffe10, {2{w602w}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft250a_0
	( 
	.in(wire_sft250a_in[0:0]),
	.out(wire_sft250a_out[0:0]));
	soft   sft250a_1
	( 
	.in(wire_sft250a_in[1:1]),
	.out(wire_sft250a_out[1:1]));
	soft   sft250a_2
	( 
	.in(wire_sft250a_in[2:2]),
	.out(wire_sft250a_out[2:2]));
	soft   sft250a_3
	( 
	.in(wire_sft250a_in[3:3]),
	.out(wire_sft250a_out[3:3]));
	soft   sft250a_4
	( 
	.in(wire_sft250a_in[4:4]),
	.out(wire_sft250a_out[4:4]));
	soft   sft250a_5
	( 
	.in(wire_sft250a_in[5:5]),
	.out(wire_sft250a_out[5:5]));
	soft   sft250a_6
	( 
	.in(wire_sft250a_in[6:6]),
	.out(wire_sft250a_out[6:6]));
	soft   sft250a_7
	( 
	.in(wire_sft250a_in[7:7]),
	.out(wire_sft250a_out[7:7]));
	soft   sft250a_8
	( 
	.in(wire_sft250a_in[8:8]),
	.out(wire_sft250a_out[8:8]));
	soft   sft250a_9
	( 
	.in(wire_sft250a_in[9:9]),
	.out(wire_sft250a_out[9:9]));
	soft   sft250a_10
	( 
	.in(wire_sft250a_in[10:10]),
	.out(wire_sft250a_out[10:10]));
	soft   sft250a_11
	( 
	.in(wire_sft250a_in[11:11]),
	.out(wire_sft250a_out[11:11]));
	soft   sft250a_12
	( 
	.in(wire_sft250a_in[12:12]),
	.out(wire_sft250a_out[12:12]));
	soft   sft250a_13
	( 
	.in(wire_sft250a_in[13:13]),
	.out(wire_sft250a_out[13:13]));
	soft   sft250a_14
	( 
	.in(wire_sft250a_in[14:14]),
	.out(wire_sft250a_out[14:14]));
	soft   sft250a_15
	( 
	.in(wire_sft250a_in[15:15]),
	.out(wire_sft250a_out[15:15]));
	soft   sft250a_16
	( 
	.in(wire_sft250a_in[16:16]),
	.out(wire_sft250a_out[16:16]));
	soft   sft250a_17
	( 
	.in(wire_sft250a_in[17:17]),
	.out(wire_sft250a_out[17:17]));
	soft   sft250a_18
	( 
	.in(wire_sft250a_in[18:18]),
	.out(wire_sft250a_out[18:18]));
	soft   sft250a_19
	( 
	.in(wire_sft250a_in[19:19]),
	.out(wire_sft250a_out[19:19]));
	soft   sft250a_20
	( 
	.in(wire_sft250a_in[20:20]),
	.out(wire_sft250a_out[20:20]));
	soft   sft250a_21
	( 
	.in(wire_sft250a_in[21:21]),
	.out(wire_sft250a_out[21:21]));
	soft   sft250a_22
	( 
	.in(wire_sft250a_in[22:22]),
	.out(wire_sft250a_out[22:22]));
	soft   sft250a_23
	( 
	.in(wire_sft250a_in[23:23]),
	.out(wire_sft250a_out[23:23]));
	soft   sft250a_24
	( 
	.in(wire_sft250a_in[24:24]),
	.out(wire_sft250a_out[24:24]));
	soft   sft250a_25
	( 
	.in(wire_sft250a_in[25:25]),
	.out(wire_sft250a_out[25:25]));
	soft   sft250a_26
	( 
	.in(wire_sft250a_in[26:26]),
	.out(wire_sft250a_out[26:26]));
	soft   sft250a_27
	( 
	.in(wire_sft250a_in[27:27]),
	.out(wire_sft250a_out[27:27]));
	soft   sft250a_28
	( 
	.in(wire_sft250a_in[28:28]),
	.out(wire_sft250a_out[28:28]));
	soft   sft250a_29
	( 
	.in(wire_sft250a_in[29:29]),
	.out(wire_sft250a_out[29:29]));
	soft   sft250a_30
	( 
	.in(wire_sft250a_in[30:30]),
	.out(wire_sft250a_out[30:30]));
	soft   sft250a_31
	( 
	.in(wire_sft250a_in[31:31]),
	.out(wire_sft250a_out[31:31]));
	soft   sft250a_32
	( 
	.in(wire_sft250a_in[32:32]),
	.out(wire_sft250a_out[32:32]));
	soft   sft250a_33
	( 
	.in(wire_sft250a_in[33:33]),
	.out(wire_sft250a_out[33:33]));
	soft   sft250a_34
	( 
	.in(wire_sft250a_in[34:34]),
	.out(wire_sft250a_out[34:34]));
	soft   sft250a_35
	( 
	.in(wire_sft250a_in[35:35]),
	.out(wire_sft250a_out[35:35]));
	soft   sft250a_36
	( 
	.in(wire_sft250a_in[36:36]),
	.out(wire_sft250a_out[36:36]));
	soft   sft250a_37
	( 
	.in(wire_sft250a_in[37:37]),
	.out(wire_sft250a_out[37:37]));
	soft   sft250a_38
	( 
	.in(wire_sft250a_in[38:38]),
	.out(wire_sft250a_out[38:38]));
	soft   sft250a_39
	( 
	.in(wire_sft250a_in[39:39]),
	.out(wire_sft250a_out[39:39]));
	soft   sft250a_40
	( 
	.in(wire_sft250a_in[40:40]),
	.out(wire_sft250a_out[40:40]));
	assign
		wire_sft250a_in = wire_add246_result;
	soft   sft252a_0
	( 
	.in(wire_sft252a_in[0:0]),
	.out(wire_sft252a_out[0:0]));
	soft   sft252a_1
	( 
	.in(wire_sft252a_in[1:1]),
	.out(wire_sft252a_out[1:1]));
	soft   sft252a_2
	( 
	.in(wire_sft252a_in[2:2]),
	.out(wire_sft252a_out[2:2]));
	soft   sft252a_3
	( 
	.in(wire_sft252a_in[3:3]),
	.out(wire_sft252a_out[3:3]));
	soft   sft252a_4
	( 
	.in(wire_sft252a_in[4:4]),
	.out(wire_sft252a_out[4:4]));
	soft   sft252a_5
	( 
	.in(wire_sft252a_in[5:5]),
	.out(wire_sft252a_out[5:5]));
	soft   sft252a_6
	( 
	.in(wire_sft252a_in[6:6]),
	.out(wire_sft252a_out[6:6]));
	soft   sft252a_7
	( 
	.in(wire_sft252a_in[7:7]),
	.out(wire_sft252a_out[7:7]));
	soft   sft252a_8
	( 
	.in(wire_sft252a_in[8:8]),
	.out(wire_sft252a_out[8:8]));
	soft   sft252a_9
	( 
	.in(wire_sft252a_in[9:9]),
	.out(wire_sft252a_out[9:9]));
	soft   sft252a_10
	( 
	.in(wire_sft252a_in[10:10]),
	.out(wire_sft252a_out[10:10]));
	soft   sft252a_11
	( 
	.in(wire_sft252a_in[11:11]),
	.out(wire_sft252a_out[11:11]));
	soft   sft252a_12
	( 
	.in(wire_sft252a_in[12:12]),
	.out(wire_sft252a_out[12:12]));
	soft   sft252a_13
	( 
	.in(wire_sft252a_in[13:13]),
	.out(wire_sft252a_out[13:13]));
	soft   sft252a_14
	( 
	.in(wire_sft252a_in[14:14]),
	.out(wire_sft252a_out[14:14]));
	soft   sft252a_15
	( 
	.in(wire_sft252a_in[15:15]),
	.out(wire_sft252a_out[15:15]));
	soft   sft252a_16
	( 
	.in(wire_sft252a_in[16:16]),
	.out(wire_sft252a_out[16:16]));
	soft   sft252a_17
	( 
	.in(wire_sft252a_in[17:17]),
	.out(wire_sft252a_out[17:17]));
	soft   sft252a_18
	( 
	.in(wire_sft252a_in[18:18]),
	.out(wire_sft252a_out[18:18]));
	soft   sft252a_19
	( 
	.in(wire_sft252a_in[19:19]),
	.out(wire_sft252a_out[19:19]));
	soft   sft252a_20
	( 
	.in(wire_sft252a_in[20:20]),
	.out(wire_sft252a_out[20:20]));
	soft   sft252a_21
	( 
	.in(wire_sft252a_in[21:21]),
	.out(wire_sft252a_out[21:21]));
	soft   sft252a_22
	( 
	.in(wire_sft252a_in[22:22]),
	.out(wire_sft252a_out[22:22]));
	soft   sft252a_23
	( 
	.in(wire_sft252a_in[23:23]),
	.out(wire_sft252a_out[23:23]));
	soft   sft252a_24
	( 
	.in(wire_sft252a_in[24:24]),
	.out(wire_sft252a_out[24:24]));
	soft   sft252a_25
	( 
	.in(wire_sft252a_in[25:25]),
	.out(wire_sft252a_out[25:25]));
	soft   sft252a_26
	( 
	.in(wire_sft252a_in[26:26]),
	.out(wire_sft252a_out[26:26]));
	soft   sft252a_27
	( 
	.in(wire_sft252a_in[27:27]),
	.out(wire_sft252a_out[27:27]));
	soft   sft252a_28
	( 
	.in(wire_sft252a_in[28:28]),
	.out(wire_sft252a_out[28:28]));
	soft   sft252a_29
	( 
	.in(wire_sft252a_in[29:29]),
	.out(wire_sft252a_out[29:29]));
	soft   sft252a_30
	( 
	.in(wire_sft252a_in[30:30]),
	.out(wire_sft252a_out[30:30]));
	soft   sft252a_31
	( 
	.in(wire_sft252a_in[31:31]),
	.out(wire_sft252a_out[31:31]));
	soft   sft252a_32
	( 
	.in(wire_sft252a_in[32:32]),
	.out(wire_sft252a_out[32:32]));
	soft   sft252a_33
	( 
	.in(wire_sft252a_in[33:33]),
	.out(wire_sft252a_out[33:33]));
	assign
		wire_sft252a_in = {w602w, {dffe239, {dffe236, {dffe232, {dffe227, {dffe222, {dffe217, {dffe211, {dffe204, {dffe197, {dffe190, {dffe182, {dffe173, {dffe164, {dffe155, {dffe146, {dffe137, {dffe128, {dffe119, {dffe110, {dffe101, {dffe92, {dffe83, {dffe74, {dffe66, {dffe58, {dffe52, {dffe45, {dffe39, {dffe33, {dffe29, {dffe24, {dffe20, dffe16}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft253a_0
	( 
	.in(wire_sft253a_in[0:0]),
	.out(wire_sft253a_out[0:0]));
	soft   sft253a_1
	( 
	.in(wire_sft253a_in[1:1]),
	.out(wire_sft253a_out[1:1]));
	soft   sft253a_2
	( 
	.in(wire_sft253a_in[2:2]),
	.out(wire_sft253a_out[2:2]));
	soft   sft253a_3
	( 
	.in(wire_sft253a_in[3:3]),
	.out(wire_sft253a_out[3:3]));
	soft   sft253a_4
	( 
	.in(wire_sft253a_in[4:4]),
	.out(wire_sft253a_out[4:4]));
	soft   sft253a_5
	( 
	.in(wire_sft253a_in[5:5]),
	.out(wire_sft253a_out[5:5]));
	soft   sft253a_6
	( 
	.in(wire_sft253a_in[6:6]),
	.out(wire_sft253a_out[6:6]));
	soft   sft253a_7
	( 
	.in(wire_sft253a_in[7:7]),
	.out(wire_sft253a_out[7:7]));
	soft   sft253a_8
	( 
	.in(wire_sft253a_in[8:8]),
	.out(wire_sft253a_out[8:8]));
	soft   sft253a_9
	( 
	.in(wire_sft253a_in[9:9]),
	.out(wire_sft253a_out[9:9]));
	soft   sft253a_10
	( 
	.in(wire_sft253a_in[10:10]),
	.out(wire_sft253a_out[10:10]));
	soft   sft253a_11
	( 
	.in(wire_sft253a_in[11:11]),
	.out(wire_sft253a_out[11:11]));
	soft   sft253a_12
	( 
	.in(wire_sft253a_in[12:12]),
	.out(wire_sft253a_out[12:12]));
	soft   sft253a_13
	( 
	.in(wire_sft253a_in[13:13]),
	.out(wire_sft253a_out[13:13]));
	soft   sft253a_14
	( 
	.in(wire_sft253a_in[14:14]),
	.out(wire_sft253a_out[14:14]));
	soft   sft253a_15
	( 
	.in(wire_sft253a_in[15:15]),
	.out(wire_sft253a_out[15:15]));
	soft   sft253a_16
	( 
	.in(wire_sft253a_in[16:16]),
	.out(wire_sft253a_out[16:16]));
	soft   sft253a_17
	( 
	.in(wire_sft253a_in[17:17]),
	.out(wire_sft253a_out[17:17]));
	soft   sft253a_18
	( 
	.in(wire_sft253a_in[18:18]),
	.out(wire_sft253a_out[18:18]));
	soft   sft253a_19
	( 
	.in(wire_sft253a_in[19:19]),
	.out(wire_sft253a_out[19:19]));
	soft   sft253a_20
	( 
	.in(wire_sft253a_in[20:20]),
	.out(wire_sft253a_out[20:20]));
	soft   sft253a_21
	( 
	.in(wire_sft253a_in[21:21]),
	.out(wire_sft253a_out[21:21]));
	soft   sft253a_22
	( 
	.in(wire_sft253a_in[22:22]),
	.out(wire_sft253a_out[22:22]));
	soft   sft253a_23
	( 
	.in(wire_sft253a_in[23:23]),
	.out(wire_sft253a_out[23:23]));
	soft   sft253a_24
	( 
	.in(wire_sft253a_in[24:24]),
	.out(wire_sft253a_out[24:24]));
	soft   sft253a_25
	( 
	.in(wire_sft253a_in[25:25]),
	.out(wire_sft253a_out[25:25]));
	soft   sft253a_26
	( 
	.in(wire_sft253a_in[26:26]),
	.out(wire_sft253a_out[26:26]));
	soft   sft253a_27
	( 
	.in(wire_sft253a_in[27:27]),
	.out(wire_sft253a_out[27:27]));
	soft   sft253a_28
	( 
	.in(wire_sft253a_in[28:28]),
	.out(wire_sft253a_out[28:28]));
	soft   sft253a_29
	( 
	.in(wire_sft253a_in[29:29]),
	.out(wire_sft253a_out[29:29]));
	soft   sft253a_30
	( 
	.in(wire_sft253a_in[30:30]),
	.out(wire_sft253a_out[30:30]));
	soft   sft253a_31
	( 
	.in(wire_sft253a_in[31:31]),
	.out(wire_sft253a_out[31:31]));
	soft   sft253a_32
	( 
	.in(wire_sft253a_in[32:32]),
	.out(wire_sft253a_out[32:32]));
	soft   sft253a_33
	( 
	.in(wire_sft253a_in[33:33]),
	.out(wire_sft253a_out[33:33]));
	assign
		wire_sft253a_in = {w602w, {w602w, {w602w, {dffe233, {dffe228, {dffe223, {dffe218, {dffe212, {dffe205, {dffe198, {dffe191, {dffe183, {dffe174, {dffe165, {dffe156, {dffe147, {dffe138, {dffe129, {dffe120, {dffe111, {dffe102, {dffe93, {dffe84, {dffe75, {dffe67, {dffe59, {dffe53, {dffe46, {dffe40, {dffe34, {dffe30, {dffe25, {dffe21, dffe17}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft254a_0
	( 
	.in(wire_sft254a_in[0:0]),
	.out(wire_sft254a_out[0:0]));
	soft   sft254a_1
	( 
	.in(wire_sft254a_in[1:1]),
	.out(wire_sft254a_out[1:1]));
	soft   sft254a_2
	( 
	.in(wire_sft254a_in[2:2]),
	.out(wire_sft254a_out[2:2]));
	soft   sft254a_3
	( 
	.in(wire_sft254a_in[3:3]),
	.out(wire_sft254a_out[3:3]));
	soft   sft254a_4
	( 
	.in(wire_sft254a_in[4:4]),
	.out(wire_sft254a_out[4:4]));
	soft   sft254a_5
	( 
	.in(wire_sft254a_in[5:5]),
	.out(wire_sft254a_out[5:5]));
	soft   sft254a_6
	( 
	.in(wire_sft254a_in[6:6]),
	.out(wire_sft254a_out[6:6]));
	soft   sft254a_7
	( 
	.in(wire_sft254a_in[7:7]),
	.out(wire_sft254a_out[7:7]));
	soft   sft254a_8
	( 
	.in(wire_sft254a_in[8:8]),
	.out(wire_sft254a_out[8:8]));
	soft   sft254a_9
	( 
	.in(wire_sft254a_in[9:9]),
	.out(wire_sft254a_out[9:9]));
	soft   sft254a_10
	( 
	.in(wire_sft254a_in[10:10]),
	.out(wire_sft254a_out[10:10]));
	soft   sft254a_11
	( 
	.in(wire_sft254a_in[11:11]),
	.out(wire_sft254a_out[11:11]));
	soft   sft254a_12
	( 
	.in(wire_sft254a_in[12:12]),
	.out(wire_sft254a_out[12:12]));
	soft   sft254a_13
	( 
	.in(wire_sft254a_in[13:13]),
	.out(wire_sft254a_out[13:13]));
	soft   sft254a_14
	( 
	.in(wire_sft254a_in[14:14]),
	.out(wire_sft254a_out[14:14]));
	soft   sft254a_15
	( 
	.in(wire_sft254a_in[15:15]),
	.out(wire_sft254a_out[15:15]));
	soft   sft254a_16
	( 
	.in(wire_sft254a_in[16:16]),
	.out(wire_sft254a_out[16:16]));
	soft   sft254a_17
	( 
	.in(wire_sft254a_in[17:17]),
	.out(wire_sft254a_out[17:17]));
	soft   sft254a_18
	( 
	.in(wire_sft254a_in[18:18]),
	.out(wire_sft254a_out[18:18]));
	soft   sft254a_19
	( 
	.in(wire_sft254a_in[19:19]),
	.out(wire_sft254a_out[19:19]));
	soft   sft254a_20
	( 
	.in(wire_sft254a_in[20:20]),
	.out(wire_sft254a_out[20:20]));
	soft   sft254a_21
	( 
	.in(wire_sft254a_in[21:21]),
	.out(wire_sft254a_out[21:21]));
	soft   sft254a_22
	( 
	.in(wire_sft254a_in[22:22]),
	.out(wire_sft254a_out[22:22]));
	soft   sft254a_23
	( 
	.in(wire_sft254a_in[23:23]),
	.out(wire_sft254a_out[23:23]));
	soft   sft254a_24
	( 
	.in(wire_sft254a_in[24:24]),
	.out(wire_sft254a_out[24:24]));
	soft   sft254a_25
	( 
	.in(wire_sft254a_in[25:25]),
	.out(wire_sft254a_out[25:25]));
	soft   sft254a_26
	( 
	.in(wire_sft254a_in[26:26]),
	.out(wire_sft254a_out[26:26]));
	soft   sft254a_27
	( 
	.in(wire_sft254a_in[27:27]),
	.out(wire_sft254a_out[27:27]));
	soft   sft254a_28
	( 
	.in(wire_sft254a_in[28:28]),
	.out(wire_sft254a_out[28:28]));
	soft   sft254a_29
	( 
	.in(wire_sft254a_in[29:29]),
	.out(wire_sft254a_out[29:29]));
	soft   sft254a_30
	( 
	.in(wire_sft254a_in[30:30]),
	.out(wire_sft254a_out[30:30]));
	soft   sft254a_31
	( 
	.in(wire_sft254a_in[31:31]),
	.out(wire_sft254a_out[31:31]));
	soft   sft254a_32
	( 
	.in(wire_sft254a_in[32:32]),
	.out(wire_sft254a_out[32:32]));
	soft   sft254a_33
	( 
	.in(wire_sft254a_in[33:33]),
	.out(wire_sft254a_out[33:33]));
	assign
		wire_sft254a_in = {w602w, {w602w, {w602w, {w602w, {dffe229, {dffe224, {dffe219, {dffe213, {dffe206, {dffe199, {dffe192, {dffe184, {dffe175, {dffe166, {dffe157, {dffe148, {dffe139, {dffe130, {dffe121, {dffe112, {dffe103, {dffe94, {dffe85, {dffe76, {dffe68, {dffe60, {dffe54, {dffe47, {dffe41, {dffe35, {dffe31, {dffe26, {2{w602w}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft255a_0
	( 
	.in(wire_sft255a_in[0:0]),
	.out(wire_sft255a_out[0:0]));
	soft   sft255a_1
	( 
	.in(wire_sft255a_in[1:1]),
	.out(wire_sft255a_out[1:1]));
	soft   sft255a_2
	( 
	.in(wire_sft255a_in[2:2]),
	.out(wire_sft255a_out[2:2]));
	soft   sft255a_3
	( 
	.in(wire_sft255a_in[3:3]),
	.out(wire_sft255a_out[3:3]));
	soft   sft255a_4
	( 
	.in(wire_sft255a_in[4:4]),
	.out(wire_sft255a_out[4:4]));
	soft   sft255a_5
	( 
	.in(wire_sft255a_in[5:5]),
	.out(wire_sft255a_out[5:5]));
	soft   sft255a_6
	( 
	.in(wire_sft255a_in[6:6]),
	.out(wire_sft255a_out[6:6]));
	soft   sft255a_7
	( 
	.in(wire_sft255a_in[7:7]),
	.out(wire_sft255a_out[7:7]));
	soft   sft255a_8
	( 
	.in(wire_sft255a_in[8:8]),
	.out(wire_sft255a_out[8:8]));
	soft   sft255a_9
	( 
	.in(wire_sft255a_in[9:9]),
	.out(wire_sft255a_out[9:9]));
	soft   sft255a_10
	( 
	.in(wire_sft255a_in[10:10]),
	.out(wire_sft255a_out[10:10]));
	soft   sft255a_11
	( 
	.in(wire_sft255a_in[11:11]),
	.out(wire_sft255a_out[11:11]));
	soft   sft255a_12
	( 
	.in(wire_sft255a_in[12:12]),
	.out(wire_sft255a_out[12:12]));
	soft   sft255a_13
	( 
	.in(wire_sft255a_in[13:13]),
	.out(wire_sft255a_out[13:13]));
	soft   sft255a_14
	( 
	.in(wire_sft255a_in[14:14]),
	.out(wire_sft255a_out[14:14]));
	soft   sft255a_15
	( 
	.in(wire_sft255a_in[15:15]),
	.out(wire_sft255a_out[15:15]));
	soft   sft255a_16
	( 
	.in(wire_sft255a_in[16:16]),
	.out(wire_sft255a_out[16:16]));
	soft   sft255a_17
	( 
	.in(wire_sft255a_in[17:17]),
	.out(wire_sft255a_out[17:17]));
	soft   sft255a_18
	( 
	.in(wire_sft255a_in[18:18]),
	.out(wire_sft255a_out[18:18]));
	soft   sft255a_19
	( 
	.in(wire_sft255a_in[19:19]),
	.out(wire_sft255a_out[19:19]));
	soft   sft255a_20
	( 
	.in(wire_sft255a_in[20:20]),
	.out(wire_sft255a_out[20:20]));
	soft   sft255a_21
	( 
	.in(wire_sft255a_in[21:21]),
	.out(wire_sft255a_out[21:21]));
	soft   sft255a_22
	( 
	.in(wire_sft255a_in[22:22]),
	.out(wire_sft255a_out[22:22]));
	soft   sft255a_23
	( 
	.in(wire_sft255a_in[23:23]),
	.out(wire_sft255a_out[23:23]));
	soft   sft255a_24
	( 
	.in(wire_sft255a_in[24:24]),
	.out(wire_sft255a_out[24:24]));
	soft   sft255a_25
	( 
	.in(wire_sft255a_in[25:25]),
	.out(wire_sft255a_out[25:25]));
	soft   sft255a_26
	( 
	.in(wire_sft255a_in[26:26]),
	.out(wire_sft255a_out[26:26]));
	soft   sft255a_27
	( 
	.in(wire_sft255a_in[27:27]),
	.out(wire_sft255a_out[27:27]));
	soft   sft255a_28
	( 
	.in(wire_sft255a_in[28:28]),
	.out(wire_sft255a_out[28:28]));
	soft   sft255a_29
	( 
	.in(wire_sft255a_in[29:29]),
	.out(wire_sft255a_out[29:29]));
	soft   sft255a_30
	( 
	.in(wire_sft255a_in[30:30]),
	.out(wire_sft255a_out[30:30]));
	soft   sft255a_31
	( 
	.in(wire_sft255a_in[31:31]),
	.out(wire_sft255a_out[31:31]));
	soft   sft255a_32
	( 
	.in(wire_sft255a_in[32:32]),
	.out(wire_sft255a_out[32:32]));
	soft   sft255a_33
	( 
	.in(wire_sft255a_in[33:33]),
	.out(wire_sft255a_out[33:33]));
	assign
		wire_sft255a_in = wire_add251_result;
	soft   sft257a_0
	( 
	.in(wire_sft257a_in[0:0]),
	.out(wire_sft257a_out[0:0]));
	soft   sft257a_1
	( 
	.in(wire_sft257a_in[1:1]),
	.out(wire_sft257a_out[1:1]));
	soft   sft257a_2
	( 
	.in(wire_sft257a_in[2:2]),
	.out(wire_sft257a_out[2:2]));
	soft   sft257a_3
	( 
	.in(wire_sft257a_in[3:3]),
	.out(wire_sft257a_out[3:3]));
	soft   sft257a_4
	( 
	.in(wire_sft257a_in[4:4]),
	.out(wire_sft257a_out[4:4]));
	soft   sft257a_5
	( 
	.in(wire_sft257a_in[5:5]),
	.out(wire_sft257a_out[5:5]));
	soft   sft257a_6
	( 
	.in(wire_sft257a_in[6:6]),
	.out(wire_sft257a_out[6:6]));
	soft   sft257a_7
	( 
	.in(wire_sft257a_in[7:7]),
	.out(wire_sft257a_out[7:7]));
	soft   sft257a_8
	( 
	.in(wire_sft257a_in[8:8]),
	.out(wire_sft257a_out[8:8]));
	soft   sft257a_9
	( 
	.in(wire_sft257a_in[9:9]),
	.out(wire_sft257a_out[9:9]));
	soft   sft257a_10
	( 
	.in(wire_sft257a_in[10:10]),
	.out(wire_sft257a_out[10:10]));
	soft   sft257a_11
	( 
	.in(wire_sft257a_in[11:11]),
	.out(wire_sft257a_out[11:11]));
	soft   sft257a_12
	( 
	.in(wire_sft257a_in[12:12]),
	.out(wire_sft257a_out[12:12]));
	soft   sft257a_13
	( 
	.in(wire_sft257a_in[13:13]),
	.out(wire_sft257a_out[13:13]));
	soft   sft257a_14
	( 
	.in(wire_sft257a_in[14:14]),
	.out(wire_sft257a_out[14:14]));
	soft   sft257a_15
	( 
	.in(wire_sft257a_in[15:15]),
	.out(wire_sft257a_out[15:15]));
	soft   sft257a_16
	( 
	.in(wire_sft257a_in[16:16]),
	.out(wire_sft257a_out[16:16]));
	soft   sft257a_17
	( 
	.in(wire_sft257a_in[17:17]),
	.out(wire_sft257a_out[17:17]));
	soft   sft257a_18
	( 
	.in(wire_sft257a_in[18:18]),
	.out(wire_sft257a_out[18:18]));
	soft   sft257a_19
	( 
	.in(wire_sft257a_in[19:19]),
	.out(wire_sft257a_out[19:19]));
	soft   sft257a_20
	( 
	.in(wire_sft257a_in[20:20]),
	.out(wire_sft257a_out[20:20]));
	soft   sft257a_21
	( 
	.in(wire_sft257a_in[21:21]),
	.out(wire_sft257a_out[21:21]));
	soft   sft257a_22
	( 
	.in(wire_sft257a_in[22:22]),
	.out(wire_sft257a_out[22:22]));
	soft   sft257a_23
	( 
	.in(wire_sft257a_in[23:23]),
	.out(wire_sft257a_out[23:23]));
	soft   sft257a_24
	( 
	.in(wire_sft257a_in[24:24]),
	.out(wire_sft257a_out[24:24]));
	soft   sft257a_25
	( 
	.in(wire_sft257a_in[25:25]),
	.out(wire_sft257a_out[25:25]));
	assign
		wire_sft257a_in = {w602w, {dffe225, {dffe220, {dffe214, {dffe207, {dffe200, {dffe193, {dffe185, {dffe176, {dffe167, {dffe158, {dffe149, {dffe140, {dffe131, {dffe122, {dffe113, {dffe104, {dffe95, {dffe86, {dffe77, {dffe69, {dffe61, {dffe55, {dffe48, {dffe42, dffe36}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft258a_0
	( 
	.in(wire_sft258a_in[0:0]),
	.out(wire_sft258a_out[0:0]));
	soft   sft258a_1
	( 
	.in(wire_sft258a_in[1:1]),
	.out(wire_sft258a_out[1:1]));
	soft   sft258a_2
	( 
	.in(wire_sft258a_in[2:2]),
	.out(wire_sft258a_out[2:2]));
	soft   sft258a_3
	( 
	.in(wire_sft258a_in[3:3]),
	.out(wire_sft258a_out[3:3]));
	soft   sft258a_4
	( 
	.in(wire_sft258a_in[4:4]),
	.out(wire_sft258a_out[4:4]));
	soft   sft258a_5
	( 
	.in(wire_sft258a_in[5:5]),
	.out(wire_sft258a_out[5:5]));
	soft   sft258a_6
	( 
	.in(wire_sft258a_in[6:6]),
	.out(wire_sft258a_out[6:6]));
	soft   sft258a_7
	( 
	.in(wire_sft258a_in[7:7]),
	.out(wire_sft258a_out[7:7]));
	soft   sft258a_8
	( 
	.in(wire_sft258a_in[8:8]),
	.out(wire_sft258a_out[8:8]));
	soft   sft258a_9
	( 
	.in(wire_sft258a_in[9:9]),
	.out(wire_sft258a_out[9:9]));
	soft   sft258a_10
	( 
	.in(wire_sft258a_in[10:10]),
	.out(wire_sft258a_out[10:10]));
	soft   sft258a_11
	( 
	.in(wire_sft258a_in[11:11]),
	.out(wire_sft258a_out[11:11]));
	soft   sft258a_12
	( 
	.in(wire_sft258a_in[12:12]),
	.out(wire_sft258a_out[12:12]));
	soft   sft258a_13
	( 
	.in(wire_sft258a_in[13:13]),
	.out(wire_sft258a_out[13:13]));
	soft   sft258a_14
	( 
	.in(wire_sft258a_in[14:14]),
	.out(wire_sft258a_out[14:14]));
	soft   sft258a_15
	( 
	.in(wire_sft258a_in[15:15]),
	.out(wire_sft258a_out[15:15]));
	soft   sft258a_16
	( 
	.in(wire_sft258a_in[16:16]),
	.out(wire_sft258a_out[16:16]));
	soft   sft258a_17
	( 
	.in(wire_sft258a_in[17:17]),
	.out(wire_sft258a_out[17:17]));
	soft   sft258a_18
	( 
	.in(wire_sft258a_in[18:18]),
	.out(wire_sft258a_out[18:18]));
	soft   sft258a_19
	( 
	.in(wire_sft258a_in[19:19]),
	.out(wire_sft258a_out[19:19]));
	soft   sft258a_20
	( 
	.in(wire_sft258a_in[20:20]),
	.out(wire_sft258a_out[20:20]));
	soft   sft258a_21
	( 
	.in(wire_sft258a_in[21:21]),
	.out(wire_sft258a_out[21:21]));
	soft   sft258a_22
	( 
	.in(wire_sft258a_in[22:22]),
	.out(wire_sft258a_out[22:22]));
	soft   sft258a_23
	( 
	.in(wire_sft258a_in[23:23]),
	.out(wire_sft258a_out[23:23]));
	soft   sft258a_24
	( 
	.in(wire_sft258a_in[24:24]),
	.out(wire_sft258a_out[24:24]));
	soft   sft258a_25
	( 
	.in(wire_sft258a_in[25:25]),
	.out(wire_sft258a_out[25:25]));
	assign
		wire_sft258a_in = {w602w, {w602w, {w602w, {dffe215, {dffe208, {dffe201, {dffe194, {dffe186, {dffe177, {dffe168, {dffe159, {dffe150, {dffe141, {dffe132, {dffe123, {dffe114, {dffe105, {dffe96, {dffe87, {dffe78, {dffe70, {dffe62, {dffe56, {dffe49, {dffe43, dffe37}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft259a_0
	( 
	.in(wire_sft259a_in[0:0]),
	.out(wire_sft259a_out[0:0]));
	soft   sft259a_1
	( 
	.in(wire_sft259a_in[1:1]),
	.out(wire_sft259a_out[1:1]));
	soft   sft259a_2
	( 
	.in(wire_sft259a_in[2:2]),
	.out(wire_sft259a_out[2:2]));
	soft   sft259a_3
	( 
	.in(wire_sft259a_in[3:3]),
	.out(wire_sft259a_out[3:3]));
	soft   sft259a_4
	( 
	.in(wire_sft259a_in[4:4]),
	.out(wire_sft259a_out[4:4]));
	soft   sft259a_5
	( 
	.in(wire_sft259a_in[5:5]),
	.out(wire_sft259a_out[5:5]));
	soft   sft259a_6
	( 
	.in(wire_sft259a_in[6:6]),
	.out(wire_sft259a_out[6:6]));
	soft   sft259a_7
	( 
	.in(wire_sft259a_in[7:7]),
	.out(wire_sft259a_out[7:7]));
	soft   sft259a_8
	( 
	.in(wire_sft259a_in[8:8]),
	.out(wire_sft259a_out[8:8]));
	soft   sft259a_9
	( 
	.in(wire_sft259a_in[9:9]),
	.out(wire_sft259a_out[9:9]));
	soft   sft259a_10
	( 
	.in(wire_sft259a_in[10:10]),
	.out(wire_sft259a_out[10:10]));
	soft   sft259a_11
	( 
	.in(wire_sft259a_in[11:11]),
	.out(wire_sft259a_out[11:11]));
	soft   sft259a_12
	( 
	.in(wire_sft259a_in[12:12]),
	.out(wire_sft259a_out[12:12]));
	soft   sft259a_13
	( 
	.in(wire_sft259a_in[13:13]),
	.out(wire_sft259a_out[13:13]));
	soft   sft259a_14
	( 
	.in(wire_sft259a_in[14:14]),
	.out(wire_sft259a_out[14:14]));
	soft   sft259a_15
	( 
	.in(wire_sft259a_in[15:15]),
	.out(wire_sft259a_out[15:15]));
	soft   sft259a_16
	( 
	.in(wire_sft259a_in[16:16]),
	.out(wire_sft259a_out[16:16]));
	soft   sft259a_17
	( 
	.in(wire_sft259a_in[17:17]),
	.out(wire_sft259a_out[17:17]));
	soft   sft259a_18
	( 
	.in(wire_sft259a_in[18:18]),
	.out(wire_sft259a_out[18:18]));
	soft   sft259a_19
	( 
	.in(wire_sft259a_in[19:19]),
	.out(wire_sft259a_out[19:19]));
	soft   sft259a_20
	( 
	.in(wire_sft259a_in[20:20]),
	.out(wire_sft259a_out[20:20]));
	soft   sft259a_21
	( 
	.in(wire_sft259a_in[21:21]),
	.out(wire_sft259a_out[21:21]));
	soft   sft259a_22
	( 
	.in(wire_sft259a_in[22:22]),
	.out(wire_sft259a_out[22:22]));
	soft   sft259a_23
	( 
	.in(wire_sft259a_in[23:23]),
	.out(wire_sft259a_out[23:23]));
	soft   sft259a_24
	( 
	.in(wire_sft259a_in[24:24]),
	.out(wire_sft259a_out[24:24]));
	soft   sft259a_25
	( 
	.in(wire_sft259a_in[25:25]),
	.out(wire_sft259a_out[25:25]));
	assign
		wire_sft259a_in = {w602w, {w602w, {w602w, {w602w, {dffe209, {dffe202, {dffe195, {dffe187, {dffe178, {dffe169, {dffe160, {dffe151, {dffe142, {dffe133, {dffe124, {dffe115, {dffe106, {dffe97, {dffe88, {dffe79, {dffe71, {dffe63, {dffe57, {dffe50, {2{w602w}}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft260a_0
	( 
	.in(wire_sft260a_in[0:0]),
	.out(wire_sft260a_out[0:0]));
	soft   sft260a_1
	( 
	.in(wire_sft260a_in[1:1]),
	.out(wire_sft260a_out[1:1]));
	soft   sft260a_2
	( 
	.in(wire_sft260a_in[2:2]),
	.out(wire_sft260a_out[2:2]));
	soft   sft260a_3
	( 
	.in(wire_sft260a_in[3:3]),
	.out(wire_sft260a_out[3:3]));
	soft   sft260a_4
	( 
	.in(wire_sft260a_in[4:4]),
	.out(wire_sft260a_out[4:4]));
	soft   sft260a_5
	( 
	.in(wire_sft260a_in[5:5]),
	.out(wire_sft260a_out[5:5]));
	soft   sft260a_6
	( 
	.in(wire_sft260a_in[6:6]),
	.out(wire_sft260a_out[6:6]));
	soft   sft260a_7
	( 
	.in(wire_sft260a_in[7:7]),
	.out(wire_sft260a_out[7:7]));
	soft   sft260a_8
	( 
	.in(wire_sft260a_in[8:8]),
	.out(wire_sft260a_out[8:8]));
	soft   sft260a_9
	( 
	.in(wire_sft260a_in[9:9]),
	.out(wire_sft260a_out[9:9]));
	soft   sft260a_10
	( 
	.in(wire_sft260a_in[10:10]),
	.out(wire_sft260a_out[10:10]));
	soft   sft260a_11
	( 
	.in(wire_sft260a_in[11:11]),
	.out(wire_sft260a_out[11:11]));
	soft   sft260a_12
	( 
	.in(wire_sft260a_in[12:12]),
	.out(wire_sft260a_out[12:12]));
	soft   sft260a_13
	( 
	.in(wire_sft260a_in[13:13]),
	.out(wire_sft260a_out[13:13]));
	soft   sft260a_14
	( 
	.in(wire_sft260a_in[14:14]),
	.out(wire_sft260a_out[14:14]));
	soft   sft260a_15
	( 
	.in(wire_sft260a_in[15:15]),
	.out(wire_sft260a_out[15:15]));
	soft   sft260a_16
	( 
	.in(wire_sft260a_in[16:16]),
	.out(wire_sft260a_out[16:16]));
	soft   sft260a_17
	( 
	.in(wire_sft260a_in[17:17]),
	.out(wire_sft260a_out[17:17]));
	soft   sft260a_18
	( 
	.in(wire_sft260a_in[18:18]),
	.out(wire_sft260a_out[18:18]));
	soft   sft260a_19
	( 
	.in(wire_sft260a_in[19:19]),
	.out(wire_sft260a_out[19:19]));
	soft   sft260a_20
	( 
	.in(wire_sft260a_in[20:20]),
	.out(wire_sft260a_out[20:20]));
	soft   sft260a_21
	( 
	.in(wire_sft260a_in[21:21]),
	.out(wire_sft260a_out[21:21]));
	soft   sft260a_22
	( 
	.in(wire_sft260a_in[22:22]),
	.out(wire_sft260a_out[22:22]));
	soft   sft260a_23
	( 
	.in(wire_sft260a_in[23:23]),
	.out(wire_sft260a_out[23:23]));
	soft   sft260a_24
	( 
	.in(wire_sft260a_in[24:24]),
	.out(wire_sft260a_out[24:24]));
	soft   sft260a_25
	( 
	.in(wire_sft260a_in[25:25]),
	.out(wire_sft260a_out[25:25]));
	assign
		wire_sft260a_in = wire_add256_result;
	soft   sft262a_0
	( 
	.in(wire_sft262a_in[0:0]),
	.out(wire_sft262a_out[0:0]));
	soft   sft262a_1
	( 
	.in(wire_sft262a_in[1:1]),
	.out(wire_sft262a_out[1:1]));
	soft   sft262a_2
	( 
	.in(wire_sft262a_in[2:2]),
	.out(wire_sft262a_out[2:2]));
	soft   sft262a_3
	( 
	.in(wire_sft262a_in[3:3]),
	.out(wire_sft262a_out[3:3]));
	soft   sft262a_4
	( 
	.in(wire_sft262a_in[4:4]),
	.out(wire_sft262a_out[4:4]));
	soft   sft262a_5
	( 
	.in(wire_sft262a_in[5:5]),
	.out(wire_sft262a_out[5:5]));
	soft   sft262a_6
	( 
	.in(wire_sft262a_in[6:6]),
	.out(wire_sft262a_out[6:6]));
	soft   sft262a_7
	( 
	.in(wire_sft262a_in[7:7]),
	.out(wire_sft262a_out[7:7]));
	soft   sft262a_8
	( 
	.in(wire_sft262a_in[8:8]),
	.out(wire_sft262a_out[8:8]));
	soft   sft262a_9
	( 
	.in(wire_sft262a_in[9:9]),
	.out(wire_sft262a_out[9:9]));
	soft   sft262a_10
	( 
	.in(wire_sft262a_in[10:10]),
	.out(wire_sft262a_out[10:10]));
	soft   sft262a_11
	( 
	.in(wire_sft262a_in[11:11]),
	.out(wire_sft262a_out[11:11]));
	soft   sft262a_12
	( 
	.in(wire_sft262a_in[12:12]),
	.out(wire_sft262a_out[12:12]));
	soft   sft262a_13
	( 
	.in(wire_sft262a_in[13:13]),
	.out(wire_sft262a_out[13:13]));
	soft   sft262a_14
	( 
	.in(wire_sft262a_in[14:14]),
	.out(wire_sft262a_out[14:14]));
	soft   sft262a_15
	( 
	.in(wire_sft262a_in[15:15]),
	.out(wire_sft262a_out[15:15]));
	soft   sft262a_16
	( 
	.in(wire_sft262a_in[16:16]),
	.out(wire_sft262a_out[16:16]));
	soft   sft262a_17
	( 
	.in(wire_sft262a_in[17:17]),
	.out(wire_sft262a_out[17:17]));
	assign
		wire_sft262a_in = {w602w, {dffe203, {dffe196, {dffe188, {dffe179, {dffe170, {dffe161, {dffe152, {dffe143, {dffe134, {dffe125, {dffe116, {dffe107, {dffe98, {dffe89, {dffe80, {dffe72, dffe64}}}}}}}}}}}}}}}}};
	soft   sft263a_0
	( 
	.in(wire_sft263a_in[0:0]),
	.out(wire_sft263a_out[0:0]));
	soft   sft263a_1
	( 
	.in(wire_sft263a_in[1:1]),
	.out(wire_sft263a_out[1:1]));
	soft   sft263a_2
	( 
	.in(wire_sft263a_in[2:2]),
	.out(wire_sft263a_out[2:2]));
	soft   sft263a_3
	( 
	.in(wire_sft263a_in[3:3]),
	.out(wire_sft263a_out[3:3]));
	soft   sft263a_4
	( 
	.in(wire_sft263a_in[4:4]),
	.out(wire_sft263a_out[4:4]));
	soft   sft263a_5
	( 
	.in(wire_sft263a_in[5:5]),
	.out(wire_sft263a_out[5:5]));
	soft   sft263a_6
	( 
	.in(wire_sft263a_in[6:6]),
	.out(wire_sft263a_out[6:6]));
	soft   sft263a_7
	( 
	.in(wire_sft263a_in[7:7]),
	.out(wire_sft263a_out[7:7]));
	soft   sft263a_8
	( 
	.in(wire_sft263a_in[8:8]),
	.out(wire_sft263a_out[8:8]));
	soft   sft263a_9
	( 
	.in(wire_sft263a_in[9:9]),
	.out(wire_sft263a_out[9:9]));
	soft   sft263a_10
	( 
	.in(wire_sft263a_in[10:10]),
	.out(wire_sft263a_out[10:10]));
	soft   sft263a_11
	( 
	.in(wire_sft263a_in[11:11]),
	.out(wire_sft263a_out[11:11]));
	soft   sft263a_12
	( 
	.in(wire_sft263a_in[12:12]),
	.out(wire_sft263a_out[12:12]));
	soft   sft263a_13
	( 
	.in(wire_sft263a_in[13:13]),
	.out(wire_sft263a_out[13:13]));
	soft   sft263a_14
	( 
	.in(wire_sft263a_in[14:14]),
	.out(wire_sft263a_out[14:14]));
	soft   sft263a_15
	( 
	.in(wire_sft263a_in[15:15]),
	.out(wire_sft263a_out[15:15]));
	soft   sft263a_16
	( 
	.in(wire_sft263a_in[16:16]),
	.out(wire_sft263a_out[16:16]));
	soft   sft263a_17
	( 
	.in(wire_sft263a_in[17:17]),
	.out(wire_sft263a_out[17:17]));
	assign
		wire_sft263a_in = {w602w, {w602w, {w602w, {dffe189, {dffe180, {dffe171, {dffe162, {dffe153, {dffe144, {dffe135, {dffe126, {dffe117, {dffe108, {dffe99, {dffe90, {dffe81, {dffe73, dffe65}}}}}}}}}}}}}}}}};
	soft   sft264a_0
	( 
	.in(wire_sft264a_in[0:0]),
	.out(wire_sft264a_out[0:0]));
	soft   sft264a_1
	( 
	.in(wire_sft264a_in[1:1]),
	.out(wire_sft264a_out[1:1]));
	soft   sft264a_2
	( 
	.in(wire_sft264a_in[2:2]),
	.out(wire_sft264a_out[2:2]));
	soft   sft264a_3
	( 
	.in(wire_sft264a_in[3:3]),
	.out(wire_sft264a_out[3:3]));
	soft   sft264a_4
	( 
	.in(wire_sft264a_in[4:4]),
	.out(wire_sft264a_out[4:4]));
	soft   sft264a_5
	( 
	.in(wire_sft264a_in[5:5]),
	.out(wire_sft264a_out[5:5]));
	soft   sft264a_6
	( 
	.in(wire_sft264a_in[6:6]),
	.out(wire_sft264a_out[6:6]));
	soft   sft264a_7
	( 
	.in(wire_sft264a_in[7:7]),
	.out(wire_sft264a_out[7:7]));
	soft   sft264a_8
	( 
	.in(wire_sft264a_in[8:8]),
	.out(wire_sft264a_out[8:8]));
	soft   sft264a_9
	( 
	.in(wire_sft264a_in[9:9]),
	.out(wire_sft264a_out[9:9]));
	soft   sft264a_10
	( 
	.in(wire_sft264a_in[10:10]),
	.out(wire_sft264a_out[10:10]));
	soft   sft264a_11
	( 
	.in(wire_sft264a_in[11:11]),
	.out(wire_sft264a_out[11:11]));
	soft   sft264a_12
	( 
	.in(wire_sft264a_in[12:12]),
	.out(wire_sft264a_out[12:12]));
	soft   sft264a_13
	( 
	.in(wire_sft264a_in[13:13]),
	.out(wire_sft264a_out[13:13]));
	soft   sft264a_14
	( 
	.in(wire_sft264a_in[14:14]),
	.out(wire_sft264a_out[14:14]));
	soft   sft264a_15
	( 
	.in(wire_sft264a_in[15:15]),
	.out(wire_sft264a_out[15:15]));
	soft   sft264a_16
	( 
	.in(wire_sft264a_in[16:16]),
	.out(wire_sft264a_out[16:16]));
	soft   sft264a_17
	( 
	.in(wire_sft264a_in[17:17]),
	.out(wire_sft264a_out[17:17]));
	assign
		wire_sft264a_in = {w602w, {w602w, {w602w, {w602w, {dffe181, {dffe172, {dffe163, {dffe154, {dffe145, {dffe136, {dffe127, {dffe118, {dffe109, {dffe100, {dffe91, {dffe82, {2{w602w}}}}}}}}}}}}}}}}}};
	soft   sft265a_0
	( 
	.in(wire_sft265a_in[0:0]),
	.out(wire_sft265a_out[0:0]));
	soft   sft265a_1
	( 
	.in(wire_sft265a_in[1:1]),
	.out(wire_sft265a_out[1:1]));
	soft   sft265a_2
	( 
	.in(wire_sft265a_in[2:2]),
	.out(wire_sft265a_out[2:2]));
	soft   sft265a_3
	( 
	.in(wire_sft265a_in[3:3]),
	.out(wire_sft265a_out[3:3]));
	soft   sft265a_4
	( 
	.in(wire_sft265a_in[4:4]),
	.out(wire_sft265a_out[4:4]));
	soft   sft265a_5
	( 
	.in(wire_sft265a_in[5:5]),
	.out(wire_sft265a_out[5:5]));
	soft   sft265a_6
	( 
	.in(wire_sft265a_in[6:6]),
	.out(wire_sft265a_out[6:6]));
	soft   sft265a_7
	( 
	.in(wire_sft265a_in[7:7]),
	.out(wire_sft265a_out[7:7]));
	soft   sft265a_8
	( 
	.in(wire_sft265a_in[8:8]),
	.out(wire_sft265a_out[8:8]));
	soft   sft265a_9
	( 
	.in(wire_sft265a_in[9:9]),
	.out(wire_sft265a_out[9:9]));
	soft   sft265a_10
	( 
	.in(wire_sft265a_in[10:10]),
	.out(wire_sft265a_out[10:10]));
	soft   sft265a_11
	( 
	.in(wire_sft265a_in[11:11]),
	.out(wire_sft265a_out[11:11]));
	soft   sft265a_12
	( 
	.in(wire_sft265a_in[12:12]),
	.out(wire_sft265a_out[12:12]));
	soft   sft265a_13
	( 
	.in(wire_sft265a_in[13:13]),
	.out(wire_sft265a_out[13:13]));
	soft   sft265a_14
	( 
	.in(wire_sft265a_in[14:14]),
	.out(wire_sft265a_out[14:14]));
	soft   sft265a_15
	( 
	.in(wire_sft265a_in[15:15]),
	.out(wire_sft265a_out[15:15]));
	soft   sft265a_16
	( 
	.in(wire_sft265a_in[16:16]),
	.out(wire_sft265a_out[16:16]));
	soft   sft265a_17
	( 
	.in(wire_sft265a_in[17:17]),
	.out(wire_sft265a_out[17:17]));
	assign
		wire_sft265a_in = wire_add261_result;
	soft   sft267a_0
	( 
	.in(wire_sft267a_in[0:0]),
	.out(wire_sft267a_out[0:0]));
	soft   sft267a_1
	( 
	.in(wire_sft267a_in[1:1]),
	.out(wire_sft267a_out[1:1]));
	soft   sft267a_2
	( 
	.in(wire_sft267a_in[2:2]),
	.out(wire_sft267a_out[2:2]));
	soft   sft267a_3
	( 
	.in(wire_sft267a_in[3:3]),
	.out(wire_sft267a_out[3:3]));
	soft   sft267a_4
	( 
	.in(wire_sft267a_in[4:4]),
	.out(wire_sft267a_out[4:4]));
	soft   sft267a_5
	( 
	.in(wire_sft267a_in[5:5]),
	.out(wire_sft267a_out[5:5]));
	soft   sft267a_6
	( 
	.in(wire_sft267a_in[6:6]),
	.out(wire_sft267a_out[6:6]));
	soft   sft267a_7
	( 
	.in(wire_sft267a_in[7:7]),
	.out(wire_sft267a_out[7:7]));
	soft   sft267a_8
	( 
	.in(wire_sft267a_in[8:8]),
	.out(wire_sft267a_out[8:8]));
	soft   sft267a_9
	( 
	.in(wire_sft267a_in[9:9]),
	.out(wire_sft267a_out[9:9]));
	assign
		wire_sft267a_in = {w602w, {w_sum_node10w[136], {w_sum_node10w[113], {w583w, {w_sum_node10w[221], {w_sum_node10w[220], {w_sum_node10w[219], {w_sum_node10w[218], {w_sum_node10w[217:216]}}}}}}}}};
	soft   sft268a_0
	( 
	.in(wire_sft268a_in[0:0]),
	.out(wire_sft268a_out[0:0]));
	soft   sft268a_1
	( 
	.in(wire_sft268a_in[1:1]),
	.out(wire_sft268a_out[1:1]));
	soft   sft268a_2
	( 
	.in(wire_sft268a_in[2:2]),
	.out(wire_sft268a_out[2:2]));
	soft   sft268a_3
	( 
	.in(wire_sft268a_in[3:3]),
	.out(wire_sft268a_out[3:3]));
	soft   sft268a_4
	( 
	.in(wire_sft268a_in[4:4]),
	.out(wire_sft268a_out[4:4]));
	soft   sft268a_5
	( 
	.in(wire_sft268a_in[5:5]),
	.out(wire_sft268a_out[5:5]));
	soft   sft268a_6
	( 
	.in(wire_sft268a_in[6:6]),
	.out(wire_sft268a_out[6:6]));
	soft   sft268a_7
	( 
	.in(wire_sft268a_in[7:7]),
	.out(wire_sft268a_out[7:7]));
	soft   sft268a_8
	( 
	.in(wire_sft268a_in[8:8]),
	.out(wire_sft268a_out[8:8]));
	soft   sft268a_9
	( 
	.in(wire_sft268a_in[9:9]),
	.out(wire_sft268a_out[9:9]));
	assign
		wire_sft268a_in = {w602w, {w602w, {w602w, {w_sum_node10w[134], {w_sum_node10w[111], {w_sum_node10w[110], {w_sum_node10w[109], {w_sum_node10w[108], {w_sum_node10w[107:106]}}}}}}}}};
	soft   sft269a_0
	( 
	.in(wire_sft269a_in[0:0]),
	.out(wire_sft269a_out[0:0]));
	soft   sft269a_1
	( 
	.in(wire_sft269a_in[1:1]),
	.out(wire_sft269a_out[1:1]));
	soft   sft269a_2
	( 
	.in(wire_sft269a_in[2:2]),
	.out(wire_sft269a_out[2:2]));
	soft   sft269a_3
	( 
	.in(wire_sft269a_in[3:3]),
	.out(wire_sft269a_out[3:3]));
	soft   sft269a_4
	( 
	.in(wire_sft269a_in[4:4]),
	.out(wire_sft269a_out[4:4]));
	soft   sft269a_5
	( 
	.in(wire_sft269a_in[5:5]),
	.out(wire_sft269a_out[5:5]));
	soft   sft269a_6
	( 
	.in(wire_sft269a_in[6:6]),
	.out(wire_sft269a_out[6:6]));
	soft   sft269a_7
	( 
	.in(wire_sft269a_in[7:7]),
	.out(wire_sft269a_out[7:7]));
	soft   sft269a_8
	( 
	.in(wire_sft269a_in[8:8]),
	.out(wire_sft269a_out[8:8]));
	soft   sft269a_9
	( 
	.in(wire_sft269a_in[9:9]),
	.out(wire_sft269a_out[9:9]));
	assign
		wire_sft269a_in = {w602w, {w602w, {w602w, {w602w, {w583w, {w602w, {w602w, {w602w, {2{w602w}}}}}}}}}};
	soft   sft270a_0
	( 
	.in(wire_sft270a_in[0:0]),
	.out(wire_sft270a_out[0:0]));
	soft   sft270a_1
	( 
	.in(wire_sft270a_in[1:1]),
	.out(wire_sft270a_out[1:1]));
	soft   sft270a_2
	( 
	.in(wire_sft270a_in[2:2]),
	.out(wire_sft270a_out[2:2]));
	soft   sft270a_3
	( 
	.in(wire_sft270a_in[3:3]),
	.out(wire_sft270a_out[3:3]));
	soft   sft270a_4
	( 
	.in(wire_sft270a_in[4:4]),
	.out(wire_sft270a_out[4:4]));
	soft   sft270a_5
	( 
	.in(wire_sft270a_in[5:5]),
	.out(wire_sft270a_out[5:5]));
	soft   sft270a_6
	( 
	.in(wire_sft270a_in[6:6]),
	.out(wire_sft270a_out[6:6]));
	soft   sft270a_7
	( 
	.in(wire_sft270a_in[7:7]),
	.out(wire_sft270a_out[7:7]));
	soft   sft270a_8
	( 
	.in(wire_sft270a_in[8:8]),
	.out(wire_sft270a_out[8:8]));
	soft   sft270a_9
	( 
	.in(wire_sft270a_in[9:9]),
	.out(wire_sft270a_out[9:9]));
	assign
		wire_sft270a_in = wire_add266_result;
	assign
		dataa_node = {dataa[21:0]},
		datab_node = {datab[19:0]},
		final_result_node = {w1106w[41:0]},
		result = {final_result_node[41:0]},
		w1106w = {wire_sft250a_out[40:39], wire_sft250a_out[38:37], wire_sft250a_out[36:35], wire_sft250a_out[34:33], wire_sft250a_out[32:31], wire_sft250a_out[30:29], wire_sft250a_out[28:27], wire_sft250a_out[26:25], wire_sft250a_out[24:23], wire_sft250a_out[22:21], wire_sft250a_out[20:19], wire_sft250a_out[18:17], wire_sft250a_out[16:15], wire_sft250a_out[14:13], wire_sft250a_out[12:11], wire_sft250a_out[10:9], wire_sft250a_out[8:7], wire_sft250a_out[6:5], wire_sft250a_out[4:3], wire_sft250a_out[2:1], wire_sft250a_out[0], dffe3, dffe2},
		w583w = 1'b1,
		w602w = 1'b0,
		w_decoder_node9w = {({dataa_node[21:0]} & {22{w_le_datab_node8w[19]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[18]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[17]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[16]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[15]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[14]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[13]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[12]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[11]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[10]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[9]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[8]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[7]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[6]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[5]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[4]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[3]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[2]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[1]}}), ({dataa_node[21:0]} & {22{w_le_datab_node8w[0]}})},
		w_le_datab_node8w = {datab_node[19:0]},
		w_sum_node10w = {wire_sum_adder1aa_9result[22:0], w_decoder_node9w[396], wire_sum_adder1aa_8result[22:0], w_decoder_node9w[352], wire_sum_adder1aa_7result[22:0], w_decoder_node9w[308], wire_sum_adder1aa_6result[22:0], w_decoder_node9w[264], wire_sum_adder1aa_5result[22:0], w_decoder_node9w[220], wire_sum_adder1aa_4result[22:0], w_decoder_node9w[176], wire_sum_adder1aa_3result[22:0], w_decoder_node9w[132], wire_sum_adder1aa_2result[22:0], w_decoder_node9w[88], wire_sum_adder1aa_1result[22:0], w_decoder_node9w[44], wire_sum_adder1aa_0result[22:0], w_decoder_node9w[0]};
endmodule //mult_21t
//VALID FILE
