#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002362e94d900 .scope module, "MIPSSingleCycle_tb" "MIPSSingleCycle_tb" 2 3;
 .timescale 0 0;
v000002362e9afbd0_0 .var "clock", 0 0;
v000002362e9b0df0_0 .net "dataMemAddress", 31 0, L_000002362e942400;  1 drivers
v000002362e9af1d0_0 .net "dataMemRead", 0 0, L_000002362ea0c610;  1 drivers
v000002362e9b07b0_0 .net "dataMemWrite", 0 0, L_000002362ea0cf70;  1 drivers
v000002362e9af090 .array "dataMemory", 1023 0, 31 0;
v000002362e9b0490_0 .var "dataReadValue", 31 0;
v000002362e9af270_0 .net "dataWriteValue", 31 0, L_000002362e942470;  1 drivers
v000002362e9b0530_0 .var/i "i", 31 0;
v000002362e9aff90_0 .net "insMemAddress", 31 0, L_000002362e942630;  1 drivers
v000002362e9b0cb0_0 .net "insMemRead", 0 0, v000002362e9addd0_0;  1 drivers
v000002362e9af630_0 .var "insReadValue", 31 0;
v000002362e9b05d0 .array "instruction", 0 1023, 255 0;
v000002362e9b0670 .array "instructionMemory", 1023 0, 31 0;
E_000002362e9395c0 .event anyedge, v000002362e9ad8d0_0, v000002362e9ad010_0, v000002362e9adb50_0, v000002362e9ad790_0;
E_000002362e938c40 .event anyedge, v000002362e9addd0_0, v000002362e9add30_0;
S_000002362e8d9810 .scope task, "printHeader" "printHeader" 2 15, 2 15 0, S_000002362e94d900;
 .timescale 0 0;
TD_MIPSSingleCycle_tb.printHeader ;
    %vpi_call 2 17 "$display", "pc, nextPC, $at, $a0, $v0, $t0, $t1, $t2, $s0, $s1, $s2, $s3, $s4, $s5, $s6, $s7, $ra, $sp, opcode, rs, rt, rd, shamt, funct, extended, aluOut, mem[0], mem[4], mem[8], mem[c], mem[10], mem[14], stk[3ec], stk[3f0], stk[3f4], stk[3f8], stk[3fc], V, N, Z, C, instruction" {0 0 0};
    %end;
S_000002362e8d99a0 .scope task, "printRow" "printRow" 2 21, 2 21 0, S_000002362e94d900;
 .timescale 0 0;
TD_MIPSSingleCycle_tb.printRow ;
    %load/vec4 v000002362e9ac7f0_0;
    %pad/u 33;
    %subi 4194304, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002362e9b05d0, 4;
    %vpi_call 2 23 "$display", "0x%0h, 0x%0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0b, %0b, %0b, %0b, %0h, %0h, %s", v000002362e9ac7f0_0, v000002362e9b02b0_0, &A<v000002362e9abb40, 1>, &A<v000002362e9abb40, 4>, &A<v000002362e9abb40, 2>, &A<v000002362e9abb40, 8>, &A<v000002362e9abb40, 9>, &A<v000002362e9abb40, 10>, &A<v000002362e9abb40, 16>, &A<v000002362e9abb40, 17>, &A<v000002362e9abb40, 18>, &A<v000002362e9abb40, 19>, &A<v000002362e9abb40, 20>, &A<v000002362e9abb40, 21>, &A<v000002362e9abb40, 22>, &A<v000002362e9abb40, 23>, &A<v000002362e9abb40, 31>, &A<v000002362e9abb40, 29>, v000002362e9ac610_0, v000002362e9b0850_0, v000002362e9af8b0_0, v000002362e9acbb0_0, v000002362e9afa90_0, v000002362e9acf70_0, v000002362e9ac9d0_0, v000002362e9ac2f0_0, &A<v000002362e9af090, 0>, &A<v000002362e9af090, 4>, &A<v000002362e9af090, 8>, &A<v000002362e9af090, 12>, &A<v000002362e9af090, 16>, &A<v000002362e9af090, 20>, &A<v000002362e9af090, 1004>, &A<v000002362e9af090, 1008>, &A<v000002362e9af090, 1012>, &A<v000002362e9af090, 1016>, &A<v000002362e9af090, 1020>, &PV<v000002362e9b03f0_0, 3, 1>, &PV<v000002362e9b03f0_0, 2, 1>, &PV<v000002362e9b03f0_0, 1, 1>, &PV<v000002362e9b03f0_0, 0, 1>, S<0,vec4,u256> {1 0 0};
    %end;
S_000002362e8eb910 .scope module, "ss" "SingleCycleDataPath" 2 104, 3 196 0, S_000002362e94d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "insMemAddress";
    .port_info 4 /OUTPUT 1 "insMemRead";
    .port_info 5 /OUTPUT 32 "dataMemAddress";
    .port_info 6 /OUTPUT 1 "dataMemRead";
    .port_info 7 /OUTPUT 1 "dataMemWrite";
    .port_info 8 /OUTPUT 32 "dataWriteValue";
P_000002362e8898f0 .param/l "ADDRESS_WIDTH" 0 3 198, +C4<00000000000000000000000000100000>;
P_000002362e889928 .param/l "DATA_WIDTH" 0 3 199, +C4<00000000000000000000000000100000>;
L_000002362e942160 .functor BUFZ 6, v000002362e9ace30_0, C4<000000>, C4<000000>, C4<000000>;
L_000002362e941de0 .functor BUFZ 16, v000002362e9acd90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002362e942010 .functor BUFZ 4, v000002362e9b03f0_0, C4<0000>, C4<0000>, C4<0000>;
RS_000002362e94ef58 .resolv tri, L_000002362e942010, L_000002362ea0c930;
L_000002362e942240 .functor BUFZ 4, RS_000002362e94ef58, C4<0000>, C4<0000>, C4<0000>;
L_000002362e942400 .functor BUFZ 32, v000002362e9ab280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002362e942630 .functor BUFZ 32, L_000002362e9b00d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002362e942470 .functor BUFZ 32, L_000002362e942780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002362e9ad3d0_0 .net "ALU_result", 31 0, L_000002362ea0c390;  1 drivers
v000002362e9ad0b0_0 .net *"_ivl_15", 0 0, L_000002362e9b0f30;  1 drivers
L_000002362e9b10e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002362e9ac1b0_0 .net/2u *"_ivl_20", 31 0, L_000002362e9b10e8;  1 drivers
v000002362e9ad290_0 .net *"_ivl_40", 3 0, L_000002362e942240;  1 drivers
v000002362e9ada10_0 .net *"_ivl_42", 0 0, L_000002362ea0c9d0;  1 drivers
L_000002362e9b12e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002362e9ac890_0 .net/2u *"_ivl_43", 31 0, L_000002362e9b12e0;  1 drivers
v000002362e9ac6b0_0 .net *"_ivl_49", 29 0, L_000002362ea0cbb0;  1 drivers
L_000002362e9b1328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002362e9ad510_0 .net *"_ivl_51", 1 0, L_000002362e9b1328;  1 drivers
v000002362e9ac250_0 .net *"_ivl_56", 3 0, L_000002362ea0ccf0;  1 drivers
v000002362e9ad830_0 .net *"_ivl_58", 25 0, L_000002362ea0bcb0;  1 drivers
v000002362e9ac070_0 .net *"_ivl_59", 25 0, L_000002362ea0c4d0;  1 drivers
v000002362e9ad650_0 .net *"_ivl_61", 23 0, L_000002362ea0bc10;  1 drivers
L_000002362e9b1370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002362e9ad5b0_0 .net *"_ivl_63", 1 0, L_000002362e9b1370;  1 drivers
v000002362e9ad470_0 .net *"_ivl_65", 29 0, L_000002362ea0cc50;  1 drivers
L_000002362e9b13b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002362e9ac4d0_0 .net *"_ivl_70", 1 0, L_000002362e9b13b8;  1 drivers
v000002362e9ad150_0 .net *"_ivl_82", 0 0, L_000002362ea0ce30;  1 drivers
v000002362e9ac390_0 .net *"_ivl_83", 31 0, L_000002362ea0bad0;  1 drivers
L_000002362e9b1400 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002362e9ac110_0 .net *"_ivl_86", 30 0, L_000002362e9b1400;  1 drivers
L_000002362e9b1448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002362e9ad1f0_0 .net/2u *"_ivl_87", 31 0, L_000002362e9b1448;  1 drivers
v000002362e9adc90_0 .net *"_ivl_89", 0 0, L_000002362ea0c430;  1 drivers
v000002362e9ad6f0_0 .net "address", 15 0, L_000002362e941de0;  1 drivers
v000002362e9ac2f0_0 .net "aluOut", 31 0, v000002362e9ab280_0;  1 drivers
v000002362e9adab0_0 .net "alu_input_b", 31 0, L_000002362ea0b5d0;  1 drivers
v000002362e9ad330_0 .net "carry", 0 0, L_000002362ea0b0d0;  1 drivers
v000002362e9ac430_0 .net "clock", 0 0, v000002362e9afbd0_0;  1 drivers
v000002362e9ac930_0 .net "control", 18 0, v000002362e9aa920_0;  1 drivers
v000002362e9aced0_0 .net "data", 31 0, v000002362e9b0490_0;  1 drivers
v000002362e9ad790_0 .net "dataMemAddress", 31 0, L_000002362e942400;  alias, 1 drivers
v000002362e9adb50_0 .net "dataMemRead", 0 0, L_000002362ea0c610;  alias, 1 drivers
v000002362e9ad010_0 .net "dataMemWrite", 0 0, L_000002362ea0cf70;  alias, 1 drivers
v000002362e9ad8d0_0 .net "dataWriteValue", 31 0, L_000002362e942470;  alias, 1 drivers
v000002362e9adbf0_0 .net "data_1", 31 0, L_000002362e942a20;  1 drivers
v000002362e9ad970_0 .net "data_2", 31 0, L_000002362e942780;  1 drivers
v000002362e9ac9d0_0 .net "extended", 31 0, L_000002362e9afe50;  1 drivers
v000002362e9acf70_0 .net "funct", 5 0, L_000002362e942160;  1 drivers
v000002362e9add30_0 .net "insMemAddress", 31 0, L_000002362e942630;  alias, 1 drivers
v000002362e9addd0_0 .var "insMemRead", 0 0;
v000002362e9ade70_0 .net "instruction", 31 0, v000002362e9af630_0;  1 drivers
o000002362e94f108 .functor BUFZ 1, C4<z>; HiZ drive
v000002362e9ac570_0 .net "jr", 0 0, o000002362e94f108;  0 drivers
v000002362e9adf10_0 .net "jumpAddress", 31 0, L_000002362ea0bf30;  1 drivers
v000002362e9acc50_0 .net "negative", 0 0, L_000002362ea0c2f0;  1 drivers
v000002362e9ac610_0 .net "opcode", 5 0, L_000002362e9b0990;  1 drivers
v000002362e9aca70_0 .net "operation", 4 0, v000002362e9abdc0_0;  1 drivers
v000002362e9ac750_0 .net "overflow", 0 0, L_000002362ea0b170;  1 drivers
v000002362e9ac7f0_0 .net "pc", 31 0, v000002362e9abc80_0;  1 drivers
v000002362e9acb10_0 .net "pcPlus4", 31 0, L_000002362e9b00d0;  1 drivers
v000002362e9acbb0_0 .net "rd", 4 0, v000002362e9afc70_0;  1 drivers
v000002362e9accf0_0 .net "regWrite", 0 0, L_000002362e9afd10;  1 drivers
v000002362e9acd90_0 .var "reg_address", 15 0;
v000002362e9ace30_0 .var "reg_funct", 5 0;
v000002362e9b02b0_0 .var "reg_nextPC", 31 0;
v000002362e9afc70_0 .var "reg_rd", 4 0;
v000002362e9af770_0 .var "reg_rs", 4 0;
v000002362e9af3b0_0 .var "reg_rt", 4 0;
v000002362e9b0e90_0 .var "reg_shamt", 4 0;
v000002362e9b0850_0 .net "rs", 4 0, v000002362e9af770_0;  1 drivers
v000002362e9af8b0_0 .net "rt", 4 0, v000002362e9af3b0_0;  1 drivers
v000002362e9afb30_0 .net "samt", 0 0, L_000002362e9b08f0;  1 drivers
o000002362e950098 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002362e9afa90_0 .net "shamt", 4 0, o000002362e950098;  0 drivers
v000002362e9b0c10_0 .net "shifted", 31 0, L_000002362ea0b3f0;  1 drivers
v000002362e9af450_0 .net8 "status_out", 3 0, RS_000002362e94ef58;  2 drivers
v000002362e9b03f0_0 .var "status_reg", 3 0;
v000002362e9af590_0 .net "writeRegAddress", 4 0, L_000002362e9af950;  1 drivers
v000002362e9b0d50_0 .net "writeRegData", 31 0, L_000002362ea0c1b0;  1 drivers
v000002362e9b0350_0 .net "zero", 0 0, L_000002362ea0b210;  1 drivers
E_000002362e938a80 .event anyedge, v000002362e9aa920_0, v000002362e9adf10_0;
E_000002362e938c80 .event anyedge, v000002362e9aa920_0, v000002362e9b0350_0, v000002362e9ad3d0_0, v000002362e9acb10_0;
E_000002362e938e80 .event anyedge, v000002362e9acf70_0, v000002362e9ac610_0;
L_000002362e9b08f0 .part v000002362e9b0e90_0, 0, 1;
L_000002362e9b0990 .part v000002362e9af630_0, 26, 6;
L_000002362e9b0f30 .part v000002362e9aa920_0, 12, 1;
L_000002362e9af950 .functor MUXZ 5, v000002362e9af3b0_0, v000002362e9afc70_0, L_000002362e9b0f30, C4<>;
L_000002362e9afd10 .part v000002362e9aa920_0, 0, 1;
L_000002362e9b00d0 .arith/sum 32, v000002362e9abc80_0, L_000002362e9b10e8;
L_000002362e9b0a30 .part v000002362e9af630_0, 26, 6;
L_000002362e9b0170 .part v000002362e9af630_0, 0, 16;
L_000002362e9afef0 .part v000002362e9aa920_0, 3, 3;
L_000002362e9af310 .part v000002362e9af630_0, 0, 6;
L_000002362ea0b170 .part L_000002362e942240, 3, 1;
L_000002362ea0c2f0 .part L_000002362e942240, 2, 1;
L_000002362ea0b210 .part L_000002362e942240, 1, 1;
L_000002362ea0b0d0 .part L_000002362e942240, 0, 1;
L_000002362ea0c9d0 .part v000002362e9aa920_0, 1, 1;
L_000002362ea0b5d0 .functor MUXZ 32, L_000002362e942780, L_000002362e9b12e0, L_000002362ea0c9d0, C4<>;
L_000002362ea0cbb0 .part L_000002362e9afe50, 0, 30;
L_000002362ea0b3f0 .concat [ 2 30 0 0], L_000002362e9b1328, L_000002362ea0cbb0;
L_000002362ea0c390 .arith/sum 32, L_000002362e9b00d0, L_000002362ea0b3f0;
L_000002362ea0ccf0 .part L_000002362e9b00d0, 28, 4;
L_000002362ea0bcb0 .part v000002362e9af630_0, 0, 26;
L_000002362ea0bc10 .part L_000002362ea0bcb0, 0, 24;
L_000002362ea0c4d0 .concat [ 2 24 0 0], L_000002362e9b1370, L_000002362ea0bc10;
L_000002362ea0cc50 .concat [ 26 4 0 0], L_000002362ea0c4d0, L_000002362ea0ccf0;
L_000002362ea0bf30 .concat [ 30 2 0 0], L_000002362ea0cc50, L_000002362e9b13b8;
L_000002362ea0cf70 .part v000002362e9aa920_0, 2, 1;
L_000002362ea0c610 .part v000002362e9aa920_0, 8, 1;
L_000002362ea0ce30 .part v000002362e9aa920_0, 6, 1;
L_000002362ea0bad0 .concat [ 1 31 0 0], L_000002362ea0ce30, L_000002362e9b1400;
L_000002362ea0c430 .cmp/eq 32, L_000002362ea0bad0, L_000002362e9b1448;
L_000002362ea0c1b0 .functor MUXZ 32, v000002362e9ab280_0, v000002362e9b0490_0, L_000002362ea0c430, C4<>;
S_000002362e8ebaa0 .scope module, "alu" "ALU" 3 343, 4 28 0, S_000002362e8eb910;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "control";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 4 "statusIn";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 4 "statusOut";
P_000002362e939300 .param/l "DATA_WIDTH" 0 4 29, +C4<00000000000000000000000000100000>;
L_000002362e9420f0 .functor BUFZ 1, L_000002362ea0cd90, C4<0>, C4<0>, C4<0>;
v000002362e9abe60_0 .net *"_ivl_13", 0 0, L_000002362e9af130;  1 drivers
v000002362e9aa6a0_0 .net *"_ivl_24", 0 0, L_000002362e9420f0;  1 drivers
v000002362e9ab5a0_0 .net *"_ivl_3", 0 0, L_000002362e9b0b70;  1 drivers
L_000002362e9b1130 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002362e9ab460_0 .net/2u *"_ivl_6", 32 0, L_000002362e9b1130;  1 drivers
v000002362e9aac40_0 .net *"_ivl_8", 0 0, L_000002362e9b0030;  1 drivers
v000002362e9abf00_0 .net "a", 31 0, L_000002362e942a20;  alias, 1 drivers
v000002362e9aa060_0 .net "b", 31 0, L_000002362e942780;  alias, 1 drivers
v000002362e9aa880_0 .net "control", 4 0, v000002362e9abdc0_0;  alias, 1 drivers
v000002362e9ab280_0 .var "out", 31 0;
v000002362e9ab320_0 .net "overflow_wire", 0 0, L_000002362ea0cd90;  1 drivers
v000002362e9aae20_0 .var "result", 32 0;
v000002362e9abbe0_0 .net "statusIn", 3 0, v000002362e9b03f0_0;  1 drivers
v000002362e9ab8c0_0 .net8 "statusOut", 3 0, RS_000002362e94ef58;  alias, 2 drivers
E_000002362e939740 .event anyedge, v000002362e9abbe0_0, v000002362e9aa060_0, v000002362e9abf00_0, v000002362e933b70_0;
L_000002362e9b0b70 .part v000002362e9aae20_0, 32, 1;
L_000002362e9b0030 .cmp/eq 33, v000002362e9aae20_0, L_000002362e9b1130;
L_000002362e9af130 .part v000002362e9aae20_0, 31, 1;
L_000002362ea0cb10 .part L_000002362e942a20, 31, 1;
L_000002362ea0c250 .part L_000002362e942780, 31, 1;
L_000002362ea0ca70 .part v000002362e9aae20_0, 31, 1;
L_000002362ea0c930 .concat8 [ 1 1 1 1], L_000002362e9b0b70, L_000002362e9b0030, L_000002362e9af130, L_000002362e9420f0;
S_000002362e8e1640 .scope module, "f" "overflow" 4 70, 4 74 0, S_000002362e8ebaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "result";
    .port_info 3 /INPUT 5 "ALU_CNTRL";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002362e941c90 .functor OR 1, L_000002362e9af810, L_000002362e9b0210, C4<0>, C4<0>;
L_000002362e941c20 .functor NOT 1, L_000002362ea0cb10, C4<0>, C4<0>, C4<0>;
L_000002362e942710 .functor NOT 1, L_000002362ea0c250, C4<0>, C4<0>, C4<0>;
L_000002362e941d00 .functor AND 1, L_000002362e941c20, L_000002362e942710, C4<1>, C4<1>;
L_000002362e9424e0 .functor AND 1, L_000002362e941d00, L_000002362ea0ca70, C4<1>, C4<1>;
L_000002362e941d70 .functor AND 1, L_000002362ea0cb10, L_000002362ea0c250, C4<1>, C4<1>;
L_000002362e941e50 .functor NOT 1, L_000002362ea0ca70, C4<0>, C4<0>, C4<0>;
L_000002362e942080 .functor AND 1, L_000002362e941d70, L_000002362e941e50, C4<1>, C4<1>;
L_000002362e9427f0 .functor OR 1, L_000002362e9424e0, L_000002362e942080, C4<0>, C4<0>;
v000002362e933b70_0 .net "ALU_CNTRL", 4 0, v000002362e9abdc0_0;  alias, 1 drivers
v000002362e933fd0_0 .net *"_ivl_0", 31 0, L_000002362e9af6d0;  1 drivers
L_000002362e9b1208 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002362e933cb0_0 .net *"_ivl_11", 26 0, L_000002362e9b1208;  1 drivers
L_000002362e9b1250 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000002362e933f30_0 .net/2u *"_ivl_12", 31 0, L_000002362e9b1250;  1 drivers
v000002362e9341b0_0 .net *"_ivl_14", 0 0, L_000002362e9b0210;  1 drivers
v000002362e934250_0 .net *"_ivl_16", 0 0, L_000002362e941c90;  1 drivers
v000002362e934390_0 .net *"_ivl_18", 0 0, L_000002362e941c20;  1 drivers
v000002362e934430_0 .net *"_ivl_20", 0 0, L_000002362e942710;  1 drivers
v000002362e934610_0 .net *"_ivl_22", 0 0, L_000002362e941d00;  1 drivers
v000002362e92d600_0 .net *"_ivl_24", 0 0, L_000002362e9424e0;  1 drivers
v000002362e92dd80_0 .net *"_ivl_26", 0 0, L_000002362e941d70;  1 drivers
v000002362e92d6a0_0 .net *"_ivl_28", 0 0, L_000002362e941e50;  1 drivers
L_000002362e9b1178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002362e9ab780_0 .net *"_ivl_3", 26 0, L_000002362e9b1178;  1 drivers
v000002362e9abd20_0 .net *"_ivl_30", 0 0, L_000002362e942080;  1 drivers
v000002362e9aad80_0 .net *"_ivl_32", 0 0, L_000002362e9427f0;  1 drivers
L_000002362e9b1298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002362e9ab500_0 .net/2u *"_ivl_34", 0 0, L_000002362e9b1298;  1 drivers
L_000002362e9b11c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002362e9aa7e0_0 .net/2u *"_ivl_4", 31 0, L_000002362e9b11c0;  1 drivers
v000002362e9aa240_0 .net *"_ivl_6", 0 0, L_000002362e9af810;  1 drivers
v000002362e9ab820_0 .net *"_ivl_8", 31 0, L_000002362e9af9f0;  1 drivers
v000002362e9ab1e0_0 .net "a", 0 0, L_000002362ea0cb10;  1 drivers
v000002362e9ab3c0_0 .net "b", 0 0, L_000002362ea0c250;  1 drivers
v000002362e9aba00_0 .net "overflow", 0 0, L_000002362ea0cd90;  alias, 1 drivers
v000002362e9aa4c0_0 .net "result", 0 0, L_000002362ea0ca70;  1 drivers
L_000002362e9af6d0 .concat [ 5 27 0 0], v000002362e9abdc0_0, L_000002362e9b1178;
L_000002362e9af810 .cmp/eq 32, L_000002362e9af6d0, L_000002362e9b11c0;
L_000002362e9af9f0 .concat [ 5 27 0 0], v000002362e9abdc0_0, L_000002362e9b1208;
L_000002362e9b0210 .cmp/eq 32, L_000002362e9af9f0, L_000002362e9b1250;
L_000002362ea0cd90 .functor MUXZ 1, L_000002362e9b1298, L_000002362e9427f0, L_000002362e941c90, C4<>;
S_000002362e8e17d0 .scope module, "aluctrl" "ALUControl" 3 338, 3 168 0, S_000002362e8eb910;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 5 "operation";
    .port_info 3 /OUTPUT 1 "jr";
v000002362e9ab640_0 .net "aluOp", 2 0, L_000002362e9afef0;  1 drivers
v000002362e9aa100_0 .net "funct", 5 0, L_000002362e9af310;  1 drivers
v000002362e9aa9c0_0 .net "jr", 0 0, o000002362e94f108;  alias, 0 drivers
v000002362e9abdc0_0 .var "operation", 4 0;
E_000002362e939980 .event anyedge, v000002362e9ab640_0, v000002362e9aa100_0;
S_000002362e8dd890 .scope module, "mainControl" "Control" 3 332, 3 139 0, S_000002362e8eb910;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 19 "control";
v000002362e9aa920_0 .var "control", 18 0;
v000002362e9aa2e0_0 .net "opcode", 5 0, L_000002362e9b0a30;  1 drivers
E_000002362e939080 .event anyedge, v000002362e9aa2e0_0;
S_000002362e8dda20 .scope module, "pcRegister" "Register" 3 310, 4 84 0, S_000002362e8eb910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 32 "Q";
P_000002362e938f40 .param/l "DATA_WIDTH" 0 4 85, +C4<00000000000000000000000000100000>;
v000002362e9ab6e0_0 .net "D", 31 0, v000002362e9b02b0_0;  1 drivers
v000002362e9abc80_0 .var "Q", 31 0;
v000002362e9aa740_0 .net "clock", 0 0, v000002362e9afbd0_0;  alias, 1 drivers
E_000002362e939e80 .event posedge, v000002362e9aa740_0;
S_000002362e8db310 .scope module, "rf" "RegisterFile" 3 320, 4 99 0, S_000002362e8eb910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "address1";
    .port_info 2 /INPUT 5 "address2";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /OUTPUT 32 "outData1";
    .port_info 7 /OUTPUT 32 "outData2";
P_000002362e8897f0 .param/l "ADDRESS_WIDTH" 0 4 100, +C4<00000000000000000000000000000101>;
P_000002362e889828 .param/l "DATA_WIDTH" 0 4 100, +C4<00000000000000000000000000100000>;
L_000002362e942a20 .functor BUFZ 32, L_000002362e9afdb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002362e942780 .functor BUFZ 32, L_000002362e9b0710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002362e9aa600_0 .net *"_ivl_0", 31 0, L_000002362e9afdb0;  1 drivers
v000002362e9aa1a0_0 .net *"_ivl_10", 6 0, L_000002362e9af4f0;  1 drivers
L_000002362e9b10a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002362e9aa560_0 .net *"_ivl_13", 1 0, L_000002362e9b10a0;  1 drivers
v000002362e9aa380_0 .net *"_ivl_2", 6 0, L_000002362e9b0ad0;  1 drivers
L_000002362e9b1058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002362e9ab960_0 .net *"_ivl_5", 1 0, L_000002362e9b1058;  1 drivers
v000002362e9aaa60_0 .net *"_ivl_8", 31 0, L_000002362e9b0710;  1 drivers
v000002362e9aa420_0 .net "address1", 4 0, v000002362e9af770_0;  alias, 1 drivers
v000002362e9abaa0_0 .net "address2", 4 0, v000002362e9af3b0_0;  alias, 1 drivers
v000002362e9aab00_0 .net "clock", 0 0, v000002362e9afbd0_0;  alias, 1 drivers
v000002362e9abb40 .array "data", 0 32, 31 0;
v000002362e9aaba0_0 .net "outData1", 31 0, L_000002362e942a20;  alias, 1 drivers
v000002362e9aace0_0 .net "outData2", 31 0, L_000002362e942780;  alias, 1 drivers
v000002362e9aaec0_0 .net "regWrite", 0 0, L_000002362e9afd10;  alias, 1 drivers
v000002362e9ab000_0 .net "writeAddress", 4 0, L_000002362e9af950;  alias, 1 drivers
v000002362e9aaf60_0 .net "writeData", 31 0, L_000002362ea0c1b0;  alias, 1 drivers
L_000002362e9afdb0 .array/port v000002362e9abb40, L_000002362e9b0ad0;
L_000002362e9b0ad0 .concat [ 5 2 0 0], v000002362e9af770_0, L_000002362e9b1058;
L_000002362e9b0710 .array/port v000002362e9abb40, L_000002362e9af4f0;
L_000002362e9af4f0 .concat [ 5 2 0 0], v000002362e9af3b0_0, L_000002362e9b10a0;
S_000002362e8db4a0 .scope module, "se" "SignExtend" 3 335, 4 122 0, S_000002362e8eb910;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "unextended";
    .port_info 1 /OUTPUT 32 "extended";
P_000002362e888d70 .param/l "FROM_WIDTH" 0 4 123, +C4<00000000000000000000000000010000>;
P_000002362e888da8 .param/l "TO_WIDTH" 0 4 123, +C4<00000000000000000000000000100000>;
v000002362e9ab0a0_0 .net "extended", 31 0, L_000002362e9afe50;  alias, 1 drivers
v000002362e9ab140_0 .net "unextended", 15 0, L_000002362e9b0170;  1 drivers
L_000002362e9afe50 .extend/s 32, L_000002362e9b0170;
S_000002362e907f60 .scope task, "tick" "tick" 2 6, 2 6 0, S_000002362e94d900;
 .timescale 0 0;
TD_MIPSSingleCycle_tb.tick ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002362e9afbd0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002362e9afbd0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002362e9afbd0_0, 0, 1;
    %end;
    .scope S_000002362e8dda20;
T_3 ;
    %wait E_000002362e939e80;
    %load/vec4 v000002362e9ab6e0_0;
    %assign/vec4 v000002362e9abc80_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000002362e8db310;
T_4 ;
    %wait E_000002362e939e80;
    %load/vec4 v000002362e9aaec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002362e9aaf60_0;
    %load/vec4 v000002362e9ab000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002362e8dd890;
T_5 ;
    %wait E_000002362e939080;
    %load/vec4 v000002362e9aa2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 131103, 0, 19;
    %assign/vec4 v000002362e9aa920_0, 0;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 20513, 0, 19;
    %assign/vec4 v000002362e9aa920_0, 0;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 16707, 0, 19;
    %assign/vec4 v000002362e9aa920_0, 0;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 6, 0, 19;
    %assign/vec4 v000002362e9aa920_0, 0;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 2056, 0, 19;
    %assign/vec4 v000002362e9aa920_0, 0;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 11, 0, 19;
    %assign/vec4 v000002362e9aa920_0, 0;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 16387, 0, 19;
    %assign/vec4 v000002362e9aa920_0, 0;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 16387, 0, 19;
    %assign/vec4 v000002362e9aa920_0, 0;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 16577, 0, 19;
    %assign/vec4 v000002362e9aa920_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002362e8e17d0;
T_6 ;
    %wait E_000002362e939980;
    %load/vec4 v000002362e9ab640_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002362e9abdc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002362e9ab640_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000002362e9abdc0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002362e9ab640_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000002362e9abdc0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000002362e9ab640_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v000002362e9abdc0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000002362e9ab640_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v000002362e9aa100_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002362e9abdc0_0, 0;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000002362e9abdc0_0, 0;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v000002362e9abdc0_0, 0;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002362e9abdc0_0, 0;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000002362e9abdc0_0, 0;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002362e9abdc0_0, 0;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002362e8ebaa0;
T_7 ;
    %wait E_000002362e939740;
    %load/vec4 v000002362e9aa880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002362e9ab280_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v000002362e9abf00_0;
    %pad/u 33;
    %load/vec4 v000002362e9aa060_0;
    %pad/u 33;
    %and;
    %store/vec4 v000002362e9aae20_0, 0, 33;
    %load/vec4 v000002362e9aae20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002362e9ab280_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v000002362e9abf00_0;
    %pad/u 33;
    %load/vec4 v000002362e9aa060_0;
    %pad/u 33;
    %or;
    %store/vec4 v000002362e9aae20_0, 0, 33;
    %load/vec4 v000002362e9aae20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002362e9ab280_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000002362e9abf00_0;
    %pad/u 33;
    %load/vec4 v000002362e9aa060_0;
    %pad/u 33;
    %add;
    %load/vec4 v000002362e9abbe0_0;
    %parti/s 1, 0, 2;
    %pad/u 33;
    %add;
    %store/vec4 v000002362e9aae20_0, 0, 33;
    %load/vec4 v000002362e9aae20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002362e9ab280_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000002362e9abf00_0;
    %pad/u 33;
    %load/vec4 v000002362e9aa060_0;
    %pad/u 33;
    %sub;
    %store/vec4 v000002362e9aae20_0, 0, 33;
    %load/vec4 v000002362e9aae20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002362e9ab280_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002362e8eb910;
T_8 ;
    %wait E_000002362e938e80;
    %load/vec4 v000002362e9ac610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000002362e9af770_0, 0, 5;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000002362e9af3b0_0, 0, 5;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000002362e9afc70_0, 0, 5;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 5, 6, 4;
    %store/vec4 v000002362e9b0e90_0, 0, 5;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 6, 0, 2;
    %store/vec4 v000002362e9ace30_0, 0, 6;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000002362e9af770_0, 0, 5;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000002362e9af3b0_0, 0, 5;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000002362e9acd90_0, 0, 16;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000002362e9af770_0, 0, 5;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000002362e9af3b0_0, 0, 5;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000002362e9acd90_0, 0, 16;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000002362e9af770_0, 0, 5;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000002362e9af3b0_0, 0, 5;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000002362e9acd90_0, 0, 16;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v000002362e9ade70_0;
    %parti/s 26, 0, 2;
    %pad/u 16;
    %store/vec4 v000002362e9acd90_0, 0, 16;
    %jmp T_8.6;
T_8.5 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002362e8eb910;
T_9 ;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v000002362e9b02b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002362e9addd0_0, 0;
    %end;
    .thread T_9;
    .scope S_000002362e8eb910;
T_10 ;
    %end;
    .thread T_10;
    .scope S_000002362e8eb910;
T_11 ;
    %wait E_000002362e938c80;
    %load/vec4 v000002362e9ac930_0;
    %parti/s 1, 11, 5;
    %load/vec4 v000002362e9ac930_0;
    %parti/s 1, 10, 5;
    %or;
    %load/vec4 v000002362e9b0350_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000002362e9ad3d0_0;
    %store/vec4 v000002362e9b02b0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002362e9acb10_0;
    %store/vec4 v000002362e9b02b0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002362e8eb910;
T_12 ;
    %wait E_000002362e938a80;
    %load/vec4 v000002362e9ac930_0;
    %parti/s 1, 9, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000002362e9adf10_0;
    %store/vec4 v000002362e9b02b0_0, 0, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002362e94d900;
T_13 ;
    %wait E_000002362e938c40;
    %load/vec4 v000002362e9b0cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000002362e9aff90_0;
    %pad/u 33;
    %subi 4194304, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002362e9b0670, 4;
    %assign/vec4 v000002362e9af630_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002362e94d900;
T_14 ;
    %wait E_000002362e9395c0;
    %load/vec4 v000002362e9af1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002362e9b0df0_0;
    %pad/u 33;
    %subi 268500992, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002362e9af090, 4;
    %assign/vec4 v000002362e9b0490_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002362e94d900;
T_15 ;
    %wait E_000002362e939e80;
    %load/vec4 v000002362e9b07b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002362e9af270_0;
    %load/vec4 v000002362e9b0df0_0;
    %pad/u 33;
    %subi 268500992, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9af090, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002362e94d900;
T_16 ;
    %fork TD_MIPSSingleCycle_tb.printHeader, S_000002362e8d9810;
    %join;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9abb40, 0, 4;
    %pushi/vec4 604504164, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9b0670, 0, 4;
    %pushi/vec4 604569800, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9b0670, 0, 4;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9b0670, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27753, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539259952, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540094512, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9b05d0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27753, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539259953, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540160048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9b05d0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 6382692, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539259954, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539259952, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539259953, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002362e9b05d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002362e9b0530_0, 0, 32;
T_16.0 ;
    %load/vec4 v000002362e9b0530_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_16.1, 5;
    %fork TD_MIPSSingleCycle_tb.tick, S_000002362e907f60;
    %join;
    %fork TD_MIPSSingleCycle_tb.printRow, S_000002362e8d99a0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002362e9b0530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002362e9b0530_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %fork TD_MIPSSingleCycle_tb.tick, S_000002362e907f60;
    %join;
    %fork TD_MIPSSingleCycle_tb.printRow, S_000002362e8d99a0;
    %join;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "MIPSSingleCycle_tb.v";
    "./MIPSSingleCycle.v";
    "./MIPSComponents.v";
