$date
	Thu Jun 08 09:12:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module atrasa_clk_3x1_tb $end
$var wire 1 ! clk_out_tb $end
$var reg 1 " clk_tb $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 ! clk_out $end
$var reg 2 # counter [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 #
0"
0!
$end
#5
1!
b0 #
1"
#10
0"
#15
0!
b1 #
1"
#20
0"
#25
b10 #
1"
#30
0"
#35
1!
b0 #
1"
#40
0"
#45
0!
b1 #
1"
#50
0"
#55
b10 #
1"
#60
0"
#65
1!
b0 #
1"
#70
0"
#75
0!
b1 #
1"
#80
0"
#85
b10 #
1"
#90
0"
#95
1!
b0 #
1"
#100
0"
