// Seed: 2054803480
module module_0;
  tri1 id_2, id_3 = 1;
  wire id_4;
  assign module_2.type_1 = 0;
  wire id_5 = id_1;
  parameter id_6 = id_6;
endmodule
macromodule module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_1 = 1'b0;
endmodule
program module_2 (
    input wor   id_0,
    input uwire id_1,
    input tri0  id_2,
    input tri1  id_3
);
  tri id_5, id_6, id_7;
  assign id_6 = id_7;
  reg id_8, id_9, id_10, id_11;
  module_0 modCall_1 ();
  reg id_12, id_13, id_14 = id_10, id_15;
  wand id_16 = 1 < id_5;
  assign id_13 = id_8;
  always_comb id_15 <= #1{id_8};
endmodule
