

================================================================
== Vitis HLS Report for 'delete_top_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Wed Jan 29 19:17:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        DELETE_Q
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      61|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|     172|    -|
|Register             |        -|     -|      265|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      265|     233|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0       |       and|   0|  0|   2|           1|           1|
    |ap_condition_218                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_281                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_288                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state1          |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_74_p3                 |       and|   0|  0|   2|           1|           0|
    |icmp_ln32_fu_195_p2                    |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001              |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  61|          43|          43|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_e_phi_fu_170_p4  |  14|          3|    1|          3|
    |e_2_reg_178                 |  14|          3|    1|          3|
    |e_reg_167                   |   9|          2|    1|          2|
    |i_col1_strm_TDATA_blk_n     |   9|          2|    1|          2|
    |i_col2_strm_TDATA_blk_n     |   9|          2|    1|          2|
    |i_col3_strm_TDATA_blk_n     |   9|          2|    1|          2|
    |i_d_key1_strm_TDATA_blk_n   |   9|          2|    1|          2|
    |i_e_strm_TDATA_blk_n        |   9|          2|    1|          2|
    |i_hash_strm_TDATA_blk_n     |   9|          2|    1|          2|
    |i_payload_strm_TDATA_blk_n  |   9|          2|    1|          2|
    |o_col1_strm_TDATA_blk_n     |   9|          2|    1|          2|
    |o_col2_strm_TDATA_blk_n     |   9|          2|    1|          2|
    |o_col3_strm_TDATA_blk_n     |   9|          2|    1|          2|
    |o_e_strm_TDATA_blk_n        |   9|          2|    1|          2|
    |o_hash_strm_TDATA_blk_n     |   9|          2|    1|          2|
    |o_payload_strm_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 172|         38|   18|         38|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |    1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |    1|   0|    1|          0|
    |ap_done_reg                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |    1|   0|    1|          0|
    |col1_reg_210                               |   32|   0|   32|          0|
    |e_2_reg_178                                |    1|   0|    1|          0|
    |e_reg_167                                  |    1|   0|    1|          0|
    |i_col2_strm_read_reg_215                   |   32|   0|   32|          0|
    |i_col3_strm_read_reg_220                   |   32|   0|   32|          0|
    |i_hash_strm_read_reg_205                   |   32|   0|   32|          0|
    |i_payload_strm_read_reg_225                |  128|   0|  128|          0|
    |icmp_ln32_reg_230                          |    1|   0|    1|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      |  265|   0|  265|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  delete_top_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  delete_top_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  delete_top_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  delete_top_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  delete_top_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  delete_top_Pipeline_VITIS_LOOP_24_1|  return value|
|i_e_strm_TVALID        |   in|    1|        axis|                             i_e_strm|       pointer|
|i_e_strm_TDATA         |   in|    8|        axis|                             i_e_strm|       pointer|
|i_e_strm_TREADY        |  out|    1|        axis|                             i_e_strm|       pointer|
|i_hash_strm_TVALID     |   in|    1|        axis|                          i_hash_strm|       pointer|
|i_hash_strm_TDATA      |   in|   32|        axis|                          i_hash_strm|       pointer|
|i_hash_strm_TREADY     |  out|    1|        axis|                          i_hash_strm|       pointer|
|i_col1_strm_TVALID     |   in|    1|        axis|                          i_col1_strm|       pointer|
|i_col1_strm_TDATA      |   in|   32|        axis|                          i_col1_strm|       pointer|
|i_col1_strm_TREADY     |  out|    1|        axis|                          i_col1_strm|       pointer|
|i_col2_strm_TVALID     |   in|    1|        axis|                          i_col2_strm|       pointer|
|i_col2_strm_TDATA      |   in|   32|        axis|                          i_col2_strm|       pointer|
|i_col2_strm_TREADY     |  out|    1|        axis|                          i_col2_strm|       pointer|
|i_col3_strm_TVALID     |   in|    1|        axis|                          i_col3_strm|       pointer|
|i_col3_strm_TDATA      |   in|   32|        axis|                          i_col3_strm|       pointer|
|i_col3_strm_TREADY     |  out|    1|        axis|                          i_col3_strm|       pointer|
|i_payload_strm_TVALID  |   in|    1|        axis|                       i_payload_strm|       pointer|
|i_payload_strm_TDATA   |   in|  128|        axis|                       i_payload_strm|       pointer|
|i_payload_strm_TREADY  |  out|    1|        axis|                       i_payload_strm|       pointer|
|i_d_key1_strm_TVALID   |   in|    1|        axis|                        i_d_key1_strm|       pointer|
|i_d_key1_strm_TDATA    |   in|   32|        axis|                        i_d_key1_strm|       pointer|
|i_d_key1_strm_TREADY   |  out|    1|        axis|                        i_d_key1_strm|       pointer|
|o_hash_strm_TREADY     |   in|    1|        axis|                          o_hash_strm|       pointer|
|o_hash_strm_TDATA      |  out|   32|        axis|                          o_hash_strm|       pointer|
|o_hash_strm_TVALID     |  out|    1|        axis|                          o_hash_strm|       pointer|
|o_col1_strm_TREADY     |   in|    1|        axis|                          o_col1_strm|       pointer|
|o_col1_strm_TDATA      |  out|   32|        axis|                          o_col1_strm|       pointer|
|o_col1_strm_TVALID     |  out|    1|        axis|                          o_col1_strm|       pointer|
|o_col2_strm_TREADY     |   in|    1|        axis|                          o_col2_strm|       pointer|
|o_col2_strm_TDATA      |  out|   32|        axis|                          o_col2_strm|       pointer|
|o_col2_strm_TVALID     |  out|    1|        axis|                          o_col2_strm|       pointer|
|o_col3_strm_TREADY     |   in|    1|        axis|                          o_col3_strm|       pointer|
|o_col3_strm_TDATA      |  out|   32|        axis|                          o_col3_strm|       pointer|
|o_col3_strm_TVALID     |  out|    1|        axis|                          o_col3_strm|       pointer|
|o_payload_strm_TREADY  |   in|    1|        axis|                       o_payload_strm|       pointer|
|o_payload_strm_TDATA   |  out|  128|        axis|                       o_payload_strm|       pointer|
|o_payload_strm_TVALID  |  out|    1|        axis|                       o_payload_strm|       pointer|
|o_e_strm_TREADY        |   in|    1|        axis|                             o_e_strm|       pointer|
|o_e_strm_TDATA         |  out|    8|        axis|                             o_e_strm|       pointer|
|o_e_strm_TVALID        |  out|    1|        axis|                             o_e_strm|       pointer|
|empty                  |   in|    1|     ap_none|                                empty|        scalar|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %o_e_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %o_payload_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o_col3_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o_col2_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o_col1_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o_hash_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_d_key1_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %i_e_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %i_payload_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_col3_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_col2_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_col1_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_hash_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 19 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.36ns)   --->   "%br_ln24 = br void %while.cond.i" [../DELETE_Q.cpp:24->../DELETE_Q.cpp:166]   --->   Operation 20 'br' 'br_ln24' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%e = phi i1 %tmp_1, void %newFuncRoot, i1 %e_2, void %if.end5.i"   --->   Operation 21 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %e, void %while.body.i, void %_ZN2xf8database7details8delete_18delete_1ILi32ELi32ELi128ELi32EEEvRN3hls6streamI7ap_uintIXT_EELi0EEERNS5_IS6_IXT0_EELi0EEESC_SC_RNS5_IS6_IXT1_EELi0EEERNS5_IbLi0EEERNS5_IS6_IXT2_EELi0EEES9_SC_SC_SC_SF_SH_.exit.exitStub" [../DELETE_Q.cpp:24->../DELETE_Q.cpp:166]   --->   Operation 22 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.36ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %i_e_strm, i32 1" [../DELETE_Q.cpp:41->../DELETE_Q.cpp:166]   --->   Operation 23 'nbreadreq' 'tmp' <Predicate = (!e)> <Delay = 0.36> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.47> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.36ns)   --->   "%br_ln41 = br i1 %tmp, void %if.end5.i, void %if.then3.i" [../DELETE_Q.cpp:41->../DELETE_Q.cpp:166]   --->   Operation 24 'br' 'br_ln41' <Predicate = (!e)> <Delay = 0.36>
ST_1 : Operation 25 [1/1] (0.06ns)   --->   "%i_e_strm_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %i_e_strm" [../DELETE_Q.cpp:42->../DELETE_Q.cpp:166]   --->   Operation 25 'read' 'i_e_strm_read' <Predicate = (!e & tmp)> <Delay = 0.06> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.47> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%e_1 = trunc i8 %i_e_strm_read" [../DELETE_Q.cpp:42->../DELETE_Q.cpp:166]   --->   Operation 26 'trunc' 'e_1' <Predicate = (!e & tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%br_ln43 = br void %if.end5.i" [../DELETE_Q.cpp:43->../DELETE_Q.cpp:166]   --->   Operation 27 'br' 'br_ln43' <Predicate = (!e & tmp)> <Delay = 0.36>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%e_2 = phi i1 %e_1, void %if.then3.i, i1 0, void %if.end.i"   --->   Operation 28 'phi' 'e_2' <Predicate = (!e)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln24 = br void %while.cond.i" [../DELETE_Q.cpp:24->../DELETE_Q.cpp:166]   --->   Operation 29 'br' 'br_ln24' <Predicate = (!e)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.86>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../DELETE_Q.cpp:25->../DELETE_Q.cpp:166]   --->   Operation 30 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../DELETE_Q.cpp:24->../DELETE_Q.cpp:166]   --->   Operation 31 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.07ns)   --->   "%i_hash_strm_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %i_hash_strm" [../DELETE_Q.cpp:25->../DELETE_Q.cpp:166]   --->   Operation 32 'read' 'i_hash_strm_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 33 [1/1] (0.07ns)   --->   "%col1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %i_col1_strm" [../DELETE_Q.cpp:26->../DELETE_Q.cpp:166]   --->   Operation 33 'read' 'col1' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 34 [1/1] (0.07ns)   --->   "%i_col2_strm_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %i_col2_strm" [../DELETE_Q.cpp:27->../DELETE_Q.cpp:166]   --->   Operation 34 'read' 'i_col2_strm_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 35 [1/1] (0.07ns)   --->   "%i_col3_strm_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %i_col3_strm" [../DELETE_Q.cpp:28->../DELETE_Q.cpp:166]   --->   Operation 35 'read' 'i_col3_strm_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 36 [1/1] (0.06ns)   --->   "%i_payload_strm_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %i_payload_strm" [../DELETE_Q.cpp:29->../DELETE_Q.cpp:166]   --->   Operation 36 'read' 'i_payload_strm_read' <Predicate = true> <Delay = 0.06> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.74> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 37 [1/1] (0.07ns)   --->   "%d_key1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %i_d_key1_strm" [../DELETE_Q.cpp:30->../DELETE_Q.cpp:166]   --->   Operation 37 'read' 'd_key1' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i32 %col1, i32 %d_key1" [../DELETE_Q.cpp:32->../DELETE_Q.cpp:166]   --->   Operation 38 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %if.then.i, void %if.end.i" [../DELETE_Q.cpp:32->../DELETE_Q.cpp:166]   --->   Operation 39 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.36ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (e)> <Delay = 0.36>

State 3 <SV = 2> <Delay = 0.61>
ST_3 : Operation 40 [1/1] (0.47ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %o_hash_strm, i32 %i_hash_strm_read" [../DELETE_Q.cpp:33->../DELETE_Q.cpp:166]   --->   Operation 40 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.47> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 41 [1/1] (0.47ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %o_col1_strm, i32 %col1" [../DELETE_Q.cpp:34->../DELETE_Q.cpp:166]   --->   Operation 41 'write' 'write_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.47> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 42 [1/1] (0.47ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %o_col2_strm, i32 %i_col2_strm_read" [../DELETE_Q.cpp:35->../DELETE_Q.cpp:166]   --->   Operation 42 'write' 'write_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.47> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 43 [1/1] (0.47ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %o_col3_strm, i32 %i_col3_strm_read" [../DELETE_Q.cpp:36->../DELETE_Q.cpp:166]   --->   Operation 43 'write' 'write_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.47> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 44 [1/1] (0.61ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %o_payload_strm, i128 %i_payload_strm_read" [../DELETE_Q.cpp:37->../DELETE_Q.cpp:166]   --->   Operation 44 'write' 'write_ln37' <Predicate = (!icmp_ln32)> <Delay = 0.61> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.74> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 45 [1/1] (0.36ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %o_e_strm, i8 0" [../DELETE_Q.cpp:38->../DELETE_Q.cpp:166]   --->   Operation 45 'write' 'write_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.47> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln39 = br void %if.end.i" [../DELETE_Q.cpp:39->../DELETE_Q.cpp:166]   --->   Operation 46 'br' 'br_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_e_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_hash_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_col1_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_col2_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_col3_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_payload_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_d_key1_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_hash_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_col1_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_col2_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_col3_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_payload_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_e_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
tmp_1               (read         ) [ 0000]
br_ln24             (br           ) [ 0000]
e                   (phi          ) [ 0111]
br_ln24             (br           ) [ 0000]
tmp                 (nbreadreq    ) [ 0111]
br_ln41             (br           ) [ 0000]
i_e_strm_read       (read         ) [ 0000]
e_1                 (trunc        ) [ 0000]
br_ln43             (br           ) [ 0000]
e_2                 (phi          ) [ 0100]
br_ln24             (br           ) [ 0100]
specpipeline_ln25   (specpipeline ) [ 0000]
specloopname_ln24   (specloopname ) [ 0000]
i_hash_strm_read    (read         ) [ 0101]
col1                (read         ) [ 0101]
i_col2_strm_read    (read         ) [ 0101]
i_col3_strm_read    (read         ) [ 0101]
i_payload_strm_read (read         ) [ 0101]
d_key1              (read         ) [ 0000]
icmp_ln32           (icmp         ) [ 0101]
br_ln32             (br           ) [ 0000]
write_ln33          (write        ) [ 0000]
write_ln34          (write        ) [ 0000]
write_ln35          (write        ) [ 0000]
write_ln36          (write        ) [ 0000]
write_ln37          (write        ) [ 0000]
write_ln38          (write        ) [ 0000]
br_ln39             (br           ) [ 0000]
ret_ln0             (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_e_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_e_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_hash_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_hash_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i_col1_strm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_col1_strm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i_col2_strm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_col2_strm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i_col3_strm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_col3_strm"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i_payload_strm">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_payload_strm"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="i_d_key1_strm">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_d_key1_strm"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="o_hash_strm">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_hash_strm"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="o_col1_strm">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_col1_strm"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="o_col2_strm">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_col2_strm"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="o_col3_strm">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_col3_strm"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="o_payload_strm">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_payload_strm"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_e_strm">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_e_strm"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_e_strm_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_e_strm_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_hash_strm_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_hash_strm_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="col1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_col2_strm_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_col2_strm_read/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_col3_strm_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_col3_strm_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_payload_strm_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="128" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_payload_strm_read/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="d_key1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_key1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln33_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="1"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln34_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln35_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln36_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="1"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln37_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="128" slack="0"/>
<pin id="155" dir="0" index="2" bw="128" slack="1"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln38_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="e_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="e (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="e_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e/1 "/>
</bind>
</comp>

<comp id="178" class="1005" name="e_2_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="e_2 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="e_2_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="e_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="e_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln32_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_hash_strm_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_hash_strm_read "/>
</bind>
</comp>

<comp id="210" class="1005" name="col1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col1 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_col2_strm_read_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_col2_strm_read "/>
</bind>
</comp>

<comp id="220" class="1005" name="i_col3_strm_read_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_col3_strm_read "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_payload_strm_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="128" slack="1"/>
<pin id="227" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="i_payload_strm_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="icmp_ln32_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="44" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="56" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="56" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="58" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="60" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="60" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="60" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="62" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="64" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="66" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="176"><net_src comp="68" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="181"><net_src comp="178" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="82" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="199"><net_src comp="94" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="118" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="74" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="88" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="213"><net_src comp="94" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="218"><net_src comp="100" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="223"><net_src comp="106" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="228"><net_src comp="112" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="233"><net_src comp="195" pin="2"/><net_sink comp="230" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i_e_strm | {}
	Port: i_hash_strm | {}
	Port: i_col1_strm | {}
	Port: i_col2_strm | {}
	Port: i_col3_strm | {}
	Port: i_payload_strm | {}
	Port: i_d_key1_strm | {}
	Port: o_hash_strm | {3 }
	Port: o_col1_strm | {3 }
	Port: o_col2_strm | {3 }
	Port: o_col3_strm | {3 }
	Port: o_payload_strm | {3 }
	Port: o_e_strm | {3 }
 - Input state : 
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : empty | {1 }
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : i_e_strm | {1 }
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : i_hash_strm | {2 }
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : i_col1_strm | {2 }
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : i_col2_strm | {2 }
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : i_col3_strm | {2 }
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : i_payload_strm | {2 }
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : i_d_key1_strm | {2 }
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : o_hash_strm | {}
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : o_col1_strm | {}
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : o_col2_strm | {}
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : o_col3_strm | {}
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : o_payload_strm | {}
	Port: delete_top_Pipeline_VITIS_LOOP_24_1 : o_e_strm | {}
  - Chain level:
	State 1
		e : 1
		br_ln24 : 2
		e_2 : 1
	State 2
		br_ln32 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln32_fu_195        |    0    |    39   |
|----------|---------------------------------|---------|---------|
|          |         tmp_1_read_fu_68        |    0    |    0    |
|          |     i_e_strm_read_read_fu_82    |    0    |    0    |
|          |   i_hash_strm_read_read_fu_88   |    0    |    0    |
|   read   |         col1_read_fu_94         |    0    |    0    |
|          |   i_col2_strm_read_read_fu_100  |    0    |    0    |
|          |   i_col3_strm_read_read_fu_106  |    0    |    0    |
|          | i_payload_strm_read_read_fu_112 |    0    |    0    |
|          |        d_key1_read_fu_118       |    0    |    0    |
|----------|---------------------------------|---------|---------|
| nbreadreq|       tmp_nbreadreq_fu_74       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |     write_ln33_write_fu_124     |    0    |    0    |
|          |     write_ln34_write_fu_131     |    0    |    0    |
|   write  |     write_ln35_write_fu_138     |    0    |    0    |
|          |     write_ln36_write_fu_145     |    0    |    0    |
|          |     write_ln37_write_fu_152     |    0    |    0    |
|          |     write_ln38_write_fu_159     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |            e_1_fu_190           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    39   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        col1_reg_210       |   32   |
|        e_2_reg_178        |    1   |
|         e_reg_167         |    1   |
|  i_col2_strm_read_reg_215 |   32   |
|  i_col3_strm_read_reg_220 |   32   |
|  i_hash_strm_read_reg_205 |   32   |
|i_payload_strm_read_reg_225|   128  |
|     icmp_ln32_reg_230     |    1   |
|        tmp_reg_201        |    1   |
+---------------------------+--------+
|           Total           |   260  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   39   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   260  |    -   |
+-----------+--------+--------+
|   Total   |   260  |   39   |
+-----------+--------+--------+
