// Seed: 1456197488
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wire id_7;
endmodule
module module_1;
  wire id_2;
  reg  id_3;
  tri0 id_4;
  wand id_5 = 1;
  always @(posedge 1'b0 or id_3) id_3 <= id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5
  );
  assign id_3 = 1;
  assign id_4 = 1 < "";
endmodule
