Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date              : Sun Sep  6 14:33:14 2020
| Host              : DESKTOP-APERTURE running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.272   -21665.414                  45768               189730        0.010        0.000                      0               189730        0.166        0.000                       0                 64090  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           -1.272   -21665.414                  45768               189634        0.010        0.000                      0               189634        0.166        0.000                       0                 64090  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 1.841        0.000                      0                   96        0.186        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :        45768  Failing Endpoints,  Worst Slack       -1.272ns,  Total Violation   -21665.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.272ns  (required time - arrival time)
  Source:                 design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/icmp_ln120_reg_22973_pp0_iter2_reg_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_9_reg_1108_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.135ns (3.384%)  route 3.854ns (96.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 5.445 - 3.333 ) 
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.223ns (routing 1.014ns, distribution 1.209ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.916ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.223     2.430    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/ap_clk
    SLICE_X35Y53         FDRE                                         r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/icmp_ln120_reg_22973_pp0_iter2_reg_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.527 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/icmp_ln120_reg_22973_pp0_iter2_reg_reg[0]_rep__14/Q
                         net (fo=132, routed)         2.763     5.290    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/DSP_A_B_DATA_INST
    SLICE_X23Y173        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     5.328 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_9_reg_1108_reg_i_1__2/O
                         net (fo=20, routed)          1.091     6.419    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_9_reg_1108_reg/A[25]
    DSP48E2_X1Y54        DSP_A_B_DATA                                 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_9_reg_1108_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.945     5.445    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_9_reg_1108_reg/CLK
    DSP48E2_X1Y54        DSP_A_B_DATA                                 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_9_reg_1108_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.138     5.583    
                         clock uncertainty           -0.104     5.479    
    DSP48E2_X1Y54        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[25])
                                                     -0.332     5.147    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_9_reg_1108_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.147    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                 -1.272    

Slack (VIOLATED) :        -1.272ns  (required time - arrival time)
  Source:                 design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/icmp_ln47_reg_25795_pp0_iter1_reg_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/r_V_51_reg_95_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.308ns (29.727%)  route 3.092ns (70.273%))
  Logic Levels:           10  (CARRY8=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 5.495 - 3.333 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.014ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.995ns (routing 0.916ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.229     2.436    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_clk
    SLICE_X31Y94         FDRE                                         r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/icmp_ln47_reg_25795_pp0_iter1_reg_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.533 f  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/icmp_ln47_reg_25795_pp0_iter1_reg_reg[0]_replica_1/Q
                         net (fo=6, routed)           0.434     2.967    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6853/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/icmp_ln47_reg_25795_pp0_iter1_reg_reg_n_8_[0]_repN_1_alias
    SLICE_X25Y99         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.006 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6853/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__84_i_26__16/O
                         net (fo=129, routed)         1.145     4.151    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__84_1
    SLICE_X29Y133        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     4.252 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__84_i_24__14/O
                         net (fo=21, routed)          0.592     4.844    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/grp_MAC_16_16_fu_6909_w1_V[1]
    SLICE_X34Y134        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     4.992 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__87_i_1__10/O
                         net (fo=2, routed)           0.115     5.107    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__87_i_1__10_n_8
    SLICE_X33Y134        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     5.207 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__87_i_5__10/O
                         net (fo=1, routed)           0.011     5.218    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__87_i_5__10_n_8
    SLICE_X33Y134        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     5.366 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__87/CO[7]
                         net (fo=1, routed)           0.028     5.394    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__87_n_8
    SLICE_X33Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.523 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__88/O[6]
                         net (fo=4, routed)           0.411     5.934    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__88_n_17
    SLICE_X28Y135        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144     6.078 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__94_i_18__10/O
                         net (fo=1, routed)           0.279     6.357    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__94_i_18__10_n_8
    SLICE_X29Y135        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     6.505 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__94_i_10__10/O
                         net (fo=1, routed)           0.017     6.522    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__94_i_10__10_n_8
    SLICE_X29Y135        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     6.672 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__94/CO[7]
                         net (fo=1, routed)           0.028     6.700    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__94_n_8
    SLICE_X29Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     6.804 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/p__95/O[3]
                         net (fo=1, routed)           0.032     6.836    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/SkyNet_mul_mul_9sfYi_U126_n_8
    SLICE_X29Y136        FDRE                                         r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/r_V_51_reg_95_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.995     5.495    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/ap_clk
    SLICE_X29Y136        FDRE                                         r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/r_V_51_reg_95_reg[19]/C
                         clock pessimism              0.146     5.641    
                         clock uncertainty           -0.104     5.537    
    SLICE_X29Y136        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     5.564    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6909/r_V_51_reg_95_reg[19]
  -------------------------------------------------------------------
                         required time                          5.564    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                 -1.272    

Slack (VIOLATED) :        -1.270ns  (required time - arrival time)
  Source:                 design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rdata/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/FM_buf1_V_19_U/SkyNet_FM_buf1_V_0_ram_U/ram_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.668ns (16.784%)  route 3.312ns (83.216%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 5.503 - 3.333 ) 
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.014ns, distribution 1.172ns)
  Clock Net Delay (Destination): 2.003ns (routing 0.916ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.186     2.393    design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X16Y92         FDRE                                         r  design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rdata/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.489 r  design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rdata/state_reg[0]/Q
                         net (fo=31, routed)          0.576     3.065    design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/SkyNet_urem_12ns_cud_U1291/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_enable_reg_pp0_iter22_reg_0[0]
    SLICE_X14Y88         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     3.213 r  design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/SkyNet_urem_12ns_cud_U1291/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_enable_reg_pp0_iter16_i_1/O
                         net (fo=73, routed)          0.561     3.774    design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/ap_enable_reg_pp0_iter16_reg_0
    SLICE_X15Y87         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     3.813 r  design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/ram_reg_bram_0_i_49__14/O
                         net (fo=21, routed)          0.470     4.283    design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/ap_CS_fsm_reg[1]_0
    SLICE_X21Y84         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.347 r  design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/ram_reg_bram_0_i_34__30/O
                         net (fo=11, routed)          0.458     4.805    design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/icmp_ln879_2_reg_4136_pp0_iter23_reg_reg[0]__0_0
    SLICE_X25Y68         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.952 r  design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/ram_reg_bram_0_i_19__29/O
                         net (fo=2, routed)           0.197     5.149    design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/ram_reg_bram_0_3
    SLICE_X25Y69         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     5.323 r  design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/ram_reg_bram_0_i_11__102/O
                         net (fo=8, routed)           1.050     6.373    design_1_i/SkyNet_0/inst/FM_buf1_V_19_U/SkyNet_FM_buf1_V_0_ram_U/WEBWE[0]
    RAMB36_X4Y1          RAMB36E2                                     r  design_1_i/SkyNet_0/inst/FM_buf1_V_19_U/SkyNet_FM_buf1_V_0_ram_U/ram_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.003     5.503    design_1_i/SkyNet_0/inst/FM_buf1_V_19_U/SkyNet_FM_buf1_V_0_ram_U/ap_clk
    RAMB36_X4Y1          RAMB36E2                                     r  design_1_i/SkyNet_0/inst/FM_buf1_V_19_U/SkyNet_FM_buf1_V_0_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.138     5.641    
                         clock uncertainty           -0.104     5.537    
    RAMB36_X4Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[0])
                                                     -0.434     5.103    design_1_i/SkyNet_0/inst/FM_buf1_V_19_U/SkyNet_FM_buf1_V_0_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.103    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                 -1.270    

Slack (VIOLATED) :        -1.270ns  (required time - arrival time)
  Source:                 design_1_i/SkyNet_0/inst/co6_0_reg_1472_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ddr_offfset_reg_21087_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 2.590ns (59.241%)  route 1.782ns (40.759%))
  Logic Levels:           11  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 5.411 - 3.333 ) 
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 1.014ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.916ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.171     2.378    design_1_i/SkyNet_0/inst/ap_clk
    SLICE_X21Y111        FDRE                                         r  design_1_i/SkyNet_0/inst/co6_0_reg_1472_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y111        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.474 f  design_1_i/SkyNet_0/inst/co6_0_reg_1472_reg[1]/Q
                         net (fo=16, routed)          0.344     2.818    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdmb6_U973/SkyNet_mac_muladdmb6_DSP48_8_U/DSP_A_B_DATA_INST[1]
    SLICE_X20Y109        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.966 f  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdmb6_U973/SkyNet_mac_muladdmb6_DSP48_8_U/p_i_2__9/O
                         net (fo=2, routed)           0.691     3.657    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p/A[1]
    DSP48E2_X1Y66        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.898 r  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.898    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X1Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.996 r  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.996    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X1Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[1])
                                                      0.647     4.643 f  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     4.643    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p/DSP_MULTIPLIER.U<1>
    DSP48E2_X1Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.059     4.702 r  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     4.702    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p/DSP_M_DATA.U_DATA<1>
    DSP48E2_X1Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.699     5.401 f  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.401    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X1Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     5.542 r  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=3, routed)           0.614     6.156    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/p_n_112
    SLICE_X20Y149        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     6.256 r  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/ddr_offfset_reg_21087[9]_i_17/O
                         net (fo=1, routed)           0.014     6.270    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/ddr_offfset_reg_21087[9]_i_17_n_8
    SLICE_X20Y149        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.511 r  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/ddr_offfset_reg_21087_reg[9]_i_1/CO[7]
                         net (fo=1, routed)           0.060     6.571    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/ddr_offfset_reg_21087_reg[9]_i_1_n_8
    SLICE_X20Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.594 r  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/ddr_offfset_reg_21087_reg[17]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.622    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/ddr_offfset_reg_21087_reg[17]_i_1_n_8
    SLICE_X20Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.719 r  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/SkyNet_mac_muladdlbW_U972/SkyNet_mac_muladdlbW_DSP48_7_U/ddr_offfset_reg_21087_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.031     6.750    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ddr_offfset_fu_3642_p2[19]
    SLICE_X20Y151        FDRE                                         r  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ddr_offfset_reg_21087_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.911     5.411    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ap_clk
    SLICE_X20Y151        FDRE                                         r  design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ddr_offfset_reg_21087_reg[19]/C
                         clock pessimism              0.146     5.557    
                         clock uncertainty           -0.104     5.453    
    SLICE_X20Y151        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     5.480    design_1_i/SkyNet_0/inst/grp_Relu_Max_Pooling_fu_3272/ddr_offfset_reg_21087_reg[19]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                 -1.270    

Slack (VIOLATED) :        -1.270ns  (required time - arrival time)
  Source:                 design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_9_reg_1108_reg_i_1__2_psdsp_20/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Result_s_reg_1123_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.911ns (42.915%)  route 2.542ns (57.085%))
  Logic Levels:           10  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 5.505 - 3.333 ) 
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 1.014ns, distribution 1.170ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.916ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.184     2.391    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/ap_clk
    SLICE_X24Y167        FDRE                                         r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_9_reg_1108_reg_i_1__2_psdsp_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.488 f  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_9_reg_1108_reg_i_1__2_psdsp_20/Q
                         net (fo=1, routed)           0.459     2.947    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_10_fu_494_p2/B[0]
    DSP48E2_X2Y71        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B_ALU[0])
                                                      0.211     3.158 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_10_fu_494_p2/DSP_A_B_DATA_INST/B_ALU[0]
                         net (fo=1, routed)           0.000     3.158    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_10_fu_494_p2/DSP_A_B_DATA.B_ALU<0>
    DSP48E2_X2Y71        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[0]_ALU_OUT[2])
                                                      0.688     3.846 f  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_10_fu_494_p2/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     3.846    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_10_fu_494_p2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X2Y71        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     3.987 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_10_fu_494_p2/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.954     4.941    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/add_ln1192_10_fu_494_p2_n_111
    SLICE_X32Y112        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     5.004 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Val2_21_reg_1130[23]_i_25__0/O
                         net (fo=1, routed)           0.011     5.015    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Val2_21_reg_1130[23]_i_25__0_n_8
    SLICE_X32Y112        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.211 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Val2_21_reg_1130_reg[23]_i_19__0/CO[7]
                         net (fo=1, routed)           0.028     5.239    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Val2_21_reg_1130_reg[23]_i_19__0_n_8
    SLICE_X32Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     5.348 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Result_98_reg_1136_reg[0]_i_28__0/O[4]
                         net (fo=3, routed)           0.992     6.340    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/rhs_V_fu_538_p1[21]
    SLICE_X36Y74         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     6.454 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Result_s_reg_1123[0]_i_15__0/O
                         net (fo=1, routed)           0.012     6.466    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Result_s_reg_1123[0]_i_15__0_n_8
    SLICE_X36Y74         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     6.663 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Result_s_reg_1123_reg[0]_i_3__0/CO[7]
                         net (fo=1, routed)           0.028     6.691    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Result_s_reg_1123_reg[0]_i_3__0_n_8
    SLICE_X36Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.714 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Result_s_reg_1123_reg[0]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     6.742    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Result_s_reg_1123_reg[0]_i_2__0_n_8
    SLICE_X36Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     6.814 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Result_s_reg_1123_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.030     6.844    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/ret_V_fu_542_p2[32]
    SLICE_X36Y76         FDRE                                         r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Result_s_reg_1123_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.005     5.505    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/ap_clk
    SLICE_X36Y76         FDRE                                         r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Result_s_reg_1123_reg[0]/C
                         clock pessimism              0.146     5.651    
                         clock uncertainty           -0.104     5.547    
    SLICE_X36Y76         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     5.574    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4620/p_Result_s_reg_1123_reg[0]
  -------------------------------------------------------------------
                         required time                          5.574    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                 -1.270    

Slack (VIOLATED) :        -1.269ns  (required time - arrival time)
  Source:                 design_1_i/SkyNet_0/inst/FM_buf2_V_30_U/SkyNet_FM_buf2_V_0_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4332/r_V_46_reg_1078_reg/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.254ns (31.063%)  route 2.783ns (68.937%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 5.577 - 3.333 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.414ns (routing 1.014ns, distribution 1.400ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.916ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.414     2.621    design_1_i/SkyNet_0/inst/FM_buf2_V_30_U/SkyNet_FM_buf2_V_0_ram_U/ap_clk
    RAMB36_X4Y29         RAMB36E2                                     r  design_1_i/SkyNet_0/inst/FM_buf2_V_30_U/SkyNet_FM_buf2_V_0_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[0])
                                                      1.006     3.627 r  design_1_i/SkyNet_0/inst/FM_buf2_V_30_U/SkyNet_FM_buf2_V_0_ram_U/ram_reg_bram_0/DOUTPADOUTP[0]
                         net (fo=10, routed)          0.956     4.583    design_1_i/SkyNet_0/inst/FM_buf4_V_30_U/SkyNet_FM_buf1_V_0_ram_U/FM_buf2_V_30_q0[8]
    SLICE_X23Y104        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     4.683 r  design_1_i/SkyNet_0/inst/FM_buf4_V_30_U/SkyNet_FM_buf1_V_0_ram_U/r_V_46_reg_1078_reg_i_21/O
                         net (fo=1, routed)           0.114     4.797    design_1_i/SkyNet_0/inst/FM_buf4_V_30_U/SkyNet_FM_buf1_V_0_ram_U/r_V_46_reg_1078_reg_i_21_n_8
    SLICE_X23Y104        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     4.945 r  design_1_i/SkyNet_0/inst/FM_buf4_V_30_U/SkyNet_FM_buf1_V_0_ram_U/r_V_46_reg_1078_reg_i_1__14/O
                         net (fo=124, routed)         1.713     6.658    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4332/r_V_46_reg_1078_reg/B[13]
    DSP48E2_X4Y59        DSP_A_B_DATA                                 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4332/r_V_46_reg_1078_reg/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.077     5.577    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4332/r_V_46_reg_1078_reg/CLK
    DSP48E2_X4Y59        DSP_A_B_DATA                                 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4332/r_V_46_reg_1078_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.206     5.783    
                         clock uncertainty           -0.104     5.680    
    DSP48E2_X4Y59        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[13])
                                                     -0.291     5.389    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_compute_engine_16_fu_4332/r_V_46_reg_1078_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.389    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                 -1.269    

Slack (VIOLATED) :        -1.268ns  (required time - arrival time)
  Source:                 design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rdata/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/FM_buf1_V_26_U/SkyNet_FM_buf1_V_0_ram_U/ram_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.509ns (12.409%)  route 3.593ns (87.591%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 5.619 - 3.333 ) 
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.014ns, distribution 1.172ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.916ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.186     2.393    design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X16Y92         FDRE                                         r  design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rdata/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.489 r  design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/rs_rdata/state_reg[0]/Q
                         net (fo=31, routed)          0.576     3.065    design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/SkyNet_urem_12ns_cud_U1291/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_enable_reg_pp0_iter22_reg_0[0]
    SLICE_X14Y88         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     3.213 r  design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/SkyNet_urem_12ns_cud_U1291/SkyNet_urem_12ns_cud_div_U/SkyNet_urem_12ns_cud_div_u_0/ap_enable_reg_pp0_iter16_i_1/O
                         net (fo=73, routed)          0.561     3.774    design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/ap_enable_reg_pp0_iter16_reg_0
    SLICE_X15Y87         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     3.813 r  design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/ram_reg_bram_0_i_49__14/O
                         net (fo=21, routed)          0.514     4.327    design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/ap_CS_fsm_reg[1]_0
    SLICE_X20Y85         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     4.367 r  design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/ram_reg_bram_0_i_83__4/O
                         net (fo=12, routed)          0.187     4.554    design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/icmp_ln879_2_reg_4136_pp0_iter23_reg_reg[0]__0_1
    SLICE_X23Y85         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.702 r  design_1_i/SkyNet_0/inst/grp_load_and_reorg_fu_3891/grp_load_and_reorg_part_fu_326/ram_reg_bram_0_i_22__49/O
                         net (fo=2, routed)           0.386     5.088    design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/ram_reg_bram_0_4
    SLICE_X25Y86         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     5.126 r  design_1_i/SkyNet_0/inst/grp_load_dw1_pool_from_D_fu_4158/ram_reg_bram_0_i_10__50/O
                         net (fo=8, routed)           1.369     6.495    design_1_i/SkyNet_0/inst/FM_buf1_V_26_U/SkyNet_FM_buf1_V_0_ram_U/WEBWE[0]
    RAMB36_X5Y28         RAMB36E2                                     r  design_1_i/SkyNet_0/inst/FM_buf1_V_26_U/SkyNet_FM_buf1_V_0_ram_U/ram_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.119     5.619    design_1_i/SkyNet_0/inst/FM_buf1_V_26_U/SkyNet_FM_buf1_V_0_ram_U/ap_clk
    RAMB36_X5Y28         RAMB36E2                                     r  design_1_i/SkyNet_0/inst/FM_buf1_V_26_U/SkyNet_FM_buf1_V_0_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.146     5.765    
                         clock uncertainty           -0.104     5.661    
    RAMB36_X5Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[0])
                                                     -0.434     5.227    design_1_i/SkyNet_0/inst/FM_buf1_V_26_U/SkyNet_FM_buf1_V_0_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                 -1.268    

Slack (VIOLATED) :        -1.268ns  (required time - arrival time)
  Source:                 design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_enable_reg_pp0_iter1_reg_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 2.154ns (49.873%)  route 2.165ns (50.127%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 5.448 - 3.333 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.014ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.916ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.242     2.449    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_enable_reg_pp0_iter1_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.546 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_enable_reg_pp0_iter1_reg_replica_12/Q
                         net (fo=1, routed)           0.126     2.672    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_7021/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/ap_enable_reg_pp0_iter1_repN_12_alias
    SLICE_X28Y107        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     2.773 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_7021/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/b2_V_read_reg_85[8]_i_3/O
                         net (fo=883, routed)         1.459     4.232    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/DSP_A_B_DATA_INST_6
    SLICE_X22Y150        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.346 f  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg_i_29__7/O
                         net (fo=1, routed)           0.160     4.506    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg_i_29__7_n_8
    SLICE_X22Y154        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     4.604 f  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg_i_18__1/O
                         net (fo=1, routed)           0.420     5.024    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/A[2]
    DSP48E2_X1Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.241     5.265 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.265    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X1Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.098     5.363 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.363    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X1Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[10])
                                                      0.647     6.010 f  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     6.010    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_MULTIPLIER.U<10>
    DSP48E2_X1Y67        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.059     6.069 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     6.069    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_M_DATA.U_DATA<10>
    DSP48E2_X1Y67        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.699     6.768 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     6.768    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y67        DSP_OUTPUT                                   r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.948     5.448    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/CLK
    DSP48E2_X1Y67        DSP_OUTPUT                                   r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.146     5.594    
                         clock uncertainty           -0.104     5.490    
    DSP48E2_X1Y67        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.010     5.500    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                 -1.268    

Slack (VIOLATED) :        -1.268ns  (required time - arrival time)
  Source:                 design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_enable_reg_pp0_iter1_reg_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 2.154ns (49.873%)  route 2.165ns (50.127%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 5.448 - 3.333 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.014ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.916ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.242     2.449    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_enable_reg_pp0_iter1_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.546 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_enable_reg_pp0_iter1_reg_replica_12/Q
                         net (fo=1, routed)           0.126     2.672    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_7021/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/ap_enable_reg_pp0_iter1_repN_12_alias
    SLICE_X28Y107        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     2.773 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_7021/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/b2_V_read_reg_85[8]_i_3/O
                         net (fo=883, routed)         1.459     4.232    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/DSP_A_B_DATA_INST_6
    SLICE_X22Y150        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.346 f  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg_i_29__7/O
                         net (fo=1, routed)           0.160     4.506    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg_i_29__7_n_8
    SLICE_X22Y154        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     4.604 f  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg_i_18__1/O
                         net (fo=1, routed)           0.420     5.024    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/A[2]
    DSP48E2_X1Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.241     5.265 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.265    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X1Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.098     5.363 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.363    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X1Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[11])
                                                      0.647     6.010 f  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     6.010    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_MULTIPLIER.U<11>
    DSP48E2_X1Y67        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.059     6.069 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     6.069    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_M_DATA.U_DATA<11>
    DSP48E2_X1Y67        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.699     6.768 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.768    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X1Y67        DSP_OUTPUT                                   r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.948     5.448    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/CLK
    DSP48E2_X1Y67        DSP_OUTPUT                                   r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.146     5.594    
                         clock uncertainty           -0.104     5.490    
    DSP48E2_X1Y67        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.010     5.500    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                 -1.268    

Slack (VIOLATED) :        -1.268ns  (required time - arrival time)
  Source:                 design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_enable_reg_pp0_iter1_reg_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 2.154ns (49.873%)  route 2.165ns (50.127%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 5.448 - 3.333 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.014ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.916ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.242     2.449    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_enable_reg_pp0_iter1_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.546 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_enable_reg_pp0_iter1_reg_replica_12/Q
                         net (fo=1, routed)           0.126     2.672    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_7021/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/ap_enable_reg_pp0_iter1_repN_12_alias
    SLICE_X28Y107        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     2.773 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_7021/SkyNet_mul_mul_9sfYi_U126/SkyNet_mul_mul_9sfYi_DSP48_2_U/b2_V_read_reg_85[8]_i_3/O
                         net (fo=883, routed)         1.459     4.232    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/DSP_A_B_DATA_INST_6
    SLICE_X22Y150        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     4.346 f  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg_i_29__7/O
                         net (fo=1, routed)           0.160     4.506    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg_i_29__7_n_8
    SLICE_X22Y154        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     4.604 f  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg_i_18__1/O
                         net (fo=1, routed)           0.420     5.024    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/A[2]
    DSP48E2_X1Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.241     5.265 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.265    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X1Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.098     5.363 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.363    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X1Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[12])
                                                      0.647     6.010 f  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     6.010    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_MULTIPLIER.U<12>
    DSP48E2_X1Y67        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.059     6.069 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     6.069    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_M_DATA.U_DATA<12>
    DSP48E2_X1Y67        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.699     6.768 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     6.768    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y67        DSP_OUTPUT                                   r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.948     5.448    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/CLK
    DSP48E2_X1Y67        DSP_OUTPUT                                   r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.146     5.594    
                         clock uncertainty           -0.104     5.490    
    DSP48E2_X1Y67        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.010     5.500    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/grp_MAC_16_16_fu_6933/r_V_51_reg_95_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                 -1.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SkyNet_0/inst/weight_buf_3x3_V_11_U/SkyNet_weight_bufudo_ram_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/reg_7446_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.070ns (29.046%)  route 0.171ns (70.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.909ns (routing 0.916ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.243ns (routing 1.014ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.909     2.076    design_1_i/SkyNet_0/inst/weight_buf_3x3_V_11_U/SkyNet_weight_bufudo_ram_U/ap_clk
    SLICE_X27Y116        FDRE                                         r  design_1_i/SkyNet_0/inst/weight_buf_3x3_V_11_U/SkyNet_weight_bufudo_ram_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.146 r  design_1_i/SkyNet_0/inst/weight_buf_3x3_V_11_U/SkyNet_weight_bufudo_ram_U/q0_reg[0]/Q
                         net (fo=3, routed)           0.171     2.317    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/reg_7977_reg[10]_0[0]
    SLICE_X30Y113        FDRE                                         r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/reg_7446_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.243     2.450    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_clk
    SLICE_X30Y113        FDRE                                         r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/reg_7446_reg[0]/C
                         clock pessimism             -0.198     2.252    
    SLICE_X30Y113        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.307    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/reg_7446_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/mem_reg_0/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.071ns (34.634%)  route 0.134ns (65.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.993ns (routing 0.916ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.014ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.993     2.160    design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X31Y169        FDRE                                         r  design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y169        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     2.231 r  design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/Q
                         net (fo=2, routed)           0.134     2.365    design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/q_tmp_reg[258]_0[10]
    RAMB36_X3Y34         RAMB36E2                                     r  design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/mem_reg_0/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.384     2.591    design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB36_X3Y34         RAMB36E2                                     r  design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.207     2.384    
    RAMB36_X3Y34         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[10])
                                                     -0.029     2.355    design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_read/buff_rdata/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.070ns (37.433%)  route 0.117ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.908ns (routing 0.916ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.180ns (routing 1.014ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.908     2.075    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X0Y35          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.145 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[8]/Q
                         net (fo=2, routed)           0.117     2.262    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q[8]
    SLICE_X2Y34          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.180     2.387    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X2Y34          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[8]/C
                         clock pessimism             -0.190     2.197    
    SLICE_X2Y34          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.252    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.070ns (30.303%)  route 0.161ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.895ns (routing 0.916ns, distribution 0.979ns)
  Clock Net Delay (Destination): 2.184ns (routing 1.014ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.895     2.062    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X17Y8          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.132 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[2]/Q
                         net (fo=2, routed)           0.161     2.293    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIB0
    SLICE_X19Y7          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.184     2.391    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X19Y7          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.191     2.200    
    SLICE_X19Y7          RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     2.282    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][55][userdata][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.071ns (31.839%)  route 0.152ns (68.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.866ns (routing 0.916ns, distribution 0.950ns)
  Clock Net Delay (Destination): 2.166ns (routing 1.014ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.866     2.033    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X23Y21         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][55][userdata][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     2.104 r  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][55][userdata][3]/Q
                         net (fo=1, routed)           0.152     2.256    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIF1
    SLICE_X28Y20         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.166     2.373    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X28Y20         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF_D1/CLK
                         clock pessimism             -0.191     2.182    
    SLICE_X28Y20         RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.063     2.245    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/data_p2_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.070ns (39.106%)  route 0.109ns (60.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.929ns (routing 0.916ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.198ns (routing 1.014ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.929     2.096    design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/ap_clk
    SLICE_X32Y13         FDRE                                         r  design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.166 r  design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[164]/Q
                         net (fo=2, routed)           0.109     2.275    design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/data_p2_reg[506]_0[114]
    SLICE_X33Y12         FDRE                                         r  design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/data_p2_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.198     2.405    design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y12         FDRE                                         r  design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/data_p2_reg[164]/C
                         clock pessimism             -0.196     2.209    
    SLICE_X33Y12         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.264    design_1_i/SkyNet_0/inst/SkyNet_BUS512_m_axi_U/bus_read/rs_rdata/data_p2_reg[164]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/dout_buf_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.071ns (36.224%)  route 0.125ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.958ns (routing 0.916ns, distribution 1.042ns)
  Clock Net Delay (Destination): 2.244ns (routing 1.014ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.958     2.125    design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X3Y81          FDRE                                         r  design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/dout_buf_reg[172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     2.196 r  design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata/dout_buf_reg[172]/Q
                         net (fo=1, routed)           0.125     2.321    design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/buff_wdata_n_156
    SLICE_X2Y82          FDRE                                         r  design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.244     2.451    design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/ap_clk
    SLICE_X2Y82          FDRE                                         r  design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[172]/C
                         clock pessimism             -0.194     2.257    
    SLICE_X2Y82          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.053     2.310    design_1_i/SkyNet_0/inst/SkyNet_DDR256_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[172]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/add_ln47_reg_25799_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/indvar_flatten_reg_6746_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.069ns (37.705%)  route 0.114ns (62.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.956ns (routing 0.916ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.229ns (routing 1.014ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.956     2.123    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_clk
    SLICE_X14Y71         FDRE                                         r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/add_ln47_reg_25799_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     2.192 r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/add_ln47_reg_25799_reg[3]/Q
                         net (fo=3, routed)           0.114     2.306    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/add_ln47_reg_25799_reg[3]
    SLICE_X13Y71         FDRE                                         r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/indvar_flatten_reg_6746_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.229     2.436    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/ap_clk
    SLICE_X13Y71         FDRE                                         r  design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/indvar_flatten_reg_6746_reg[3]/C
                         clock pessimism             -0.194     2.242    
    SLICE_X13Y71         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.053     2.295    design_1_i/SkyNet_0/inst/grp_DW_CONV_3x3_bias_fu_1650/indvar_flatten_reg_6746_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/p_Result_30_13_reg_1403_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/weight_buf_3x3_V_14_U/SkyNet_weight_bufudo_ram_U/ram_reg_0_31_0_0__2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.071ns (31.140%)  route 0.157ns (68.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.944ns (routing 0.916ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.256ns (routing 1.014ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.944     2.111    design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/ap_clk
    SLICE_X15Y141        FDRE                                         r  design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/p_Result_30_13_reg_1403_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.182 r  design_1_i/SkyNet_0/inst/grp_load_weight_3x3_from_fu_4496/p_Result_30_13_reg_1403_reg[3]/Q
                         net (fo=4, routed)           0.157     2.339    design_1_i/SkyNet_0/inst/weight_buf_3x3_V_14_U/SkyNet_weight_bufudo_ram_U/ram_reg_0_31_0_0__2/D
    SLICE_X16Y142        RAMD32                                       r  design_1_i/SkyNet_0/inst/weight_buf_3x3_V_14_U/SkyNet_weight_bufudo_ram_U/ram_reg_0_31_0_0__2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.256     2.463    design_1_i/SkyNet_0/inst/weight_buf_3x3_V_14_U/SkyNet_weight_bufudo_ram_U/ram_reg_0_31_0_0__2/WCLK
    SLICE_X16Y142        RAMD32                                       r  design_1_i/SkyNet_0/inst/weight_buf_3x3_V_14_U/SkyNet_weight_bufudo_ram_U/ram_reg_0_31_0_0__2/DP/CLK
                         clock pessimism             -0.199     2.264    
    SLICE_X16Y142        RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.063     2.327    design_1_i/SkyNet_0/inst/weight_buf_3x3_V_14_U/SkyNet_weight_bufudo_ram_U/ram_reg_0_31_0_0__2/DP
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638/weight_buf_V7_0_reg_4567_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/weight_buf_0_7_08_fu_394_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.069ns (40.116%)  route 0.103ns (59.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.036ns (routing 0.916ns, distribution 1.120ns)
  Clock Net Delay (Destination): 2.296ns (routing 1.014ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.036     2.203    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638/ap_clk
    SLICE_X46Y55         FDRE                                         r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638/weight_buf_V7_0_reg_4567_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.272 r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638/weight_buf_V7_0_reg_4567_reg[10]/Q
                         net (fo=2, routed)           0.103     2.375    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/grp_load_weights_fu_3638_ap_return_7[10]
    SLICE_X47Y55         FDRE                                         r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/weight_buf_0_7_08_fu_394_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.296     2.503    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/ap_clk
    SLICE_X47Y55         FDRE                                         r  design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/weight_buf_0_7_08_fu_394_reg[10]/C
                         clock pessimism             -0.195     2.308    
    SLICE_X47Y55         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.363    design_1_i/SkyNet_0/inst/grp_CONV_1x1_bias_fu_2494/weight_buf_0_7_08_fu_394_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X3Y7  design_1_i/SkyNet_0/inst/FM_buf1_V_0_U/SkyNet_FM_buf1_V_0_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP4RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Low Pulse Width   Fast    PS8/SAXIGP4WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP5WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP4RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
High Pulse Width  Slow    PS8/SAXIGP4WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP5RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
High Pulse Width  Slow    PS8/SAXIGP5WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.276ns (23.096%)  route 0.919ns (76.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 5.374 - 3.333 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 1.014ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.916ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.146     2.353    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y8          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.450 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.242     2.692    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y8          LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     2.871 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.677     3.548    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X18Y9          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.874     5.374    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X18Y9          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.191     5.565    
                         clock uncertainty           -0.104     5.461    
    SLICE_X18Y9          FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072     5.389    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.389    
                         arrival time                          -3.548    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.276ns (23.096%)  route 0.919ns (76.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 5.374 - 3.333 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 1.014ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.916ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.146     2.353    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y8          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.450 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.242     2.692    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y8          LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     2.871 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.677     3.548    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X18Y9          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.874     5.374    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X18Y9          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.191     5.565    
                         clock uncertainty           -0.104     5.461    
    SLICE_X18Y9          FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072     5.389    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          5.389    
                         arrival time                          -3.548    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.276ns (23.096%)  route 0.919ns (76.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 5.374 - 3.333 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 1.014ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.916ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.146     2.353    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y8          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.450 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.242     2.692    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y8          LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     2.871 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.677     3.548    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X18Y9          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.874     5.374    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y9          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.191     5.565    
                         clock uncertainty           -0.104     5.461    
    SLICE_X18Y9          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     5.389    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.389    
                         arrival time                          -3.548    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.276ns (23.096%)  route 0.919ns (76.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 5.374 - 3.333 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 1.014ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.916ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.146     2.353    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y8          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.450 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.242     2.692    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y8          LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     2.871 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.677     3.548    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X18Y9          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.874     5.374    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y9          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.191     5.565    
                         clock uncertainty           -0.104     5.461    
    SLICE_X18Y9          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072     5.389    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.389    
                         arrival time                          -3.548    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.276ns (23.096%)  route 0.919ns (76.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 5.374 - 3.333 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 1.014ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.916ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.146     2.353    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y8          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.450 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.242     2.692    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y8          LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     2.871 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.677     3.548    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X18Y9          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.874     5.374    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y9          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.191     5.565    
                         clock uncertainty           -0.104     5.461    
    SLICE_X18Y9          FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.072     5.389    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.389    
                         arrival time                          -3.548    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.276ns (23.096%)  route 0.919ns (76.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 5.374 - 3.333 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 1.014ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.916ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.146     2.353    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y8          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.450 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.242     2.692    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y8          LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     2.871 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.677     3.548    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X18Y9          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.874     5.374    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y9          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.191     5.565    
                         clock uncertainty           -0.104     5.461    
    SLICE_X18Y9          FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072     5.389    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.389    
                         arrival time                          -3.548    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.276ns (23.096%)  route 0.919ns (76.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 5.374 - 3.333 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 1.014ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.916ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.146     2.353    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y8          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.450 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.242     2.692    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y8          LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     2.871 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.677     3.548    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X18Y9          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.874     5.374    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y9          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.191     5.565    
                         clock uncertainty           -0.104     5.461    
    SLICE_X18Y9          FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072     5.389    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.389    
                         arrival time                          -3.548    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.199ns (18.703%)  route 0.865ns (81.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 5.367 - 3.333 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.156ns (routing 1.014ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.916ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.156     2.363    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y10         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.462 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.251     2.713    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y10         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     2.813 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.614     3.427    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y6          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.867     5.367    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y6          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.191     5.558    
                         clock uncertainty           -0.104     5.454    
    SLICE_X23Y6          FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072     5.382    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.382    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.199ns (18.703%)  route 0.865ns (81.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 5.367 - 3.333 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.156ns (routing 1.014ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.916ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.156     2.363    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y10         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.462 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.251     2.713    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y10         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     2.813 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.614     3.427    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y6          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.867     5.367    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y6          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.191     5.558    
                         clock uncertainty           -0.104     5.454    
    SLICE_X23Y6          FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072     5.382    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.382    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.199ns (19.781%)  route 0.807ns (80.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 5.366 - 3.333 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.156ns (routing 1.014ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.916ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       2.156     2.363    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y10         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.462 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.251     2.713    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y10         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     2.813 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.556     3.369    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y8          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.473    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.866     5.366    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y8          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.191     5.557    
                         clock uncertainty           -0.104     5.453    
    SLICE_X23Y8          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     5.381    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.381    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  2.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.054ns (28.421%)  route 0.136ns (71.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.078ns (routing 0.518ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.577ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.078     1.189    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y10         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.229 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.285    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X19Y8          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     1.299 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.379    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X19Y8          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.220     1.358    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X19Y8          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.145     1.213    
    SLICE_X19Y8          FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.054ns (28.421%)  route 0.136ns (71.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.078ns (routing 0.518ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.577ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.078     1.189    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y10         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.229 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.285    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X19Y8          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     1.299 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.379    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X19Y8          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.220     1.358    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X19Y8          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.145     1.213    
    SLICE_X19Y8          FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.054ns (28.421%)  route 0.136ns (71.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.078ns (routing 0.518ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.577ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.078     1.189    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y10         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.229 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.285    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X19Y8          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     1.299 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.379    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X19Y8          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.220     1.358    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X19Y8          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.145     1.213    
    SLICE_X19Y8          FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.054ns (28.421%)  route 0.136ns (71.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.078ns (routing 0.518ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.577ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.078     1.189    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y10         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.229 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.285    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X19Y8          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     1.299 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.379    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X19Y8          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.220     1.358    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X19Y8          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.145     1.213    
    SLICE_X19Y8          FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.054ns (22.500%)  route 0.186ns (77.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.095ns (routing 0.518ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.577ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.095     1.206    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y27          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.246 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.073     1.319    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y27          LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     1.333 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.113     1.446    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y27          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.242     1.380    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y27          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.116     1.264    
    SLICE_X6Y27          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.244    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.054ns (22.500%)  route 0.186ns (77.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.095ns (routing 0.518ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.577ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.095     1.206    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y27          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.246 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.073     1.319    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y27          LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     1.333 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.113     1.446    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y27          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.242     1.380    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y27          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.116     1.264    
    SLICE_X6Y27          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.244    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.054ns (22.500%)  route 0.186ns (77.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.095ns (routing 0.518ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.577ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.095     1.206    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y27          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.246 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.073     1.319    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y27          LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     1.333 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.113     1.446    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y27          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.242     1.380    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y27          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.116     1.264    
    SLICE_X6Y27          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.244    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.054ns (22.500%)  route 0.186ns (77.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.095ns (routing 0.518ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.577ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.095     1.206    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y27          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.246 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.073     1.319    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y27          LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     1.333 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.113     1.446    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y27          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.242     1.380    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y27          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.116     1.264    
    SLICE_X6Y27          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.244    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.063ns (30.435%)  route 0.144ns (69.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.081ns (routing 0.518ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.577ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.081     1.192    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y10         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.233 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.051     1.284    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y10         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.306 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.093     1.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X25Y9          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.216     1.354    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X25Y9          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.143     1.211    
    SLICE_X25Y9          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.191    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.063ns (30.435%)  route 0.144ns (69.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.081ns (routing 0.518ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.577ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.081     1.192    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y10         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.233 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.051     1.284    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y10         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.306 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.093     1.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y10         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=65448, routed)       1.215     1.353    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y10         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.150     1.203    
    SLICE_X25Y10         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.183    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.216    





