# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PulseGenV2.srcs/sources_1/imports/pulse_gen_polarity.vhd" \

# Do not sort compile order
nosort
