{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676670341742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676670341751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 13:45:41 2023 " "Processing started: Fri Feb 17 13:45:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676670341751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670341751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_main -c lab2_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_main -c lab2_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670341753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676670342300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676670342300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/digit7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task4/digit7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit7seg-behavioral " "Found design unit 1: digit7seg-behavioral" {  } { { "task4/digit7seg.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349041 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit7seg " "Found entity 1: digit7seg" {  } { { "task4/digit7seg.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3_2/new_balance_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task3_2/new_balance_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 new_balance_tb-behavioural " "Found design unit 1: new_balance_tb-behavioural" {  } { { "task3_2/new_balance_tb.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_2/new_balance_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349099 ""} { "Info" "ISGN_ENTITY_NAME" "1 new_balance_tb " "Found entity 1: new_balance_tb" {  } { { "task3_2/new_balance_tb.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_2/new_balance_tb.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3_1/new_balance.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task3_1/new_balance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 new_balance-behavioural " "Found design unit 1: new_balance-behavioural" {  } { { "task3_1/new_balance.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349155 ""} { "Info" "ISGN_ENTITY_NAME" "1 new_balance " "Found entity 1: new_balance" {  } { { "task3_1/new_balance.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_2/win_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task2_2/win_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 win_tb-behavioural " "Found design unit 1: win_tb-behavioural" {  } { { "task2_2/win_tb.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_2/win_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349226 ""} { "Info" "ISGN_ENTITY_NAME" "1 win_tb " "Found entity 1: win_tb" {  } { { "task2_2/win_tb.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_2/win_tb.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_1/win.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task2_1/win.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 win-behavioural " "Found design unit 1: win-behavioural" {  } { { "task2_1/win.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349298 ""} { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "task2_1/win.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5/spinwheel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task5/spinwheel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spinwheel-behavioral " "Found design unit 1: spinwheel-behavioral" {  } { { "task5/spinwheel.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/spinwheel.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349359 ""} { "Info" "ISGN_ENTITY_NAME" "1 spinwheel " "Found entity 1: spinwheel" {  } { { "task5/spinwheel.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/spinwheel.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5/roulette.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task5/roulette.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roulette-structural " "Found design unit 1: roulette-structural" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349416 ""} { "Info" "ISGN_ENTITY_NAME" "1 roulette " "Found entity 1: roulette" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349416 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lab2_main.vhd " "Can't analyze file -- file lab2_main.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676670349421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/digit7seg_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task4/digit7seg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit7seg_tb-behaviour " "Found design unit 1: digit7seg_tb-behaviour" {  } { { "task4/digit7seg_tb.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg_tb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349477 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit7seg_tb " "Found entity 1: digit7seg_tb" {  } { { "task4/digit7seg_tb.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_6bit-bhv " "Found design unit 1: REG_6bit-bhv" {  } { { "REG_6bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_6bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349532 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_6bit " "Found entity 1: REG_6bit" {  } { { "REG_6bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_6bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_3bit-bhv " "Found design unit 1: REG_3bit-bhv" {  } { { "REG_3bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_3bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349587 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_3bit " "Found entity 1: REG_3bit" {  } { { "REG_3bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_3bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_12bit-bhv " "Found design unit 1: REG_12bit-bhv" {  } { { "REG_12bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_12bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349643 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_12bit " "Found entity 1: REG_12bit" {  } { { "REG_12bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_12bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myDFF-bhv " "Found design unit 1: myDFF-bhv" {  } { { "DFF.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/DFF.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349700 ""} { "Info" "ISGN_ENTITY_NAME" "1 myDFF " "Found entity 1: myDFF" {  } { { "DFF.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/DFF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_2bit-bhv " "Found design unit 1: REG_2bit-bhv" {  } { { "REG_2bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_2bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349756 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_2bit " "Found entity 1: REG_2bit" {  } { { "REG_2bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_2bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_converter-bhv " "Found design unit 1: switch_converter-bhv" {  } { { "switch_converter.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/switch_converter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349815 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_converter " "Found entity 1: switch_converter" {  } { { "switch_converter.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/switch_converter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349815 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "roulette_tb.vhd " "Can't analyze file -- file roulette_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676670349821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinarytoBCD-bhv " "Found design unit 1: BinarytoBCD-bhv" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349876 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinarytoBCD " "Found entity 1: BinarytoBCD" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349876 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/debouncer.vhd " "Can't analyze file -- file output_files/debouncer.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676670349881 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/counter.vhd " "Can't analyze file -- file output_files/counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676670349884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mydff_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mydff_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myDFF_EN-bhv " "Found design unit 1: myDFF_EN-bhv" {  } { { "output_files/myDFF_EN.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349942 ""} { "Info" "ISGN_ENTITY_NAME" "1 myDFF_EN " "Found entity 1: myDFF_EN" {  } { { "output_files/myDFF_EN.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behavioral " "Found design unit 1: debouncer-behavioral" {  } { { "debouncer.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349997 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670349997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670349997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-bhv " "Found design unit 1: counter-bhv" {  } { { "counter.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670350054 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670350054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670350054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "roulette " "Elaborating entity \"roulette\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676670350944 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 roulette.vhd(28) " "VHDL Signal Declaration warning at roulette.vhd(28): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676670350945 "|roulette"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 roulette.vhd(29) " "VHDL Signal Declaration warning at roulette.vhd(29): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676670350945 "|roulette"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3\] roulette.vhd(25) " "Using initial value X (don't care) for net \"LEDG\[3\]\" at roulette.vhd(25)" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670350947 "|roulette"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer debouncer:debouncer1 A:behavioral " "Elaborating entity \"debouncer\" using architecture \"A:behavioral\" for hierarchy \"debouncer:debouncer1\"" {  } { { "task5/roulette.vhd" "debouncer1" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "myDFF debouncer:debouncer1\|myDFF:DFF1 A:bhv " "Elaborating entity \"myDFF\" using architecture \"A:bhv\" for hierarchy \"debouncer:debouncer1\|myDFF:DFF1\"" {  } { { "debouncer.vhd" "DFF1" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter debouncer:debouncer1\|counter:counter1 A:bhv " "Elaborating entity \"counter\" using architecture \"A:bhv\" for hierarchy \"debouncer:debouncer1\|counter:counter1\"" {  } { { "debouncer.vhd" "counter1" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "myDFF_EN debouncer:debouncer1\|myDFF_EN:DFF_EN1 A:bhv " "Elaborating entity \"myDFF_EN\" using architecture \"A:bhv\" for hierarchy \"debouncer:debouncer1\|myDFF_EN:DFF_EN1\"" {  } { { "debouncer.vhd" "DFF_EN1" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351213 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_value myDFF_EN.vhd(37) " "VHDL Process Statement warning at myDFF_EN.vhd(37): signal \"input_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/myDFF_EN.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676670351213 "|roulette|debouncer:debouncer1|myDFF_EN:DFF_EN1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stored_value myDFF_EN.vhd(30) " "VHDL Process Statement warning at myDFF_EN.vhd(30): inferring latch(es) for signal or variable \"stored_value\", which holds its previous value in one or more paths through the process" {  } { { "output_files/myDFF_EN.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676670351213 "|roulette|debouncer:debouncer1|myDFF_EN:DFF_EN1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value myDFF_EN.vhd(30) " "Inferred latch for \"stored_value\" at myDFF_EN.vhd(30)" {  } { { "output_files/myDFF_EN.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670351213 "|roulette|debouncer:debouncer1|myDFF_EN:DFF_EN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spinwheel spinwheel:inst_spinwheel A:behavioral " "Elaborating entity \"spinwheel\" using architecture \"A:behavioral\" for hierarchy \"spinwheel:inst_spinwheel\"" {  } { { "task5/roulette.vhd" "inst_spinwheel" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "REG_6bit REG_6bit:spin_result_reg A:bhv " "Elaborating entity \"REG_6bit\" using architecture \"A:bhv\" for hierarchy \"REG_6bit:spin_result_reg\"" {  } { { "task5/roulette.vhd" "spin_result_reg" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "REG_2bit REG_2bit:bet3_reg A:bhv " "Elaborating entity \"REG_2bit\" using architecture \"A:bhv\" for hierarchy \"REG_2bit:bet3_reg\"" {  } { { "task5/roulette.vhd" "bet3_reg" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinarytoBCD BinarytoBCD:bintoten_conv A:bhv " "Elaborating entity \"BinarytoBCD\" using architecture \"A:bhv\" for hierarchy \"BinarytoBCD:bintoten_conv\"" {  } { { "task5/roulette.vhd" "bintoten_conv" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 132 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "digit7seg digit7seg:hexdisp6 A:behavioral " "Elaborating entity \"digit7seg\" using architecture \"A:behavioral\" for hierarchy \"digit7seg:hexdisp6\"" {  } { { "task5/roulette.vhd" "hexdisp6" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351578 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg7 digit7seg.vhd(30) " "VHDL Process Statement warning at digit7seg.vhd(30): inferring latch(es) for signal or variable \"seg7\", which holds its previous value in one or more paths through the process" {  } { { "task4/digit7seg.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676670351579 "|roulette|digit7seg:hexdisp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[0\] digit7seg.vhd(30) " "Inferred latch for \"seg7\[0\]\" at digit7seg.vhd(30)" {  } { { "task4/digit7seg.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670351579 "|roulette|digit7seg:hexdisp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[1\] digit7seg.vhd(30) " "Inferred latch for \"seg7\[1\]\" at digit7seg.vhd(30)" {  } { { "task4/digit7seg.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670351579 "|roulette|digit7seg:hexdisp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[2\] digit7seg.vhd(30) " "Inferred latch for \"seg7\[2\]\" at digit7seg.vhd(30)" {  } { { "task4/digit7seg.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670351579 "|roulette|digit7seg:hexdisp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[3\] digit7seg.vhd(30) " "Inferred latch for \"seg7\[3\]\" at digit7seg.vhd(30)" {  } { { "task4/digit7seg.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670351579 "|roulette|digit7seg:hexdisp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[4\] digit7seg.vhd(30) " "Inferred latch for \"seg7\[4\]\" at digit7seg.vhd(30)" {  } { { "task4/digit7seg.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670351581 "|roulette|digit7seg:hexdisp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[5\] digit7seg.vhd(30) " "Inferred latch for \"seg7\[5\]\" at digit7seg.vhd(30)" {  } { { "task4/digit7seg.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670351581 "|roulette|digit7seg:hexdisp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[6\] digit7seg.vhd(30) " "Inferred latch for \"seg7\[6\]\" at digit7seg.vhd(30)" {  } { { "task4/digit7seg.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670351581 "|roulette|digit7seg:hexdisp6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "win win:win_block A:behavioural " "Elaborating entity \"win\" using architecture \"A:behavioural\" for hierarchy \"win:win_block\"" {  } { { "task5/roulette.vhd" "win_block" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 152 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351675 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "even_odd win.vhd(37) " "VHDL Process Statement warning at win.vhd(37): inferring latch(es) for signal or variable \"even_odd\", which holds its previous value in one or more paths through the process" {  } { { "task2_1/win.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676670351675 "|roulette|win:win_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "range_of_spin win.vhd(37) " "VHDL Process Statement warning at win.vhd(37): inferring latch(es) for signal or variable \"range_of_spin\", which holds its previous value in one or more paths through the process" {  } { { "task2_1/win.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676670351676 "|roulette|win:win_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "range_of_spin\[0\] win.vhd(87) " "Inferred latch for \"range_of_spin\[0\]\" at win.vhd(87)" {  } { { "task2_1/win.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670351676 "|roulette|win:win_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "range_of_spin\[1\] win.vhd(87) " "Inferred latch for \"range_of_spin\[1\]\" at win.vhd(87)" {  } { { "task2_1/win.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670351676 "|roulette|win:win_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "even_odd win.vhd(59) " "Inferred latch for \"even_odd\" at win.vhd(59)" {  } { { "task2_1/win.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670351676 "|roulette|win:win_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "REG_3bit REG_3bit:bet1_amount_reg A:bhv " "Elaborating entity \"REG_3bit\" using architecture \"A:bhv\" for hierarchy \"REG_3bit:bet1_amount_reg\"" {  } { { "task5/roulette.vhd" "bet1_amount_reg" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 169 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "REG_12bit REG_12bit:money_reg A:bhv " "Elaborating entity \"REG_12bit\" using architecture \"A:bhv\" for hierarchy \"REG_12bit:money_reg\"" {  } { { "task5/roulette.vhd" "money_reg" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 193 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "new_balance new_balance:new_balance_block A:behavioural " "Elaborating entity \"new_balance\" using architecture \"A:behavioural\" for hierarchy \"new_balance:new_balance_block\"" {  } { { "task5/roulette.vhd" "new_balance_block" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 202 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670351925 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinarytoBCD:bintoten_conv\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinarytoBCD:bintoten_conv\|Mod1\"" {  } { { "BinarytoBCD.vhd" "Mod1" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670353029 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinarytoBCD:bintoten_conv\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinarytoBCD:bintoten_conv\|Div2\"" {  } { { "BinarytoBCD.vhd" "Div2" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670353029 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinarytoBCD:bintoten_conv\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinarytoBCD:bintoten_conv\|Mod2\"" {  } { { "BinarytoBCD.vhd" "Mod2" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670353029 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "new_balance:new_balance_block\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"new_balance:new_balance_block\|Add2\"" {  } { { "task3_1/new_balance.vhd" "Add2" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 105 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670353029 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinarytoBCD:converter1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinarytoBCD:converter1\|Div0\"" {  } { { "BinarytoBCD.vhd" "Div0" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670353029 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinarytoBCD:converter1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinarytoBCD:converter1\|Mod0\"" {  } { { "BinarytoBCD.vhd" "Mod0" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670353029 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinarytoBCD:converter1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinarytoBCD:converter1\|Div1\"" {  } { { "BinarytoBCD.vhd" "Div1" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670353029 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinarytoBCD:converter1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinarytoBCD:converter1\|Mod1\"" {  } { { "BinarytoBCD.vhd" "Mod1" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670353029 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinarytoBCD:converter1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinarytoBCD:converter1\|Div2\"" {  } { { "BinarytoBCD.vhd" "Div2" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670353029 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinarytoBCD:converter1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinarytoBCD:converter1\|Mod2\"" {  } { { "BinarytoBCD.vhd" "Mod2" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670353029 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "new_balance:new_balance_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"new_balance:new_balance_block\|Mult0\"" {  } { { "task3_1/new_balance.vhd" "Mult0" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670353029 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1676670353029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinarytoBCD:bintoten_conv\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BinarytoBCD:bintoten_conv\|lpm_divide:Mod1\"" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670353365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinarytoBCD:bintoten_conv\|lpm_divide:Mod1 " "Instantiated megafunction \"BinarytoBCD:bintoten_conv\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670353365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670353365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670353365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670353365 ""}  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676670353365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/lpm_divide_gcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670353443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670353443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670353544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670353544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670353659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670353659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670353800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670353800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670353935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670353935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinarytoBCD:bintoten_conv\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinarytoBCD:bintoten_conv\|lpm_divide:Div2\"" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670354440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinarytoBCD:bintoten_conv\|lpm_divide:Div2 " "Instantiated megafunction \"BinarytoBCD:bintoten_conv\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670354440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670354440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670354440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670354440 ""}  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676670354440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670354519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670354519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670354621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670354621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670354732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670354732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinarytoBCD:bintoten_conv\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"BinarytoBCD:bintoten_conv\|lpm_divide:Mod2\"" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670354844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinarytoBCD:bintoten_conv\|lpm_divide:Mod2 " "Instantiated megafunction \"BinarytoBCD:bintoten_conv\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670354844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670354844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670354844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670354844 ""}  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676670354844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "new_balance:new_balance_block\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"new_balance:new_balance_block\|lpm_add_sub:Add2\"" {  } { { "task3_1/new_balance.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670354978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "new_balance:new_balance_block\|lpm_add_sub:Add2 " "Instantiated megafunction \"new_balance:new_balance_block\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670354979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670354979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670354979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670354979 ""}  } { { "task3_1/new_balance.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676670354979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nvi " "Found entity 1: add_sub_nvi" {  } { { "db/add_sub_nvi.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/add_sub_nvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670355064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670355064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinarytoBCD:converter1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinarytoBCD:converter1\|lpm_divide:Div0\"" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670355617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinarytoBCD:converter1\|lpm_divide:Div0 " "Instantiated megafunction \"BinarytoBCD:converter1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670355618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670355618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670355618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670355618 ""}  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676670355618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkm " "Found entity 1: lpm_divide_bkm" {  } { { "db/lpm_divide_bkm.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/lpm_divide_bkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670355696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670355696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670355797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670355797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_q9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670355923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670355923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinarytoBCD:converter1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinarytoBCD:converter1\|lpm_divide:Mod0\"" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670356045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinarytoBCD:converter1\|lpm_divide:Mod0 " "Instantiated megafunction \"BinarytoBCD:converter1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670356045 ""}  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676670356045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinarytoBCD:converter1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinarytoBCD:converter1\|lpm_divide:Div1\"" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670356335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinarytoBCD:converter1\|lpm_divide:Div1 " "Instantiated megafunction \"BinarytoBCD:converter1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670356335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670356335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670356335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670356335 ""}  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676670356335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670356647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670356647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670356752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670356752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670356882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670356882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinarytoBCD:converter1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BinarytoBCD:converter1\|lpm_divide:Mod1\"" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670357007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinarytoBCD:converter1\|lpm_divide:Mod1 " "Instantiated megafunction \"BinarytoBCD:converter1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357007 ""}  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676670357007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinarytoBCD:converter1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinarytoBCD:converter1\|lpm_divide:Div2\"" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670357081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinarytoBCD:converter1\|lpm_divide:Div2 " "Instantiated megafunction \"BinarytoBCD:converter1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357082 ""}  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676670357082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinarytoBCD:converter1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"BinarytoBCD:converter1\|lpm_divide:Mod2\"" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670357165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinarytoBCD:converter1\|lpm_divide:Mod2 " "Instantiated megafunction \"BinarytoBCD:converter1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357165 ""}  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676670357165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "new_balance:new_balance_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"new_balance:new_balance_block\|lpm_mult:Mult0\"" {  } { { "task3_1/new_balance.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670357292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "new_balance:new_balance_block\|lpm_mult:Mult0 " "Instantiated megafunction \"new_balance:new_balance_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676670357292 ""}  } { { "task3_1/new_balance.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676670357292 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "new_balance:new_balance_block\|lpm_mult:Mult0\|multcore:mult_core new_balance:new_balance_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"new_balance:new_balance_block\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"new_balance:new_balance_block\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "task3_1/new_balance.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 99 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670357389 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "new_balance:new_balance_block\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder new_balance:new_balance_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"new_balance:new_balance_block\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"new_balance:new_balance_block\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "task3_1/new_balance.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 99 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670357459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "new_balance:new_balance_block\|lpm_mult:Mult0\|altshift:external_latency_ffs new_balance:new_balance_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"new_balance:new_balance_block\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"new_balance:new_balance_block\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "task3_1/new_balance.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 99 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670357509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "win:win_block\|even_odd " "Latch win:win_block\|even_odd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_6bit:spin_result_reg\|stored_value\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_6bit:spin_result_reg\|stored_value\[0\]" {  } { { "REG_6bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_6bit.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676670357817 ""}  } { { "task2_1/win.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676670357817 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REG_12bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_12bit.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1676670357820 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1676670357820 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676670360135 "|roulette|HEX4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676670360135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676670360185 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spinwheel:inst_spinwheel\|wheel_internal\[0\] Low " "Register spinwheel:inst_spinwheel\|wheel_internal\[0\] will power up to Low" {  } { { "task5/spinwheel.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/spinwheel.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1676670360257 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spinwheel:inst_spinwheel\|wheel_internal\[31\] Low " "Register spinwheel:inst_spinwheel\|wheel_internal\[31\] will power up to Low" {  } { { "task5/spinwheel.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/spinwheel.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1676670360257 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1676670360257 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinarytoBCD:bintoten_conv\|lpm_divide:Div2\|lpm_divide_uim:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"BinarytoBCD:bintoten_conv\|lpm_divide:Div2\|lpm_divide_uim:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670360548 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinarytoBCD:bintoten_conv\|lpm_divide:Div2\|lpm_divide_uim:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"BinarytoBCD:bintoten_conv\|lpm_divide:Div2\|lpm_divide_uim:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670360548 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1676670360548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676670361058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670361058 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670361488 "|roulette|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676670361488 "|roulette|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676670361488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1199 " "Implemented 1199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676670361488 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676670361488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1116 " "Implemented 1116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676670361488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676670361488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676670361577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 13:46:01 2023 " "Processing ended: Fri Feb 17 13:46:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676670361577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676670361577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676670361577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670361577 ""}
