// Seed: 3837859533
module module_0;
  localparam id_1 = 1;
  `define pp_2 (  pp_3  ,  pp_4  )  0
  parameter id_5 = id_1;
  assign `pp_2 = 1;
  always @(id_5[(1) : 1'b0] or 1) begin : LABEL_0
    `pp_2 = id_5;
    `define pp_6 0
    `pp_3 = -1'b0;
    `pp_4 <= `pp_3.`pp_3;
    $clog2(35);
    ;
  end
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output wor id_4,
    output wand id_5,
    output tri0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input supply0 id_13,
    output supply1 id_14,
    input tri1 id_15,
    input supply0 id_16,
    output supply0 id_17,
    input wand id_18,
    input tri0 id_19,
    input tri0 id_20,
    input tri0 id_21
);
  localparam id_23 = -1'b0;
  xor primCall (id_14, id_15, id_16, id_18, id_19, id_2, id_20, id_21, id_23, id_24, id_3, id_8);
  static logic [1 : -1] id_24 = id_21;
  module_0 modCall_1 ();
  wire id_25;
endmodule
