// Seed: 3615241388
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  assign module_1.id_10 = 0;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
  ;
  assign id_3 = -1;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output wor id_2,
    input wand id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    input supply0 id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10
    , id_12
);
  initial id_0 = #1 -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
