// Seed: 194330201
module module_0 (
    input tri id_0,
    output supply1 id_1
    , id_4,
    output wor id_2
);
  assign id_4 = 1;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri id_4
);
  assign id_4 = id_0;
  wire id_6;
  always force id_1 = 1'b0;
  module_0(
      id_2, id_4, id_1
  );
endmodule
module module_2 (
    output tri id_0,
    output supply0 id_1,
    input wor id_2,
    input tri id_3,
    output tri0 id_4,
    output uwire id_5
);
  wire id_7;
  module_0(
      id_3, id_5, id_5
  );
endmodule
