// Seed: 1807420031
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri0 id_4
    , id_7,
    output tri id_5
);
  wire id_8;
  module_0(
      id_8, id_7, id_7
  );
  wire id_9;
endmodule
module module_2 (
    input  wor  id_0
    , id_6,
    output wor  id_1,
    input  tri0 id_2,
    output tri1 id_3,
    input  tri  id_4
);
  assign id_6 = id_0 - 1'b0;
  module_0(
      id_6, id_6, id_6
  );
endmodule
