<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › include › asm › pci_x86.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pci_x86.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	Low-Level PCI Access for i386 machines.</span>
<span class="cm"> *</span>
<span class="cm"> *	(c) 1999 Martin Mares &lt;mj@ucw.cz&gt;</span>
<span class="cm"> */</span>

<span class="cp">#undef DEBUG</span>

<span class="cp">#ifdef DEBUG</span>
<span class="cp">#define DBG(x...) printk(x)</span>
<span class="cp">#else</span>
<span class="cp">#define DBG(x...)</span>
<span class="cp">#endif</span>

<span class="cp">#define PCI_PROBE_BIOS		0x0001</span>
<span class="cp">#define PCI_PROBE_CONF1		0x0002</span>
<span class="cp">#define PCI_PROBE_CONF2		0x0004</span>
<span class="cp">#define PCI_PROBE_MMCONF	0x0008</span>
<span class="cp">#define PCI_PROBE_MASK		0x000f</span>
<span class="cp">#define PCI_PROBE_NOEARLY	0x0010</span>

<span class="cp">#define PCI_NO_CHECKS		0x0400</span>
<span class="cp">#define PCI_USE_PIRQ_MASK	0x0800</span>
<span class="cp">#define PCI_ASSIGN_ROMS		0x1000</span>
<span class="cp">#define PCI_BIOS_IRQ_SCAN	0x2000</span>
<span class="cp">#define PCI_ASSIGN_ALL_BUSSES	0x4000</span>
<span class="cp">#define PCI_CAN_SKIP_ISA_ALIGN	0x8000</span>
<span class="cp">#define PCI_USE__CRS		0x10000</span>
<span class="cp">#define PCI_CHECK_ENABLE_AMD_MMCONF	0x20000</span>
<span class="cp">#define PCI_HAS_IO_ECS		0x40000</span>
<span class="cp">#define PCI_NOASSIGN_ROMS	0x80000</span>
<span class="cp">#define PCI_ROOT_NO_CRS		0x100000</span>
<span class="cp">#define PCI_NOASSIGN_BARS	0x200000</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pci_probe</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pirq_table_addr</span><span class="p">;</span>

<span class="k">enum</span> <span class="n">pci_bf_sort_state</span> <span class="p">{</span>
	<span class="n">pci_bf_sort_default</span><span class="p">,</span>
	<span class="n">pci_force_nobf</span><span class="p">,</span>
	<span class="n">pci_force_bf</span><span class="p">,</span>
	<span class="n">pci_dmi_bf</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* pci-i386.c */</span>

<span class="kt">void</span> <span class="n">pcibios_resource_survey</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">pcibios_set_cache_line_size</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* pci-pc.c */</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">pcibios_last_bus</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">pci_root_bus</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">pci_root_ops</span><span class="p">;</span>

<span class="kt">void</span> <span class="n">pcibios_scan_specific_bus</span><span class="p">(</span><span class="kt">int</span> <span class="n">busn</span><span class="p">);</span>

<span class="cm">/* pci-irq.c */</span>

<span class="k">struct</span> <span class="n">irq_info</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">;</span>			<span class="cm">/* Bus, device and function */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">link</span><span class="p">;</span>		<span class="cm">/* IRQ line ID, chipset dependent,</span>
<span class="cm">					   0 = not routed */</span>
		<span class="n">u16</span> <span class="n">bitmap</span><span class="p">;</span>		<span class="cm">/* Available IRQs */</span>
	<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">))</span> <span class="n">irq</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">slot</span><span class="p">;</span>			<span class="cm">/* Slot number, 0=onboard */</span>
	<span class="n">u8</span> <span class="n">rfu</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">irq_routing_table</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">signature</span><span class="p">;</span>			<span class="cm">/* PIRQ_SIGNATURE should be here */</span>
	<span class="n">u16</span> <span class="n">version</span><span class="p">;</span>			<span class="cm">/* PIRQ_VERSION */</span>
	<span class="n">u16</span> <span class="n">size</span><span class="p">;</span>			<span class="cm">/* Table size in bytes */</span>
	<span class="n">u8</span> <span class="n">rtr_bus</span><span class="p">,</span> <span class="n">rtr_devfn</span><span class="p">;</span>		<span class="cm">/* Where the interrupt router lies */</span>
	<span class="n">u16</span> <span class="n">exclusive_irqs</span><span class="p">;</span>		<span class="cm">/* IRQs devoted exclusively to</span>
<span class="cm">					   PCI usage */</span>
	<span class="n">u16</span> <span class="n">rtr_vendor</span><span class="p">,</span> <span class="n">rtr_device</span><span class="p">;</span>	<span class="cm">/* Vendor and device ID of</span>
<span class="cm">					   interrupt router */</span>
	<span class="n">u32</span> <span class="n">miniport_data</span><span class="p">;</span>		<span class="cm">/* Crap */</span>
	<span class="n">u8</span> <span class="n">rfu</span><span class="p">[</span><span class="mi">11</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">checksum</span><span class="p">;</span>			<span class="cm">/* Modulo 256 checksum must give 0 */</span>
	<span class="k">struct</span> <span class="n">irq_info</span> <span class="n">slots</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pcibios_irq_mask</span><span class="p">;</span>

<span class="k">extern</span> <span class="n">raw_spinlock_t</span> <span class="n">pci_config_lock</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">pcibios_enable_irq</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">pcibios_disable_irq</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">pci_raw_ops</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">read</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">domain</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
						<span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">write</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">domain</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
						<span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_raw_ops</span> <span class="o">*</span><span class="n">raw_pci_ops</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_raw_ops</span> <span class="o">*</span><span class="n">raw_pci_ext_ops</span><span class="p">;</span>

<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_raw_ops</span> <span class="n">pci_direct_conf1</span><span class="p">;</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">port_cf9_safe</span><span class="p">;</span>

<span class="cm">/* arch_initcall level */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">pci_direct_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_direct_init</span><span class="p">(</span><span class="kt">int</span> <span class="n">type</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_pcbios_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__init</span> <span class="n">dmi_check_pciprobe</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__init</span> <span class="n">dmi_check_skip_isa_align</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* some common used subsys_initcalls */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">__init</span> <span class="n">pci_acpi_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__init</span> <span class="n">pcibios_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">__init</span> <span class="n">pcibios_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">pci_legacy_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pcibios_fixup_irqs</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* pci-mmconfig.c */</span>

<span class="cm">/* &quot;PCI MMCONFIG %04x [bus %02x-%02x]&quot; */</span>
<span class="cp">#define PCI_MMCFG_RESOURCE_NAME_LEN (22 + 4 + 2 + 2)</span>

<span class="k">struct</span> <span class="n">pci_mmcfg_region</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">address</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">virt</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">segment</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">start_bus</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">end_bus</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">name</span><span class="p">[</span><span class="n">PCI_MMCFG_RESOURCE_NAME_LEN</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">__init</span> <span class="n">pci_mmcfg_arch_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__init</span> <span class="n">pci_mmcfg_arch_free</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_mmcfg_region</span> <span class="o">*</span><span class="n">pci_mmconfig_lookup</span><span class="p">(</span><span class="kt">int</span> <span class="n">segment</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">);</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">list_head</span> <span class="n">pci_mmcfg_list</span><span class="p">;</span>

<span class="cp">#define PCI_MMCFG_BUS_OFFSET(bus)      ((bus) &lt;&lt; 20)</span>

<span class="cm">/*</span>
<span class="cm"> * AMD Fam10h CPUs are buggy, and cannot access MMIO config space</span>
<span class="cm"> * on their northbrige except through the * %eax register. As such, you MUST</span>
<span class="cm"> * NOT use normal IOMEM accesses, you need to only use the magic mmio-config</span>
<span class="cm"> * accessor functions.</span>
<span class="cm"> * In fact just use pci_config_*, nothing else please.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">mmio_config_readb</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movb (%1),%%al&quot;</span> <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">pos</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="nf">mmio_config_readw</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movw (%1),%%ax&quot;</span> <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">pos</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">mmio_config_readl</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movl (%1),%%eax&quot;</span> <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">pos</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mmio_config_writeb</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pos</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movb %%al,(%1)&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">pos</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mmio_config_writew</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pos</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movw %%ax,(%1)&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">pos</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mmio_config_writel</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pos</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;movl %%eax,(%1)&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">pos</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PCI</span>
<span class="cp"># ifdef CONFIG_ACPI</span>
<span class="cp">#  define x86_default_pci_init		pci_acpi_init</span>
<span class="cp"># else</span>
<span class="cp">#  define x86_default_pci_init		pci_legacy_init</span>
<span class="cp"># endif</span>
<span class="cp"># define x86_default_pci_init_irq	pcibios_irq_init</span>
<span class="cp"># define x86_default_pci_fixup_irqs	pcibios_fixup_irqs</span>
<span class="cp">#else</span>
<span class="cp"># define x86_default_pci_init		NULL</span>
<span class="cp"># define x86_default_pci_init_irq	NULL</span>
<span class="cp"># define x86_default_pci_fixup_irqs	NULL</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
