<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML>
<HEAD>
	<META HTTP-EQUIV="CONTENT-TYPE" CONTENT="text/html; charset=utf-8">
	<TITLE>LNS References</TITLE>
	<META NAME="GENERATOR" CONTENT="OpenOffice.org 2.0  (Linux)">
	<META NAME="CREATED" CONTENT="20130604;3173800">
	<META NAME="CHANGED" CONTENT="20130604;20335500">
</HEAD>
<BODY LANG="en-US" DIR="LTR">
<P><IMG SRC="xlnslogo.gif" NAME="graphics1" ALT="xlnslogo" ALIGN=BOTTOM WIDTH=320 HEIGHT=110 BORDER=0>
</P>
<P><SPAN LANG="en"><FONT SIZE=2>This webpage (derived from www.xlnsresearch.com) is an attempt to be an
exhaustive list of Logarithmic Number System references, but
naturally it is incomplete. If you have additions or corrections,
PLEASE email to the first author of “A Real/Complex Logarithmic
Number System ALU” below using the email address (all lower case no
space or punctuation): first name middle initial last name at sign
this organization dot com. In other words, m...d@x...com </FONT></SPAN><FONT FACE="DejaVu Sans Condensed"><SPAN LANG=""><SPAN LANG="en"><FONT SIZE=2><FONT FACE="DejaVu Sans Condensed">　</FONT></FONT></SPAN></SPAN></FONT></P>
<P LANG="en"><FONT SIZE=2>For more about the original www.xlnsresearch.com  website, <A HREF="http://www.xlnsresearch.com/Default.htm">click
here.</A>  Eventually www.xlnsresearch.com, which has grown out of date, will be retired.  New references will be added here only.</FONT></P>

<p> <FONT SIZE=2> The github organization, xlnsresearch, that hosts this webpage also hosts repositories to implement LNS arithmetic in several languages:
<a href="https://github.com/xlnsresearch/xlns"> https://github.com/xlnsresearch/xlns </a> provides many options (base, precision, redundancy) for LNS experimentation in Python, including user-contributed LNS arithmetic algorithms (it is also available via PyPi wheel with pip install xlns);
<a href="https://github.com/xlnsresearch/xlnscpp"> https://github.com/xlnsresearch/xlnscpp </a> provides 16- and 32-bit formats for C++; and
<a href="https://github.com/xlnsresearch/xlnscpp"> https://github.com/xlnsresearch/xlnscuda </a> provides similar formats as C++ for CUDA devices.
</p>

<p> New Additions (not in xlnsresearch.com) These ~300 recent references will eventually be merged into the larger list that follows,
	which spans four centuries of research (from 1614 to 2013).</p> <br><br>
<FONT SIZE=2>

<p>S. A. Alam and O. Gustafsson,
``Design of Finite Word Length Linear-Phase FIR
Filters in the Logarithmic Number System Domain”, <i>VLSI Design</i>,
vol. 2014, Article ID 217495, <a href="http://dx.doi.org/10.1155/2014/217495" target="_blank">http://dx.doi.org/10.1155/2014/217495</a></p>

<p>R. K. Agrawal, and H. M. Kittur, “ASIC Based Logarithmic
Multiplier using iterative pipelined architecture,” <i>IEEE Conference on
information &amp; Communication Technologies (ICT)</i>, pp. 362–366 2013.</p>



<p>A. Agarwal, P. Harsha, S. Vasishta, and S. Sivanantham,
“Implementation of Special Function Unit for Vertex Shader Processor Using
Hybrid Number System,” <i>Journal of Computer Networks and Communications</i>,
vol. 2014. Hindawi Limited, pp. 1–7, 2014. <a
href="http://dx.doi.org/10.1155/2014/890354">http://dx.doi.org/10.1155/2014/890354</a></p>



<p>S.E. Ahmed,&nbsp;M.B. Srinivas, “An improved logarithmic
multiplier for media processing”,&nbsp;<i>J. Signal Process Syst.</i>,&nbsp;vol.
91 no. 6, pp.&nbsp;561-574, 2019. <a
href="http://dx.doi.org/10.1007/s11265-018-1350-2">http://dx.doi.org/10.1007/s11265-018-1350-2</a></p>



<p>Z. Aizaz and K. Khare, &quot;State-of-Art Analysis of
Multiplier designs for Image processing and Convolutional Neural Network
Applications,&quot;&nbsp;<i>International Conference for Advancement in
Technology (ICONAT)</i>, Goa, India, 2022, pp. 1-11, <a
href="http://dx.doi.org/10.1109/ICONAT53423.2022.9726109">http://dx.doi.org/10.1109/ICONAT53423.2022.9726109</a></p>



<p>S. A. Alam, <i>Techniques for Efficient Implementation of
FIR and Particle Filtering</i>, PhD dissertation, Linköping University Electronic Press, Linköping, 2016.</p>



<p>S. A. Alam, James Garland and David Gregg, “Low Precision
Logarithmic Number Systems: Beyond Base-2”, <a
href="https://arxiv.org/pdf/2102.06681">https://arxiv.org/pdf/2102.06681</a></p>



<p>S. A. Alam and O. Gustafsson, “Design of Finite Word Length
Linear-Phase FIR Filters in the Logarithmic Number System Domain”,<i>VLSI Design</i>, April 2014, <a
href="https://doi.org/10.1155/2014/217495">https://doi.org/10.1155/2014/217495</a></p>



<p>F. Albu, &quot;Simplified proportionate affine projection
algorithms,&quot; <i>19th International Conference on Systems, Signals and
Image Processing (IWSSIP)</i>, Vienna, Austria, 2012, pp. 368-371.</p>




	
<p>N. Alla and S. E. Ahmed, “An Area
and Delay Efficient Logarithmic Multiplier”, <i>International Conference on
Contemporary Computing and Applications (IC3A)</i>, pp. 169–174, 2020, <a
href="https://api.semanticscholar.org/CorpusID:216587460">https://api.semanticscholar.org/CorpusID:216587460</a>
.</p>


<p>N. Alla and S. E. Ahmed, “An Area
and Delay Efficient Logarithmic Multiplier”, <i>International Conference on
Contemporary Computing and Applications (IC3A)</i>, pp. 169–174, 2020, <a
href="https://api.semanticscholar.org/CorpusID:216587460">https://api.semanticscholar.org/CorpusID:216587460</a>
.</p>


<p>G. Alsuhli, V. Sakellariou, H. Saleh, M. Al-Qutayri, B.
Mohammad, and T. Stouraitis, “Number Systems for Deep Neural Network Architectures:
A Survey,” arXiv: 2307.05035, 2023.</p>

<p>D. Alex, V. C. Gogineni, S. Mula and S. Werner, &quot;Novel
VLSI Architecture for Fractional-Order Correntropy Adaptive Filtering
Algorithm,&quot; &nbsp;<i>IEEE Transactions on Very Large Scale Integration
(VLSI) Systems</i>, vol. 30, no. 7, pp. 893-904, July 2022, <a
href="http://dx.doi.org/10.1109/TVLSI.2022.3169010">http://dx.doi.org/10.1109/TVLSI.2022.3169010</a>&nbsp;</p>



<p>S. W. Ali, M. Sharma, and M. R. Tripathy, “Efficient Method
to Implement Arithmetic Operations Using Binary Logarithmic Algorithms for
Reduced Circuit Complexity with Error Analysis,” <i>Advances in Intelligent
Systems and Computing</i>, Springer Singapore, pp. 889–894, 2018. <a
href="http://dx.doi.org/10.1007/978-981-10-5903-2_93">http://dx.doi.org/10.1007/978-981-10-5903-2_93</a></p>



<p>G. Alsuhli, V. Sakellariou, H. Saleh, M. Al-Qutayri, B.
Mohammad, and T. Stouraitis, “LNS for DNN Architectures”, <i>Number Systems for
Deep Neural Network Architectures</i>, Springer Nature Switzerland, 
<a href="http://dx.doi.org/10.1007/978-3-031-38133-1">http://dx.doi.org/10.1007/978-3-031-38133-1</a></p>



<p>M S Ansari, S Gandhi, B F. Cockburn, J. Han, “Fast and
Low-Power Leading-One Detectors for Energy-Efficient Logarithmic Computing”, <i>IET
Computers and Digital Techniques</i>, pp. 1-8, 2019. <a
href="https://www.ece.ualberta.ca/~jhan8/publications/Approximate%20LOD_IET%20Computers%20&amp;%20Digital%20Techniques%202020.pdf">https://www.ece.ualberta.ca/~jhan8/publications/Approximate%20LOD_IET%20Computers%20&amp;%20Digital%20Techniques%202020.pdf</a></p>

<p>M. S. Ansari, B. Cockburn, and J. Han, 
“An Improved Logarithmic Multiplier for Energy-Efficient Neural Computing”,
<i>IEEE Trans. on Computers</i>, vol. 70, pp. 614–625, 2021.</p>

<p>M. S.  Ansari, V. Mrazek, B. F. Cockburn, L. Sekanina, Z. Vasicek, and J. Han,
"Improving the accuracy and hardware efficiency of neural networks using
approximate multipliers," <i>IEEE Transactions on Very Large Scale Integration
(VLSI) Systems</i>, vol. 28, no. 2, pp. 317--328, 2019. </p>

<p>M. S. Ansari, B. F. Cockburn and J. Han, 
"A Hardware-Efficient Logarithmic Multiplier with Improved Accuracy," 
<i>Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, 
Florence, Italy, 2019, pp. 928-931, 	
<a href="https://doi.org/10.23919/DATE.2019.8714868"> https://doi.org/10.23919/DATE.2019.8714868 </a></p>


<p>M. G. Arnold, “RLNStool version 1.0”, https://web.archive.org/web/20080820140202/http://www.cse.lehigh.edu/ caar/rlnstool.html</p>


<p>M. G. Arnold, T. A. Bailey, and J. A.
Cowles, “Towards automated verification of logarithmic arithmetic,” arXiv
preprint arXiv:2411.12923, 1994.</p>


<p>M.G. Arnold, “Improved DNA-sticker
Arithmetic: Tube-encoded-carry, Logarithmic Number System and Monte-Carlo
methods,” <i>Natural Computing</i>, Vol. 12, no. 2, pp. 235–246, 2013.</p>


<p>M.G. Arnold, S. Collange, Options for
Denormal Representation in Logarithmic Arithmetic, <i>Journal of Signal Processing
Systems</i>, vol. 77, pp. 207–220, 2014. <a
href="https://doi.org/10.1007/s11265-014-0874-3">https://doi.org/10.1007/s11265-014-0874-3</a></p>


<p>M. Arnold, E. Chester and J. Cowles,
&quot;Guarding the guards: Enhancing LNS performance for common
applications,&quot; <i>2016 IEEE 27th International Conference on
Application-specific Systems, Architectures and Processors (ASAP)</i>, London,
pp. 123-130, 2016.<a href="https://doi.org/10.1109/ASAP.2016.7760781">https://doi.org/10.1109/ASAP.2016.7760781</a></p>


<p>M. G. Arnold, I. Kouretas, V. Paliouras and
J. R. Cowles, &quot;Under- and Overflow Detection in the Residue Logarithmic
Number System,&quot; <i>2019 IEEE 26th Symposium on Computer Arithmetic (ARITH)</i>,
Kyoto, Japan, 2019, pp. 112-115. 
<a href="https://doi.org/10.1109/ARITH.2019.00030">https://doi.org/10.1109/ARITH.2019.00030</a> </p>


<p>M. G. Arnold, I. Kouretas, V. Paliouras and
A. Morgan, &quot;One-Hot Residue Logarithmic Number Systems,&quot; <i>2019 29th
International Symposium on Power and Timing Modeling, Optimization and Simulation
(PATMOS)</i>, Rhodes, Greece, 2019, pp. 97-102. <a
href="https://doi.org/10.1109/PATMOS.2019.8862159">https://doi.org/10.1109/PATMOS.2019.8862159</a> </p>


<p>M. Arnold, E. Chester, J. Cowles and C.
Johnson, Optimizing Mitchell's Method for Approximate Logarithmic Addition via
Base Selection with Application to Back-Propagation, 2019 IEEE Nordic Circuits
and Systems Conference (NORCAS): <i>NORCHIP and International Symposium of
System-on-Chip (SoC)</i>, Helsinki, Finland, 2019, pp. 1-6
<a href="https://doi.org/10.1109/NORCHIP.2019.8906904">https://doi.org/10.1109/NORCHIP.2019.8906904</a></p>


<p>M. G. Arnold, V. Paliouras and I. V.
Kouretas, Implementing the Residue Logarithmic Number System Using
Interpolation and Cotransformation, <i>IEEE Transactions on Computers</i>,
vol. 69, no. 12, pp. 1719-1732, Dec. 2020, 
<a href="https://doi.org/10.1109/TC.2019.2930514">https://doi.org/10.1109/TC.2019.2930514</a> </p>


<p>M. Arnold, E. Chester and C. Johnson,
&quot;Training Neural Nets using only an Approximate Tableless LNS ALU,&quot;
2020 <i>IEEE 31st International Conference on Application-specific Systems,
Architectures and Processors (ASAP)</i>, Manchester, United Kingdom, 2020, pp.
69-72. <a href="https://doi.org/10.1109/ASAP49362.2020.00020">https://doi.org/10.1109/ASAP49362.2020.00020</a> </p>


<p>M. G. Arnold, &quot;Towards Quantum Logarithm Number
Systems,&quot;&nbsp;<i>2022 IEEE 29th Symposium on Computer Arithmetic (ARITH)</i>,
Lyon, France, 2022, pp. 76-83, <a
href="https://doi.org/10.1109/ARITH54963.2022.00022">https://doi.org/10.1109/ARITH54963.2022.00022</a>
.</p>


<p>M. Arnold, &quot;Machine Learning using Logarithmic
Arithmetic with Preconditioned Input to Mitchell's Method,&quot;&nbsp;<i>2023
IEEE 5th International Conference on Artificial Intelligence Circuits and
Systems </i>(AICAS), Hangzhou, China, 2023, pp. 1-5,  <a
href="https://doi.org/10.1109/AICAS57966.2023.10168554">https://doi.org/10.1109/AICAS57966.2023.10168554</a>
.</p>




<p>A. Avramović, Z. Babić, D. Raič, D. Strle and P. Bulić, “An
approximate logarithmic squaring circuit with error compensation for DSP
applications”, <i>Microelectronics Journal</i>, Vol. 45, no. 3, pp. 263-271, 2014,
<a href="https://doi.org/10.1016/j.mejo.2014.01.005">https://doi.org/10.1016/j.mejo.2014.01.005</a></p>



<p>M Azarmehr, <i>A Multi-Dimensional Logarithmic Number System
based Central Processing</i>, MS Thesis, University of. Windsor, <a
href="https://central.bac-lac.gc.ca/.item?id=MR42322&amp;op=pdf&amp;app=Library&amp;oclc_number=676689304">https://central.bac-lac.gc.ca/.item?id=MR42322&amp;op=pdf&amp;app=Library&amp;oclc_number=676689304</a></p>

	
<p>Z. Babic, A. Avramovic, and P. Bulic "An iterative logarithmic multiplier," <i>Microprocessors
and Microsystems</i>, vol. 35, no. 1, pp. 23‚Äì 33, 2011. </p>

<p>A.D. Babu, C. Gomathy, “Performance Analysis Study of
Stochastic Computing Based Neuron,” <i>Intelligent Computing and Applications.
Advances in Intelligent Systems and Computing</i>, vol 1172. Springer,
Singapore. <a href="https://doi.org/10.1007/978-981-15-5566-4_22">https://doi.org/10.1007/978-981-15-5566-4_22</a></p>



<p>A. Banerjee, S. Sarkar, M. Das and A. Ghosh, “Design of
reversible binary logarithmic multiplier and divider using optimal garbage”, <i>International
Journal of Advanced Computer Research</i>, Vol. 5, no. 18, pp. 2277-7970, March
2015. <a
href="https://accentsjournals.org/PaperDirectory/Journal/IJACR/2015/3/1.pdf">https://accentsjournals.org/PaperDirectory/Journal/IJACR/2015/3/1.pdf</a></p>



<p>T. M. Bartol, Jr., et al., “Nanoconnectomic upper bound on
the variability of synaptic plasticity”, <i>eLife,</i> 2015. 10.7554/eLife.10778.002</p>

	
<p>M. Basir, R. Ismail, and S. Naziri, “An investigation of
extended co-transformation using second-degree interpolation for logarithmic
number system,” <i>FORTEI-International Conference on Electrical Engineering
(FORTEI-ICEE)</i>. IEEE, 2020, pp. 59–63.</p>


<p>M. Basir, R. Ismail, and M. Isa, “A novel double
co-transformation for a simple and memory efficient logarithmic number system,”
<i>IEEE International Conference on Semiconductor Electronics (ICSE</i>). IEEE,
2020, pp. 25–28.</p>



<p>J. Bates, <i>Processing with compact arithmetic processing
element</i>, US Patent 10,754,616, 2020.</p>



<p>J. Bernstein, J. Zhao, et al. “Learning compositional
functions via multiplicative weight updates”, 2021, <a
href="https://arxiv.org/pdf/2006.14560">https://arxiv.org/pdf/2006.14560</a></p>



<p>L. Boué, “Real numbers, data science and chaos: How to fit
any dataset with a single parameter”, <a href="https://arxiv.org/pdf/1904.12320">https://arxiv.org/pdf/1904.12320</a></p>

<p>M. B. K. Chaitanya, Y. Sai Teja, K. R. Teja, and G.
Ragunath, “An Area Efficient 16-bit Logarithmic Multiplier,” <i>International
Conference on Vision Towards Emerging Trends in Communication and Networking
(ViTECoN)</i>. IEEE, pp. 1–5, Mar. 2019.  <a
href="http://dx.doi.org/10.1109/ViTECoN.2019.8899395">http://dx.doi.org/10.1109/ViTECoN.2019.8899395</a></p>



<p>W. Chang, H. Hamad, K.M. Chugg, “Approximation Capabilities
of Neural Networks using Morphological Perceptrons and Generalizations”, arXiv:2207.07832.
2022.</p>



<p>M. Chaudhary, P. Lee, “An improved two-step binary
logarithmic converter for FPGAs”, <i>IEEE Trans Circuits Syst II: Express
Briefs</i>, vol. 62, no. 5, pp. 476-480, 2015.</p>



<p>M. Chaudhary and P. Lee, “Two‐stage logarithmic converter
with reduced memory requirements”,<i> IET Computers and Digital Techniques</i>,
vol. 8, no. 1. Institution of Engineering and Technology (IET), pp. 23–29, Jan.
2014. <a href="http://dx.doi.org/10.1049/iet-cdt.2012.0134">http://dx.doi.org/10.1049/iet-cdt.2012.0134</a></p>



<p>M. Chaudhary and P. Lee, &quot;An improved two-step binary
logarithmic converter for FPGAs&quot;, <i>IEEE Trans. Circuits Syst. II Exp.
Briefs</i>, vol. 62, no. 5, pp. 476-480, May 2015.</p>



<p>H. Chen, Z. Yu, Y. Zhang, Z. Lu, Y. Fu and L. Li,
&quot;Low-Complexity High-Precision Method and Architecture for Computing the
Logarithm of Complex Numbers,&quot; &nbsp;<i>IEEE Transactions on Circuits and
Systems I: Regular Papers</i>, vol. 68, no. 8, pp. 3293-3304, Aug. 2021, <a
href="http://dx.doi.org/10.1109/TCSI.2021.3081517">http://dx.doi.org/10.1109/TCSI.2021.3081517</a></p>



<p>T. Cheng, J. Yu and M. Hashimoto, &quot;Minimizing Power for
Neural Network Training with Logarithm-Approximate Floating-Point
Multiplier,&quot;&nbsp;<i>29th International Symposium on Power and Timing
Modeling, Optimization and Simulation (PATMOS)</i>, Rhodes, Greece, 2019, pp.
91-96, <a href="http://dx.doi.org/10.1109/PATMOS.2019.8862162">http://dx.doi.org/10.1109/PATMOS.2019.8862162</a></p>



<p>D. Choi, J. Park, and H. Kim, “HLQ: Hardware-Friendly
Logarithmic Quantization Aware Training for Power-Efficient Low-Precision CNN
Models,” <i>IEEE Access</i>, vol. 12. Institute of Electrical and Electronics
Engineers (IEEE), pp. 159611–159621, 2024.  <a
href="http://dx.doi.org/10.1109/ACCESS.2024.3488093">http://dx.doi.org/10.1109/ACCESS.2024.3488093</a></p>



<p>Y. -K. Choi, H. -J. Lee and S. -I. Chae, &quot;High
Throughput CBAC Hardware Encoder with Bin Merging for AVS 2.0 Video Coding”,
IEEE<i> Transactions on Circuits and Systems for Video Technology</i>, vol. 31,
no. 11, pp. 4439-4453, Nov. 2021, <a
href="http://dx.doi.org/10.1109/TCSVT.2020.3047925">http://dx.doi.org/10.1109/TCSVT.2020.3047925</a>&nbsp;</p>

<p>J. Choi et al. “MLogNet: A
Logarithmic Quantization-Based Accelerator for Depthwise Separable Convolution”,<i>
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,</i>
vol. 41, pp. 5220–5231, 2022.</p>

<p>A. Chopde, A. Joshi, A. Thaploo, and V. Bhagwan, “High
Performance Logarithmic Multipliers”, <i>Lecture Notes in Networks and Systems</i>,
Springer Nature Singapore, pp. 251–266, 2025. </p>


<p> M. Christ, F. de Dinechin, F. Pétrot, "Low-precision logarithmic arithmetic
for neural network accelerators," <i> </i>33rd IEEE International Conference on Application-specific
Systems, Architectures and Processors (ASAP 2022)</i>, IEEE, Jul 2022, Gothenburg, Sweden.
<a href="https://doi.org/10.1109/ASAP54787.2022.00021"> https://doi.org/10.1109/ASAP54787.2022.00021 </a> hal-03684585 </p>
	
<p>M. Chugh and B.
Parhami, "Logarithmic arithmetic as an alternative to floating-point: A review," Asilomar Conference on Signals, Systems and Computers</em>, Pacific Grove, pp. 1139-1143, 2013, <a href="https://doi.org/10.1109/ACSSC.2013.6810472">https://doi.org/10.1109/ACSSC.2013.6810472</a> </p>


<p>E. Cilingiroglu, “Artificial Intelligence in the Stock
Market: Quantitative Technical Analysis, Model Weight Optimization, and Financial
Sentiment Evaluation to Predict Stock Prices”, <i>Intersect</i>, Vol 17, No 4
(2023)</p>


<p>J. N. Coleman and R. C. Ismail, “LNS with co-transformation
competes with floating-point,” <i>IEEE Transactions on Computers</i>, vol. 65,
no. 1, pp. 136–146, 2015.</p>



<p>P. Cui&nbsp;et al., &quot;Enabling In-Network
Floating-Point Arithmetic for Efficient Computation Offloading,&quot; <i>IEEE
Transactions on Parallel and Distributed Systems</i>, vol. 33, no. 12, pp.
4918-4934, 1 Dec. 2022, <a href="http://dx.doi.org/10.1109/TPDS.2022.3208425">http://dx.doi.org/10.1109/TPDS.2022.3208425</a>&nbsp;</p>


<p>W. J. Dally, et al., “Inference accelerator using
logarithmic-based arithmetic,” U.S. Patent Application Publication
US20210056446A1, 2021.</p>


<p>M. Darweesh,T. Habte, H. Saleh. B. Mohammad, and M. Ismail, “Novel
logarithmic ECG Feature Extraction Algorithm Based on Pan and Tompkins”, <i>IEEE
59th International Midwest Symposium on Circuits and Systems</i>, October 2016.
<a href="http://dx.doi.org/10.1109/MWSCAS.2016.7870139">http://dx.doi.org/10.1109/MWSCAS.2016.7870139</a></p>

<p>S. Dawani, V. Dimitrov, H. L. Madanayake, <i>Multi-dimensional
logarithmic number system processor for inner product computations</i>, U.S. patent
application US20230409285A1, 2023.</p>

<p>T. Deb, D. Ray and N. V. George, &quot;Design of Nonlinear
Filters Using Affine Projection Algorithm Based Exact and Approximate Adaptive
Exponential Functional Link Networks&quot;, <i>IEEE Transactions on Circuits
and Systems II: Express Briefs</i>, vol. 67, no. 11, pp. 2757-2761, Nov. 2020, <a
href="http://dx.doi.org/10.1109/TCSII.2019.2962916">http://dx.doi.org/10.1109/TCSII.2019.2962916</a></p>

<p>D. DeCaro, N. Petra and A. G. M. Strollo, &quot;Efficient
logarithmic converters for digital signal processing applications&quot;,&nbsp;<i>IEEE
Trans. Circuits Syst. II Exp. Briefs</i>, vol. 58, no. 10, pp. 667-671, Oct.
2011.</p>

<p>D. DeCaro, M. Genovese, E. Napoli, N. Petra and A. G. M.
Strollo, &quot;Accurate fixed-point logarithmic converter&quot;,&nbsp;<i>IEEE
Trans. Circuits Syst. II Exp. Briefs</i>, vol. 61, no. 7, pp. 526-530, Jul.
2014.</p>

<p>J. Detrey and F. de Dinechin, “A Tool for Unbiased
Comparison between Logarithmic and Floating-point Arithmetic,” <i>The Journal
of VLSI Signal Processing Systems for Signal, Image, and Video Technology</i>,
vol. 49, no. 1. Springer Science and Business Media LLC, pp. 161–175, May 05,
2007. Available: <a href="http://dx.doi.org/10.1007/s11265-007-0048-7">http://dx.doi.org/10.1007/s11265-007-0048-7</a></p>
	
<p>P. Drahoš, M Kocúr, O Haffner, E Kuˇcera and Al Kozáková, “RISC
Conversions for LNS Arithmetic in Embedded Systems”, <i>Mathematics</i>, vol. 8,
no. 1208, 2020. <a href="http://dx.doi.org/doi:10.3390/math8081208">http://dx.doi.org/doi:10.3390/math8081208</a></p>

<p>P. Drahoš and M. Kocúr, &quot;Logarithmic Addition and
Subtraction for Embedded Control Systems,&quot; <i>2020 Cybernetics &amp;
Informatics (K&amp;I)</i>, Velke Karlovice, Czech Republic, 2020, pp. 1-7, <a
href="http://dx.doi.org/10.1109/KI48306.2020.9039886">http://dx.doi.org/10.1109/KI48306.2020.9039886</a></p>

<p>P. Drahoš and I. Klimo, &quot;LNS algorithm for embedded
control systems,&quot; <i>2018 Cybernetics &amp; Informatics (K&amp;I)</i>,
Lazy pod Makytou, Slovakia, 2018, pp. 1-3, <a
href="http://dx.doi.org/10.1109/CYBERI.2018.8337567">http://dx.doi.org/10.1109/CYBERI.2018.8337567</a> 
 <a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=8337567">https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=8337567</a></p>

<p>V. Dimitrov, et al., “Multiple-base Logarithmic Quantization
and Application in Reduced Precision AI Computations,” <i>Symp. Comp.
Arithmetic (ARITH)</i>, Malaga, Spain, 2024, pp.48–51, <a
href="https://doi.org/10.1109/ARITH61463.2024.00017">https://doi.org/10.1109/ARITH61463.2024.00017</a>
.</p>

<p>Z. Ebrahimi, S. Ullah and A. Kumar, &quot;LeAp: Leading-one
Detection-based Softcore Approximate Multipliers with Tunable Accuracy”, 25<i>th
Asia and South Pacific Design Automation Conference (ASP-DAC)</i>, Beijing,
China, 2020, pp. 605-610, <a
href="http://dx.doi.org/10.1109/ASP-DAC47756.2020.9045171">http://dx.doi.org/10.1109/ASP-DAC47756.2020.9045171</a></p>

<p>M.E. Elbtity, M.H. Amin, H. Hassan, and R. Zand, “Design
Automation and Quantitative Analysis of Approximate Arithmetic Circuits”, <a
href="https://www.techrxiv.org/doi/full/10.36227/techrxiv.172833314.44769251">https://www.techrxiv.org/doi/full/10.36227/techrxiv.172833314.44769251</a></p>

<p>D.M. Ellaithy, “Low Power Multiplication/Division Computing
Unit for IOT Application”, <i>IEEJ Trans Elec Electron Eng</i>., vol. 16, pp. 1628--1634,
2021.&nbsp; <a href="https://dx.doi.org/10.1002/tee.23475">https://dx.doi.org/10.1002/tee.23475</a></p>

<p>D. M. Ellaithy, M. A. El-Moursy, G. Hamdy, A. Zaki, and A.
Zekry, “Accurate piecewise uniform approximation logarithmic/antilogarithmic
converters for GPU applications,” <i>29th International Conference on
Microelectronics (ICM)</i>, IEEE, pp. 1–4, Dec. 2017. <a
href="http://dx.doi.org/10.1109/ICM.2017.8268821">http://dx.doi.org/10.1109/ICM.2017.8268821</a></p>

<p>D. M. Ellaithy, M. A. El-Moursy, G, Hamdy, A Zaki, A Zekry, “Efficient
piecewise non-uniform approximation logarithmic and antilogarithmic converters”,
<i>IEEE Advanced Control Circuits Systems (ACCS) Systems &amp; New Paradigms in
Electronics &amp; Information Technology (PEIT) Conference</i>,&nbsp;Hurghada,
Egypt: IEEE, pp. 149--152,&nbsp;2017.</p>

<p>D. M. Ellaithy, M. A. El-Moursy, A. Zaki and A. Zekry,
&quot;Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for
Low-Power 3-D Graphics,&quot;  <i>IEEE Transactions on Very Large-Scale
Integration (VLSI) Systems</i>, vol. 27, no. 4, pp. 790-798, April 2019.</p>

<p>D.M. Ellaithy, M. A. El-Moursy, GH. Ibrahim, A. Zaki, A Zekry,
“Double logarithmic arithmetic technique for low-power 3-D graphics
applications”, <i>IEEE Trans Very Large Scale Integ (VLSI) Syst</i>., vol. 25,
no. 7, pp.  2144-2152, 2017.</p>

<p>M.E.F Essa, <i>Approximate Computing and In-Memory
Computing: The Best of the Two Worlds!</i>, PhD Dissertation, University of
South Carolina, 2024.</p>

<p>S. Esmaeeli and I. Gholampour, ``Reduced memory requirement
in hardware implementation of SVM classifiers,” <i>20th Iranian Conference on
Electrical Engineering (ICEE2012)</i>, Tehran, Iran, 2012, pp. 46-50, <a
href="https://doi.org/10.1109/IranianCEE.2012.6292320">https://doi.org/10.1109/IranianCEE.2012.6292320</a>
.</p>


<p>P. Faraboschi, et al., “Reducing the Barriers to Entry for
Foundation Model Training”, <a href="https://arxiv.org/pdf/2404.08811">https://arxiv.org/pdf/2404.08811</a></p>



<p>M. P. Flynn, et al., <i>Closed-Loop Neural Stimulation</i>, U.
S. Patent Application 20130338728A1, 2013.</p>



<p>L. Forget, G. Harnisch, R. Keryell, F. de Dinechin, “A
single-source C++20 HLS flow for function evaluation on FPGA and beyond. HEART
2022”, <i>12th International Symposium on Highly Efficient Accelerators and
Reconfigurable Technologies</i>, Jun 2022, Tsukuba, Japan. hal-03684757f</p>



<p>M. Gautschi et al., “An Extended Shared Logarithmic Unit for
Nonlinear Function Kernel Acceleration in a 65-nm CMOS Multicore Cluster<i>,” IEEE
Journal of Solid-State Circuits</i>, vol. 52, no. 1, pp. 98–112, 2017.</p>



<p>M. Gautschi, M. Schaffner, F.K. Gurkaynak and L. Benini, “A
65nm CMOS 6.4-to-29.2pJ/FLOP0.8V shared logarithmic floating-point unit for
acceleration of nonlinear function kernels in a tightly coupled processor
cluster”, <i>IEEE Int. Solid-State Circuits Conf.</i>, vol. 59, pp. 82–83, 2016</p>



<p>M. Gautschi, M. Schaffner, F.K. Gurkaynak and L. Benini, “An
Extended Shared Logarithmic Unit for Nonlinear Function Kernel Acceleration in
a 65-nm CMOS Multicore Cluster”, <i>IEEE J. Solid-State Circuits</i>, vol. 52,
no. 1, pp. 98–112, 2017</p>


<p>M. A. Gautschi, <i>Design of Energy-Efficient Processing
Elements for Near-Threshold Parallel Computing</i>, Dr. Sc.thesis, ETH Zurich,
2017.</p>


<p>M. Gautschi, M.  Schaffner, F. K. Gürkaynak and L. Benini, "An Extended Shared Logarithmic Unit for Nonlinear Function Kernel Acceleration in a 65-nm CMOS Multicore Cluster", IEEE Journal of Solid-State Circuits</em> , vol. 52, no. 1, pp. 98-112, Jan. 2017, <a href="https://doi.org/10.1109/JSSC.2016.2626272">https://doi.org/10.1109/JSSC.2016.2626272</a> </p>



<p>A.A. Ghosh, <i>A Study on Near Canonic Representation of
Double Base Number System and Multi-Base Number System</i>, Master's thesis,
University of Calgary, Calgary, Canada, 2021. <a
href="https://ucalgary.scholaris.ca/items/b1375401-9d01-4594-bccd-381c6be312f4">https://ucalgary.scholaris.ca/items/b1375401-9d01-4594-bccd-381c6be312f4</a></p>



<p>A. Ghosh, S. Paul, J. Park and S. Bhunia, &quot;Improving
Energy Efficiency in FPGA Through Judicious Mapping of Computation to Embedded
Memory Blocks&quot;,  <i>IEEE Transactions on Very Large Scale Integration
(VLSI) Systems</i>, vol. 22, no. 6, pp. 1314-1327, June 2014, <a
href="http://dx.doi.org/10.1109/TVLSI.2013.2271696">http://dx.doi.org/10.1109/TVLSI.2013.2271696</a></p>



<p>G. Goel, G. Mittal and A. R. Asati, &quot;ROM based logic
design for base-2 exponential and logarithm converter using fixed point number
representation&quot;,&nbsp;<i>International Conference on Inventive Computation
Technologies (ICICT)</i>, Coimbatore, India, 2016, pp. 1-7, <a
href="http://dx.doi.org/10.1109/INVENTIVE.2016.7830227">http://dx.doi.org/10.1109/INVENTIVE.2016.7830227</a></p>



<p>R. Gutierrez and J. Valls, &quot;Low-cost hardware
implementation of logarithm approximation&quot;, <i>IEEE Trans. Very Large
Scale Integr. (VLSI) Syst</i>., vol. 19, no. 12, pp. 2326-2330, Dec. 2011.</p>



<p>R. Gutierrez, V. Torres and J. Valls, &quot;
FPGA-implementation of atan(Y/X) based on logarithmic transformation and
LUT-based techniques &quot;, <i>J. Syst. Archit</i>., vol. 56, no. 11, pp.
588-596, 2010.</p>



<p>M. Ha and S. Lee, &quot;Accurate hardware-efficient
logarithm circuit&quot;, <i>IEEE Trans. Circuits Syst. II Exp. Briefs</i>, vol.
64, no. 8, pp. 967-971, Aug. 2017.</p>

<p>P. Haghi, C. Wu, Z. Azad, Y. Li, A. Gui, Y. Hao, A. Li, and
T. T. Geng, “Bridging the Gap Between LLMs and LNS with Dynamic Data Format and
Architecture Codesign,” <i>57th IEEE/ACM International Symposium on
Microarchitecture (MICRO)</i>, Los Alamitos, CA, USA: IEEE Computer Society,
Nov. 2024, pp. 1617–1631. <a href="https://doi.ieeecomputersociety.org/10.1109/MICRO61859.2024.00118">https://doi.ieeecomputersociety.org/10.1109/MICRO61859.2024.00118</a></p>

<p>H. G. Haridos, J. Rubia, K. Sivaranjani, and W. John,
&quot;Comparative Analysis of Digital FIR Filter using Various Types of Modular
Arithmetic Algorithms,&quot; <i>2nd International Conference on Networking and
Communications (ICNWC),</i> Chennai, India, 2024, pp. 1-12, <a
href="http://dx.doi.org/10.1109/ICNWC60771.2024.10537267">http://dx.doi.org/10.1109/ICNWC60771.2024.10537267</a></p>

<p>L. Harsha, B. R. Jammu, V. R. Samoju, S. Veeramachaneni, N.
Mohammad, “A low-error, memory-based fast binary antilogarithmic converter”, <i>International
Journal of Circuit Theory and Applications</i>, February 2021. <a
href="https://doi.org/10.1002/cta.2981">https://doi.org/10.1002/cta.2981</a></p>
	

<p>T. Hamada, K. Benkrid, K. Nitadori and M. Taiji, &quot;A
Comparative Study on ASIC, FPGAs, GPUs and General-Purpose Processors in the
O(N^2) Gravitational N-body Simulation,&quot; <i>NASA/ESA Conference on
Adaptive Hardware and Systems</i>, San Francisco, CA, USA, 2009, pp. 447-452, <a
href="https://doi.org/10.1109/AHS.2009.55">https://doi.org/10.1109/AHS.2009.55</a>
.</p>

<p>L. Harsha, B. R. Jammu, N. Bodasingi, S. Veeramachaneni, and N. M. SK, "A low error,
hardware efficient logarithmic multiplier," <i>Circuits, Systems, and Signal
Processing</i>, vol. 41, no. 1, pp. 485--513, 2022. </p>

<p>S. Hashemi, R. I. Bahar, and S. Reda, "DRUM: A dynamic range unbiased multiplier for
approximate applications," in <i>IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)</i>. IEEE, 2015, pp. 418--425. </p>

<p>He et al., “Data Processing Circuit for Neural Network”, Patent
Application US 2020/0394507A1, Dec. 17, 2020.</p>

<p>V.-P. Hoang, X.-T. Do and C.-K. Pham, &quot;An efficient
ASIC implementation of logarithm approximation for HDR image
processing&quot;,&nbsp;<i>Proc. Int. Conf. Adv. Technol. Commun. (ATC)</i>, pp.
535-539, Oct. 2013.</p>

<p>I. Hong, G. Kim, Y. Kim, D. Kim, B. -G. Nam and H. -J. Yoo,
&quot;A 27mW reconfigurable marker-less logarithmic camera pose estimation
engine for mobile augmented reality processor&quot;, <i>IEEE Asian Solid-State
Circuits Conference (A-SSCC)</i>, KaoHsiung, Taiwan, 2014, pp. 209-212, <a
href="http://dx.doi.org/10.1109/ASSCC.2014.7008897">http://dx.doi.org/10.1109/ASSCC.2014.7008897</a></p>

<p>L. Hou, Y. Masuda, and T.
Ishihara. “An Accuracy Reconfigurable Vector Accelerator Based on Approximate
Logarithmic Multipliers”, <i>27th Asia and South Pacific Design Automation
Conference (ASP-DAC)</i>, pp. 568–573, 2022.</p>

<p>L. Hunhold, “Beating posits at their own game: Takum
arithmetic”, <i>Next Generation Arithmetic, 5th International Conference (CoNGA).
Lecture Notes in Computer Science</i>, vol. 14666, Sydney, NSW, Australia
Springer Nature Switzerland, Oct. 2024. arXiv:2404.18603 <a
href="http://dx.doi.org/10.1007/978-3-031-727">http://dx.doi.org/10.1007/978-3-031-727</a></p>
	


<p>M. S. Ibraheem, S. Z. Ahmed, K. Hachicha, S. Hochberg and P.
Garda, ``Medical images compression with clinical diagnostic quality using
logarithmic DWT," <i>IEEE-EMBS International Conference on Biomedical and
Health Informatics (BHI)</i>, Las Vegas, NV, USA, 2016, pp. 402-405, <a
href="https://doi.org/10.1109/BHI.2016.7455919">https://doi.org/10.1109/BHI.2016.7455919</a>
.</p>


<p>J. Johnson, “Rethinking floating point for deep learning,” <i>CoRR</i>,
vol. abs/1811.01721, 2018.</p>


<p>T. -B. Juang, Y. -R. Lee and C.
-C. Chiu, ``Low-cost concurrent error detection schemes for logarithmic
converters," <i>International SoC Design Conference (ISOCC)</i>,
Jeju, Korea (South, pp. 213-214), 2016, <a href="https://doi.org/10.1109/ISOCC.2016.7799863">https://doi.org/10.1109/ISOCC.2016.7799863</a></p>

<p>T.-B. Juang, C.-Y. Lin, and G.-Z. Lin, ‚"Area-delay product efficient design for
convolutional neural network circuits using logarithmic number systems," in <i>International
SoC Design Conference (ISOCC)</i>. IEEE, 2018, pp. 170--171. </p>

<p>T.-B. Juang, H.-L. Kuo, and K.-S. Jan, "Lower-error and area-efficient antilogarithmic
converters with bit-correction schemes," <i>Journal of the Chinese Institute of
Engineers</i>, vol. 39, no. 1, pp. 57--63, 2016. </p>

<p>T.-B. Juang, P. K. Meher, and K.-S. Jan, "High-performance logarithmic converters using
novel two-region bit-level manipulation schemes," in <i>Proceedings of 2011
International Symposium on VLSI Design, </i>Automation
and Test</i> IEEE, 2011, pp. 1--4.</p>

<p>M. S. Kim, A. A. D. Barrio, L. T. Oliveira, R. Hermida, and
N. Bagherzadeh, “Efficient Mitchell Approximate log Multipliers for Convolutional
Neural Networks,” <i>IEEE Transactions on Computers,</i> vol. 68, no. 5, pp.
660--675, May 2019.</p>

<p>H. Kim, M. S. Kim, A. A. Del Barrio, and N. Bagherzadeh,
"A cost-efficient iterative truncated logarithmic multiplication for
convolutional neural networks," in <i>2019 IEEE 26th Symposium on Computer
Arithmetic (ARITH)</i>. IEEE, 2019, pp. 108--111. </p>

<p>B. Knoop, J. Rust, S. Schmale, D. Peters-Drolshagen and S.
Paul, &quot;Rapid digital architecture design of orthogonal matching
pursuit,&quot; <i>24th European Signal Processing Conference (EUSIPCO)</i>,
Budapest, Hungary, 2016, pp. 1857-1861, <a
href="https://doi.org/10.1109/EUSIPCO.2016.7760570">https://doi.org/10.1109/EUSIPCO.2016.7760570</a>
.</p>


<p>I. Kouretas, Ch. Basetas and V. Paliouras, “Low-power
Logarithmic Number System Addition/Subtraction and their Impact on Digital Filters,”
<i>IEEE Transactions on Computers</i>, vol. 62, no. 11, pp. 2196–2209, Nov.
2013. <a href="https://doi.org/10.1109/TC.2012.111">https://doi.org/10.1109/TC.2012.111</a>
</p>


<p>I. Kouretas and V. Paliouras, “Logarithmic number system for
deep learning,” <i>7th International Conference on Modern Circuits and Systems
Technologies (MOCAST</i>), Thessaloniki, pp. 1-4, 2018. <a
href="https://doi.org/10.1109/MOCAST.2018.8376572">https://doi.org/10.1109/MOCAST.2018.8376572</a>
</p>


<p>O. Kosheleva, et al., “Logarithmic Number System Is Optimal
for AI Computations: Theoretical Explanation of Empirical Success”, <a
href="https://www.cs.utep.edu/vladik/2024/tr24-55.pdf">https://www.cs.utep.edu/vladik/2024/tr24-55.pdf</a>
</p>


<p>M. Lastras, B. Parhami, “A
logarithmic approach to energy-efficient GPU arithmetic for mobile devices,” <i>Signals,
Systems and Computers (ASILOMAR) Conference Record of the Forty Seventh
Asilomar Conference,</i> pp. 1–4, 2013</p>


<p>K. Larsen, “Fast Logarithms on a
Floating-Point Device”, TI applications brief,    <a
href="https://www.ti.com/lit/an/spra218/spra218.pdf">https://www.ti.com/lit/an/spra218/spra218.pdf</a></p>

<p>E. H. Lee, D. Miyashita, E. Chai, B. Murmann, and S. S.  Wong, “Lognet: Energy-efficient neural networks using logarithmic computation,” <i>IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)</i>, IEEE, 2017, pp. 5900–5904.</p>

<p>H. Liu et al. “A Piecewise Linear
Mitchell Algorithm-Based Approximate Multiplier”, Electronics, 2022,&nbsp;<a
href="https://api.semanticscholar.org/CorpusID:249944116" style='word-break:
break-word;color:var(--link)'>https://api.semanticscholar.org/CorpusID:249944116</a></p>


<p>H. Liu et al. “A Piecewise Linear
Mitchell Algorithm-Based Approximate Multiplier”, Electronics, 2022.&nbsp;<a
href="https://api.semanticscholar.org/CorpusID:249944116" style='word-break:
break-word;color:var(--link)'>https://api.semanticscholar.org/CorpusID:249944116</a></p>


<p>W. Liu, F. Lombardi and M. Schulte,
&quot;A Retrospective and Prospective View of Approximate Computing&quot;, <i>Proceedings
of the IEEE</i>, vol. 108, no. 3, pp. 394-399, March 2020, <a
href="https://doi.org/10.1007/10.1109/JPROC.2020.2975695">https://doi.org/10.1007/10.1109/JPROC.2020.2975695</a>
.</p>


<p>W. Liu et al. “Design and
Evaluation of Approximate Logarithmic Multipliers for Low Power Error-Tolerant
Applications”, <i>IEEE Trans. on Circuits and Syst. I: Reg. Papers</i>, vol. 65,
pp. 2856–2868, 2018.</p>


<p>U. Lotric, R. Pilipović, and P.
Bulić. “A Hybrid Radix-4 and Approximate Logarithmic Multiplier for Energy
Efficient Image Processing”, <i>Electronics</i>, vol. 10, p. 1175, 2021.</p>

<p>U. Lotric and P. Bulic, "Logarithmic multiplier in hardware implementation of neural
networks," in <i>International Conference on Adaptive and Natural Computing
Algorithms</i>. Springer, 2011, pp. 158--168. </p>

<p>U. Lotric, P. Bulic, “Applicability of approximate multipliers in hardware neural networks”, <i>Neurocomputing</i>&nbsp;96 , pp. 57--65, 2012. 
<a href="https://doi.org/10.1016/j.neucom.2011.09.039">https://doi.org/10.1016/j.neucom.2011.09.039</a></p>

<p>U. Lotric and P. Bulic, P. “Logarithmic Arithmetic for Low-Power Adaptive Control Systems”,&nbsp;<i> Circuits Syst Signal Process</i> vol.36 , pp. 3564–3584, 2017. <a href="https://doi.org/10.1007/s00034-016-0486-1">https://doi.org/10.1007/s00034-016-0486-1</a> </p>

<p>T.-Y.  Lu, H.-H. Chin, H.-I. Wu, and R.-S. Tsay, "A very compact embedded CNN
processor design based on logarithmic computing," <i>arXiv preprint
arXiv:2010.11686</i>, 2020. </p>

<p>D. Miyashita, E. H. Lee, and B. Murmann, “Convolutional neural
networks using logarithmic data representation,” arXiv preprint arXiv:1603.01025,
2016.</p>


<p>A.S. Molahosseini, L.S. de Sousa,
and C.H. Chang, <i>Embedded Systems Design with Special Arithmetic and Number
Systems</i>, Springer International Publishing, 2017</p>


<p>R. Murillo, D. Mallasén, A.A. Del Barrio, and G. Botella,``PLAUs:
Posit Logarithmic Approximate Units to&nbsp;Implement Low-Cost Operations with&nbsp;Real
Numbers.” <i>Next Generation Arithmetic. CoNGA 2023</i>. Lecture Notes in
Computer Science, vol 13851. Springer, Cham. <a
href="https://doi.org/10.1007/978-3-031-32180-1_11">https://doi.org/10.1007/978-3-031-32180-1_11</a>
</p>


<p>T. S. Nguyen, A. Solovyev, M. G. Arnold, and G.
Gopalakrishnan, “Rigorous Error Analysis for Logarithmic Number Systems”, 2025
IEEE Symposium on Computer Arithmetic (ARITH), El Paso, Texas, 2025.</p>


<p>E.T.L. Omtzigt and James Quinlan, “Universal Numbers
Library: Multi-format Variable Precision Arithmetic Library,” <i>Journal of
Open Source Software</i>, March 2023. <a
href="https://doi.org/10.21105/joss.05072">https://doi.org/10.21105/joss.05072</a>
 </p>


<p>I. P. Osinin, “Residue Logarithmic Coprocessor for Mass
Arithmetic Computation”, Russian Supercomputing Days, <a
href="http://russianscdays.org">http://russianscdays.org</a> , pp. 334-344,
2018.</p>


<p>I. P. Osinin, “A Modular-Logarithmic Coprocessor Concept”, <i>Proc.
International Conference on High-Performance Computing and Simulation (HPCS-2017)</i>,
pp. 588-595, 2017. <a href="https://doi.org/10.109/HPCS.2017.93">https://doi.org/10.109/HPCS.2017.93</a>
</p>

<p>I. P. Osinin, “Method and Device of Pipelined-Parallel
Arithmetical Computers in Modular-Logarithmic System,” <i>Eurasian Union of Scientists</i>,
vol. 3, no. 48, pp. 45-56, 2018.</p>


<p>I. P. Osinin, “Method and Device of Direct
Pipelined-Parallel Transformation of Numbers with Floating-Point in
Modular-Logarithmic System,” <i>Eurasian Union of Scientists</i>, vol. 3, no.
48, pp. 56-69, 2018.</p>


<p>I. P. Osinin, “Method and Device for the Backward
Pipelined-Parallel Transformation of Modular-Logarithmic Numbers in a Format
with Floating-Point,” <i>Eurasian Union of Scientists</i>, vol. 3, no. 48, pp.
70-83, 2018.</p>


<p>J. G. Pandey, A. Karmakar, C.  Shekhar and S. Gurunarayanan, ``An FPGA-Based Novel Architecture for the Fixed-Point Binary Antilogarithmic Computation",<i>International Conference on Electronic Systems, Signal Processing and Computing
Technologies</i>, Nagpur, India, 2014, pp. 23-28, <a href="https://doi.org/10.1109/ICESC.2014.13">https://doi.org/10.1109/ICESC.2014.13</a> </p>


<p>J. G. Pandey, A. Karmakar, C.  Shekhar and S. Gurunarayanan, &quot;An FPGA-Based Architecture for Local
Similarity Measure for Image/Video Processing Applications,&quot;&nbsp;<i>2015
28th International Conference on VLSI Design</i>, Bangalore, India, pp. 339-344,
2015, <a href="https://doi.org/10.1109/VLSID.2015.63">https://doi.org/10.1109/VLSID.2015.63</a>
</p>


<p>B. Parhami, ``Computing with logarithmic number system
arithmetic: Implementation methods and performance benefits,” <i>Computers
and Electrical Engineering</i>,</p>
<p>Vol. 87, 2020. <a href="https://doi.org/10.1016/j.compeleceng.2020.106800">https://doi.org/10.1016/j.compeleceng.2020.106800</a> .</p>


<p>S. K. Pattanaik and K. K. Mahapatra, &quot;A Lossless Image
Compression Technique using Simple Arithmetic Operations and its FPGA
Implementation,&quot; <i> IEEE International Conference on Industrial
Technology</i>, Mumbai, India, 2006, pp. 2211-2216, <a
href="https://doi.org/10.1109/ICIT.2006.372532">https://doi.org/10.1109/ICIT.2006.372532</a>
.</p>


<p>L. Phalle and P. Shingare,
&quot;Efficient Implementation of Two Stage Binary Logarithmic Converter,&quot;&nbsp;<i>2019
3rd International conference on Electronics, Communication and Aerospace
Technology (ICECA)</i>, Coimbatore, India, 2019, pp. 272-275,  <a
href="https://doi.org/10.1109/ICECA.2019.8821992">https://doi.org/10.1109/ICECA.2019.8821992</a> </p>


<p>R. Pilipovic and P. Bulic. “On the Design of Logarithmic Multiplier Using Radix-4 Booth Encoding”.  <i>IEEE Access</i>, vol. 8, pp. 64578–64590, 2020. <a href="https://doi.org/10.1109/ACCESS.2020.2985345">https://doi.org/10.1109/ACCESS.2020.2985345</a>'> </p>


<p>Y. Popoff, F. Scheidegger, M. Schaffner, M. Gautschi, F. K.
Gurkaynak,and L. Benini, “High-efficiency logarithmic number unit design based on
an improved cotransformation scheme,” <i>Design, Automation &amp; Test in
Europe Conference &amp; Exhibition (DATE)</i>, IEEE, 2016, pp. 1387–1392.</p>


<p>H. V. Ranjitha, K S Pooja, and Ravish
Aradhya H V. “Design and implementation of low power Mitchell algorithm based
logarithmic multiplier<i>”, 2nd IEEE International Conference on Recent Trends
in Electronics, Information &amp; Communication Technology (RTEICT)</i>, pp.  1402--1406,  2017.&nbsp;<a href="https://api.semanticscholar.org/CorpusID:42534437" >https://api.semanticscholar.org/CorpusID:42534437</a>.</p>

<p>C. Rowley, "LogarithmicNumbers.jl: A logarithmic number system for Julia”, <a
href="https://github.com/cjdoris/LogarithmicNumbers.jl">https://github.com/cjdoris/LogarithmicNumbers.jl</a></p>
	
<p>H. Saadat, H. Bokhari, and S. Parameswaran, ‚ÄúMinimally biased multipliers for approximate
integer and floating-point multiplication,‚Äù <i>IEEE Transactions on
Computer-Aided Design of Integrated Circuits and Systems</i>, vol. 37, no. 11,
pp. 2623--2635, 2018. </p>

<p>A. Sanyal, et al. “Neural Network Training with Approximate Logarithmic
Computations,” <i>IEEE International Conference on Acoustics, Speech and Signal
Processing (ICASSP)</i>, Barcelona, 2020, pp. 3122--3126, <a
href="https://doi.org/10.1109/ICASSP40776.2020.9053015">https://doi.org/10.1109/ICASSP40776.2020.9053015</a>
</p>

<p>A. Sanyal, “Deep Neural Networks multi-layer perceptron
implementation using Logarithmic Number System,” <a
href="https://github.com/arnabsanyal/lnsdnn.git">https://github.com/arnabsanyal/lnsdnn.git</a></p>

<p>S. S.  Sarwar, S. Venkataramani, A. Raghunathan, and K. Roy, ‚”Multiplier-less
artificial neurons exploiting error resiliency for energy-efficient neural
computing,” in <i>Design, Automation &amp; Test in Europe Conference &amp;
Exhibition (DATE)</i>. IEEE, 2016, pp. 145-150. </p>
	
<p>M. Schaffner, et al., “Accuracy and Performance Trade-Offs
of Logarithmic Number Units in Multi-Core Clusters,” <i>Symposium
on Computer Arithmetic (ARITH)</i>, pp. 95-103, 2016.</p>

<p>S. Schmale, J. Rust, N. Hülsmeier, H. Lange, B. Knoop and S.
Paul, &quot;High throughput architecture for inpainting-based recovery of
correlated neural signals,&quot; <i>24th European Signal Processing Conference
(EUSIPCO)</i>, Budapest, Hungary, 2016, pp. 1728-1732, <a
href="https://doi.org/10.1109/EUSIPCO.2016.7760544">https://doi.org/10.1109/EUSIPCO.2016.7760544</a>
.</p>

	
<p>R. V. Shalini and P. Sampath, “Multiplier Design
Incorporating Logarithmic Number System for Residue Number System in Binary
Logic,” <i>SSRG International Journal of VLSI and Signal Processing</i>, vol.
5, no. 3, Sept. 2018.</p>

<p>R. V. Shalini and P. Sampath, “Multiplier Design Utilizing
Tri Valued Logic for RLNS based DSP,” <i>Circuits and Systems</i>, vol. 7, no.
4, p. 417–433, Apr. 2016. https://doi.org/10.4236/cs.2016.74036</p>


<p>L. Sommer, L. Weber, M. Kumm, and
A. Koch, “Comparison of Arithmetic Number Formats for Inference in Sum-Product
Networks on FPGAs,” <i>28th Annual International Symposium on
Field-Programmable Custom Computing Machines (FCCM)</i>, 2020, pp. 75–83.</p>


<p>L. Sousa, “Nonconventional Computer Arithmetic Circuits,
Systems and Applications,” <i>IEEE Circuits and Systems Magazine</i>, vol. 21,
no. 1, pp.6--40, 2021. https://doi.org/10.1109/MCAS.2020.3027425</p>


<p>G. Tsiaras and V. Paliouras, “Logarithmic Number System
Addition and Subtraction Using Fractional Normalization,” <i>IEEE Symp. on
Circuits and Systems</i>, pp.1--4, 2017.</p>


<p>T. Ueki et al. “Learning
Accelerator of Deep Neural Networks with Logarithmic Quantization”, <i>7th
International Congress on Advanced Applied Informatics (IIAI-AAI)</i>, pp.
634–638, 2018.</p>


<p>S. Vogel, M. Liang, A. Guntoro, W. Stechele, and G. Asche,
“Efficient Hardware Acceleration of CNNs using Logarithmic Data Representation
with Arbitrary log-base,” <i>International Conference on Computer-Aided Design
(ICCAD)</i>, pp. 1–8, 2018. <a href="https://doi.org/10.1145/3240765.3240803">https://doi.org/10.1145/3240765.3240803</a></p>


<p>L. Weber, L. Sommer, J. Oppermann,
A. Molina, K. Kersting, and A. Koch, “Resource-Efficient Logarithmic Number
Scale Arithmetic for SPN Inference on FPGAs<i>,” International Conference on
Field Programmable Technology (ICFPT)</i>, 2019, pp. 251–254.</p>

<p>J.  Xu, Y. Huan, L.-R. Zheng, and Z. Zou, "A low-power arithmetic element for
multi-base logarithmic computation on deep neural networks," <i>IEEE
International System-on-Chip Conference (SOCC)</i>. IEEE, 2018, pp. 43--48. </p>

<p>J. Xu et al. “Base-Reconfigurable
Segmented Logarithmic Quantization and Hardware Design for Deep Neural
Networks”, <i>Journal of Signal Processing Systems,</i> Vol. 92, pp. 1263 –1276,
2020.</p>


<p>P. Yin et al. “Design and Analysis
of Energy-Efficient Dynamic Range Approximate Logarithmic Multipliers for
Machine Learning”, <i>IEEE Transactions on Sustainable Computing</i>, vol. 6,
pp. 612–625, 2021. <a href="https://doi.org/10.1109/TSUSC.%202020.3004980">https://doi.org/10.1109/TSUSC.
2020.3004980</a></p>


<p>P. Yin et al. “Design of Dynamic
Range Approximate Logarithmic Multipliers”, <i>Proceedings of the 2018 on Great
Lakes Symposium on VLSI</i>, 2018.</p>


<p>S. Yu, M. Tasnim, and S. X.-D.
Tan. “HEALM: Hardware Efficient Approximate Logarithmic Multiplier with Reduced
Error”, <i>27th Asia and South Pacific Design Automation Conference (ASP-DAC)</i>,
pp. 37–42, 2022.</p>


<p>W. Zhang, X. Geng, Q. Wang, J. Han, and H. Jiang, “A
Low-Power and High-Accuracy Approximate Adder for the Logarithmic Number
Systems,” <i>Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI)</i>,
pp. 125--131, 2024. <a href="https://doi.org/10.1145/3649476.3658706">https://doi.org/10.1145/3649476.3658706</a></p>


<p>J. Zhao, S. Dai, R. Venkatesan, B. Zimmer, M. Ali, M.-Y.
Liu, B. Khailany, W. J. Dally, and A. Anandkumar, “LNS-Madam: Low-Precision
Training in Logarithmic Number System Using Multiplicative Weight Update,” <i>IEEE
Transactions on Computers</i>, vol. 71, no. 12, pp.3179--3190, Dec. 2022, <a
href="https://doi.org/10.1109/TC.2022.3202747">https://doi.org/10.1109/TC.2022.3202747</a>
</p>



<br>
<br>

<p> The following alphabetized list is currently identical to the one at www.xlnsresearch.com </p> <br>

<P LANG="en"><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ A ~</FONT></P>


<P LANG="en"><FONT SIZE=2>Khalid H. Abed and R. E. Siferd, ``CMOS
VLSI Implementation of a Low-Power Logarithmic Converter,” <I>IEEE
Transactions on Computers</I>, vol. 52, no. 11, pp. 1421-1433, Nov.
2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>Khalid H. Abed and R. E. Siferd, ``VLSI
Implementation of a Low-Power Antilogarithmic Converter,” <I>IEEE
Transactions on Computers</I>, vol. 52, no. 9, pp. 1221-1228, Sept.
2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>Khalid H. Abed and R. E. Siferd, ``CMOS
VLSI Implementation of 16-bit Logarithm and Anti-logarithm
Converters,” <I>Proceedings of the 43rd IEEE Midwest Circuits and
Systems</I>, 2000, vol. 2, pp. 776-779, Aug. 2000.</FONT></P>
<P LANG="en"><FONT SIZE=2>Nacer Abouchi and Romuald Gallorini,
``Exponential and Logarithmic Functions Using Standard CMOS 0.8 um
Technology,” <I>Analog Integrated Circuits and Signal Processing</I>,”
vol. 27, no. 1, pp. 73-83, Apr. 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>Nacer Abouchi, Romuald Gallorini and C.
Ruby, ``Exponential and Logarithmic Functions Using Standard CMOS 0.8
um Technology,” <I>Proceedings of the 6th IEEE International
Conference on Electronics, Circuits and Systems</I> <I>(ICECS'99)</I>,
vol. 1, pp. 189-192, Pafos, Cyprus, 5-8 Sept. 1999.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. Albu, Jiri Kadlec, Nick Coleman and
Anthony Fagan, ``The Gauss-Seidel Fast Affine Projection Algorithm,”
<I>Proceedings of the IEEE Workshop on Signal Processing Systems</I>
<I>(SIPS '02</I>), pp. 109-114, San Diego, 16-18 Oct. 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. Albu, C. Paleologu and S. Ciochina,
``Analysis of LNS Implementation of the QRD-LSL Algorithms,”
<I>Proceedings of the International Symposium on Communications
Systems, Networks and Digital Signal Processing</I> <I>(CSNDSP'02)</I>,
pp. 364-367, Staffordshire, UK, 15-17 July 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. Albu, J. Kadlec, A. Fagan, A. Hermanek
and N. Coleman, ``Analysis of the LNS Implementation of the Fast
Affine Projection Algorithms,” <I>Proceedings of ISSC 2002</I>, pp.
251-255, Cork, Ireland, June 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. Albu, Jiri Kadlec, Nick Coleman and
Anthony Fagan, ``Pipelined Implementations of the A Priori
Error-Feedback LSL Algorithm Using Logarithmic Number System,”
<I>Proceedings of the IEEE International Conference on Acoustics,
Speech and Signal Processing</I>, 2002, vol. 3, pp. 2681-2684,
Orlando, Florida, 13-17 May 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>Felix Albu, Jiri Kadlec and J. Nick Coleman
<I>Implementation of Error-Feedback RLS Lattice on Virtex Using
Logarithmic Arithmetic,</I> Research Report, Academy of Sciences of
the Czech Republic, Institute of Information Theory and Automation,
Prague, 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>Felix Albu, Jiri Kadlec and J. N. Coleman,
``Implementation of Error-Feedback RLS Lattice on Virtex Using
Logarithmic Arithmetic,” <I>5th WSES Multiconference on Circuits,
Systems, Communications &amp; Computers</I> <I>(CSCC 2001)</I>, pp.
517-521, Rethymno, Greece, 2001.</FONT></P>
<P><FONT SIZE=2>Felix Albu, Jiri Kadlec, R. Matousek, A. Hermanek and
J. Nick Coleman, <I>A Comparison of FPGA Implementations of the a
Priori Error-Feedback LSL Algorithm Using Logarithmic Arithmetic</I>,
Research Report, Academy of Sciences of the Czech Republic, Institute
of Information Theory and Automation, Prague, 2001.</FONT></P>
<P><FONT SIZE=2>T. Harish Anand, D. Vaithiyanathan and R
Seshasayanan, ``Optimized Architecture for Floating Point Computation
Unit,&quot; <I>International Conference on Emerging Trends in VLSI,
Embedded System, Nano Electronics and Telecommunication System
(ICEVENT)</I>, Tiruvannamalai, pp. 1-5, 7-9 Jan. 2013.
doi:10.1109/ICEVENT.2013.6496587 </FONT>
</P>
<P><FONT SIZE=2>M. H. Andoyer, ``Tables Fondamentales pour les
Logarithmes d'Addition et de Soustraction,” <I>Bulletin
Astronomique</I>, vol. 2, pp. 5-32, 1922.</FONT></P>
<P><FONT SIZE=2>V.M. Amerbaev, A.I. Kornilov and A.L. Stempkovsky,
``Residue Logarithmic Number System – A New Possibilities for
Residue Processors and Converters Designing,&quot; <I>Proceedings of
Problems of Perspective Micro- and Nanoelectronic Systems
Development</I>, ed. A. Stempkovsky, Moscow, IPPM RA, pp. 368-373,
2010.
<A HREF="http://www.mes-conference.ru/data/year2010/papers/m10-273-59962.pdf">http://www.mes-conference.ru/data/year2010/papers/m10-273-59962.pdf</A></FONT></P>
<P><FONT SIZE=2>Mark G. Arnold, and Sylvain Collange, ``The Denormal
Logarithmic Number System&quot;, <I>24th International Conference on
Application Specific Systems, Architectures and Processors</I>,
Washington, DC, June 2013.</FONT></P>
<P><FONT SIZE=2>M.G. Arnold, ``Improved DNA-sticker Arithmetic:
Tube-encoded-carry, Logarithmic Number System and Monte-Carlo
methods,&quot; <I>Natural Computing</I>, Vol. 12, no. 2, pp. 235-246,
2013.</FONT></P>
<P><FONT SIZE=2>M.G. Arnold, ``An Improved DNA-Sticker Addition
Algorithm and Its Application to Logarithmic Arithmetic,&quot; <I>17th
International Conference on DNA Computing</I>, Pasadena, LNCS, vol.
6937, pp. 34-48, Sept. 2011.</FONT></P>
<P><FONT SIZE=2>M.G. Arnold, V. Paliouras, I. Kouretas, ``A Residue
Logarithmic Number System ALU Using Interpolation and
Cotransformation,&quot; <I>22th International Conference on
Application-specific Systems, Architectures and Processors</I>, Santa
Monica, pp. 255-258, Sept. 2011. doi:10.1109/ASAP.2011.6043281 </FONT>
</P>
<P><FONT SIZE=2>M.G. Arnold, J.R. Cowles, V. Paliouras, I. Kouretas,
``Towards a Quaternion Complex Logarithmic Number System,&quot;
<I>International Symposium on Computer Arithmetic,</I> T&uuml;bingen,
Germany, pp. 33-42, July 2011. doi: 10.1109/ARITH.2011.14 </FONT>
</P>
<P><FONT SIZE=2>Mark G. Arnold and Sylvain Collange, ``A Real/Complex
Logarithmic Number System ALU,” <I>IEEE Transactions on Computers</I>,
vol. 60, no. 2, pp. 202-213, February, 2011. doi: 10.1109/TC.2010.154</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Arnold, S. Collange, D. Defour,
``Implementing LNS Using Filtering Units of GPUs,&quot; <I>Proceedings
of the IEEE International Conference on Acoustics, Speech, Signal
Processing,</I> pp. 1542-1545, Dallas, Texas, 14 March 2010.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold and Sylvain Collange, ``A
Dual-Purpose Real/Complex Logarithmic Number System ALU,” <I>IEEE
Symposium on Computer Arithmetic,</I> pp. 15-24, Portland, Oregon, 8
June 2009. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold and Panos Vouzis, ``A Serial
Logarithmic Number System ALU,” <I>EuroMicro Digital System Design
DSD</I>, pp. 151-156, Lubeck, Germany, 29 Aug. 2007.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``A RISC Processor with
Redundant LNS Instructions,” <I>EuroMicro Digital System Design
DSD</I>, pp. 475-482, Dubrovnik, Croatia,1 Sept. 2006.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``Approximating
Trigonometric Functions with the Laws of Sines and Cosines Using the
Logarithmic Number System,” EuroMicro Symposium on Digital Systems
Design, pp. 48-53, Porto, Portugal, Aug. 30 - Sept. 3 2005.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold and P. Leong, ``Logarithmic
Arithmetic for N-body Simulation,” <I>Proceedings of the Work-
in-Progress Session of 31st EuroMicro Conference</I>, Porto,
Portugal, pp. 24-25, Porto, Portugal, Sept. 3 2005.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Arnold and J. Ruan, ``Bipartite
Implementation of the Residue Logarithmic Number System,”
<I>International Symposium on Optical Science and Technology SPIE
Annual Meeting</I>, pp. 196-205. San Diego, Aug. 2005.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``The Residue Logarithmic
Number System: Theory and Implementation,” <I>17th International
Symposium on Computer Arithmetic</I>, pp. 196-205, Cape Cod, MA,
27-29 June 2005.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``LPVIP: A Low-power
ROM-Less ALU for Low-Precision LNS,” <I>14th International Workshop
on Power and Timing Modeling, Optimization and Simulation</I>, <I>LNCS
3254</I>, pp. 675-684, Santorini, Greece, 15-17 Sept. 2004.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``Redundant Logarithmic
Arithmetic for MPEG Decoding,” <I>International Symposium on
Optical Science SPIE Annual Meeting 2004</I>, Denver, Colorado, 2-6
Aug. 2004.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. G. Arnold, “Geometric-Mean
Interpolation for Logarithmic Number Systems,” <I>Proceedings of
the 2004 International Symposium on Circuits and Systems (ISCAS'04)</I>,
vol. 2, pp. 433-436, Vancouver, Canada, 23-26 May 2004.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Arnold, T. Bailey, J. Cowles and C.
Walter, ``Fast Fourier Transform Using the Complex Logarithmic Number
System,” <I>Journal of VLSI Signal Processing</I>, vol. 33, no. 3,
pp. 325-335, 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. G. Arnold, J. Garcia and M. Schulte,
``The Interval Logarithmic Number System,” <I>16th IEEE
International Symposium on Computer Arithmetic(ARITH-16'03)</I>, pp.
253-261, Santiago de Compostela, Spain, 15-18 June 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark Arnold, ``Asymmetric and Compressed
Logarithmic Number Systems for a Multimedia Coprocessor,”
<I>Proceedings of the 37th Asilomar Conference on Signals, Systems
and Computers</I>, pp. 1426-1430, Pacific Grove CA, 9-12 Nov. 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark Arnold, ``A VLIW Architecture for
Logarithmic Arithmetic,” <I>Proceedings of the EuroMicro Digital
System Design (DSD'03)</I>, pp. 294-302, Antalya, Turkey, 1-6 Sept.
2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``Iterative Methods for
Logarithmic Subtraction,” <I>The IEEE International Conference on
Application-Specific Systems, Architectures, and Processors
(ASAP'03)</I>, pp. 315-325, Hague, Netherlands, 24-26 June 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``Avoiding Oddification to
Simplify MPEG-1 Decoding with LNS,” <I>IEEE International Workshop
on Multimedia Signal Processing</I>, St. Thomas, Virgin Islands, Dec.
2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Arnold, T. Bailey, J. Cowles and J.
Cupal, ``Error Analysis of the Kmetz/Maenner Algorithm,” <I>Journal
of VLSI Signal Processing</I>, vol. 33, pp. 37-53, Oct. 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``LNS for Low-Power MPEG
Decoding,” <I>Proceedings of SPIE Advanced Signal Processing,
Architectures and Implementations XII</I>, vol. 4791, pp. 369-380,
Seattle, Washington, 9-1 July 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``Reduced Power Consumption
for MPEG Decoding with LNS,” <I>The IEEE International Conference
on Application-Specific Systems, Architectures, and Processors
(ASAP'02)</I>, pp. 65-75, San Jose, CA, 17-19 July 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, <I>Logarithmic Number
Systems for MPEG and Multimedia Applications</I>, PhD thesis,
University of Manchester Institute of Science and Technology, 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``An Improved
Cotransformation for Logarithmic Subtraction,” <I>Proceedings of
the International Symposium on Circuits and Systems (ISCAS'02)</I>,
pp. 752-755, Scottsdale, Arizona, 26-29 May 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``Slide Rules for the 21st
Century: Logarithmic Arithmetic as a High-speed, Low-cost, Low-power
Alternative to Fixed Point Arithmetic,” <I>Second Online Symposium
for Electronics Engineers</I>, 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, Thomas A. Bailey, John R.
Cowles and Colin Walter, ``Analysis of Complex LNS FFTs,” Francky
Catthoor and Marc Moonen, editors, <I>Proceedings of Signal
Processing Systems SIPS 2001:</I> <I>Design and Implementation</I>,
pp. 58-69, Antwerp, Belgium, 26-28 Sept. 2001. IEEE Press.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``Design of a Faithful LNS
Interpolator,” <I>Proceedings of the EuroMicro Digital System
Design (DSD'01)</I>, pp. 336-345, Warsaw, Poland, 4-6 Sept. 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold and Mark D. Winkel, ``A
Single-Multiplier Quadratic Interpolator for LNS Arithmetic,”
<I>Proceedings of the 2001 International Conference on Computer
Design (ICCD'01)</I>, pp. 178-183, Austin, Texas, 23-26 Sept. 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Arnold and M. Winkel, ``Reconfiguring an
FPGA-based RISC for LNS Arithmetic,” <I>Reconfigurable Technology:
FPGAs and Reconfigurable Processors for Computing and Communications
III, Proceedings of SPIE</I>, vol. 4525, pp. 88-98, Denver, 21-22
Aug. 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold and C. Walter,
``Unrestricted Faithful Rounding is Good Enough for Some LNS
Applications,” <I>Proceedings of the 15th International Symposium
on Computer Arithmetic</I>, pp. 237-246, Vail, Colorado, 11-13 June
2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, ``A Pipelined LNS ALU,”
<I>IEEE Workshop on VLSI</I>, Orlando, Florida, 19-20 April 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark Arnold, Colin Walter and Freddy
Engineer, ``Verilog Transcendental Functions for Numerical
Testbenches,” <I>Proceedings of the 10th International HDL
Conference</I>, Santa Clara, California, 1 March 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. G. Arnold, F. N. Engineer and M. D.
Winkel, ``AWE: The ARM Workalike Experiment,” <I>WESTCON</I>, San
Jose, California, 21 Oct. 1999. www.cs.uwyo.edu/~marnold/awe.html.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. G. Arnold, T. A. Bailey, J. R. Cowles
and M. D. Winkel, ``Arithmetic Co-transformations in the Real and
Complex Logarithmic Number Systems,” <I>IEEE Transactions on
Computers</I>, vol. 47, no. 7, pp. 777-786, July 1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. G. Arnold, T. A. Bailey, J. R. Cowles
and M. D. Winkel, ``Arithmetic Co-transformations in the Real and
Complex Logarithmic Number Systems,” <I>Proceedings of the 13th
IEEE Symposium on Computer Arithmetic(ARITH-13)</I>, pp. 190-197,
Asilomar, California, 6-9 July 1997.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. G. Arnold, T. A. Bailey, J. J. Cupal and
M. D. Winkel, ``On the Cost Effectiveness of Logarithmic Arithmetic
for Back-Propagation Training on SIMD Processors,” <I>Proceedings
of the 1997 International Conference on Neural Networks</I>, vol. 2,
pp. 933-936, Houston, Texas, 9-12 June 1997.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. G. Arnold, <I>Method and Apparatus for
Fast Logarithmic Addition and Subtraction</I>, United States Patent
5,337,266, 9 Aug. 1994.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. G. Arnold, T. A. Bailey, J. R. Cowles
and M. D. Winkel, ``Applying Features of IEEE 754 to Sign/Logarithm
Arithmetic,” <I>IEEE Transactions on Computers</I>, vol. 41, no. 8,
pp. 1040-1050, Aug. 1992.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Arnold, T. Bailey and J. Cowles,
``Comments on `An Architecture for Addition and Subtraction of Long
Word Length Numbers in the Logarithmic Number System’,” IEEE
Transactions on Computers, vol. 41, no. 6, pp. 786-788, June 1992.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Arnold, T. Bailey, J. Cowles and J.
Cupal, ``Initializing RAM-based Logarithmic Processors,” <I>Journal
of VLSI Signal Processing</I>, vol. 4, no. 2-3, pp. 243-252, May
1992.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Arnold, T. Bailey, J. Cowles and J.
Cupal, ``Implementing Back-Propagation Neural Nets with Logarithmic
Arithmetic,” <I>Proceedings of the International AMSE Conference
Neural Networks</I>, vol. 1, pp. 75-86, San Diego, California, May
1991.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. G. Arnold, T. A. Bailey, J. R. Cowles
and J. J. Cupal, ``Redundant Logarithmic Arithmetic,” <I>IEEE
Transactions on Computers</I>, vol. 39, no. 8, pp. 1077-1086, Aug.
1990.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Arnold, T. Bailey, J. Cowles and J.
Cupal. ``Redundant Logarithmic Number Systems,” <I>Proceedings of
the 9th Symposium on Computer Arithmetic</I>, pp. 144-157, Santa
Monica, CA, 6-8 Sept. 1989.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. G. Arnold, T. A. Bailey and J. R.
Cowles, ``Improved Accuracy for Logarithmic Addition in DSP
Applications,” <I>Proceedings of the IEEE International Conference
on Acoustics, Speech, Signal Processing</I>, vol. 3, pp. 1714-1717,
1988.</FONT></P>
<P LANG="en"><FONT SIZE=2>Mark G. Arnold, <I>Extending the Precision
of the Sign Logarithm Number System</I>, Master's thesis, University
of Wyoming, Laramie, 1982.</FONT></P>
<P><FONT SIZE=2>Mahzad Azarmehr and Majid Ahmadi, ``Low-Power Finite
Impulse Response (FIR) Filter Design Using Two-Dimensional
Logarithmic Number System (2DLNS) Representations,&quot; <I>Circuits,
Systems, and Signal Processing</I>, vol. 31, no. 6, pp 2075-2091,
Dec. 2012. doi: 10.1007/s00034-012-9417-y</FONT></P>
<P><FONT SIZE=2>Mahzad Azarmehr, <I>Arithmetic with the
Two-Dimensional Logarithmic Number System (2DLNS)</I>, PhD
Disertation, University of Windsor, 2011.</FONT></P>
<P><FONT SIZE=2>Mahzad Azarmehr and Roberto Muscedere, ``A RISC
Architecture for 2DLNS-based Signal Processing,&quot; <I>International
Journal of High Performance Systems Architecture</I>, Vol. 3, No.
2-3, pp. 149-156, 2011. doi: 10.1504/IJHPSA.2011.040467</FONT></P>
<P><FONT SIZE=2>M. Azarmehr, M. Ahmadi, M. and G. A. Jullien, ``A
Two-Dimensional Logarithmic Number System (2DLNS)-Based Finite
Impulse Response (FIR) Filter Design,&quot; <I>IEEE 9th International
New Circuits and Systems Conference (NEWCAS)</I>, Bordeaux, pp.
37-40, 26-29 June 2011. doi: 10.1109/NEWCAS.2011.5981213 </FONT>
</P>
<P><FONT SIZE=2>M. Azarmehr, M. Ahmadi, M. and G. A. Jullien and R.
Muscedere, ``High-speed and Low-power Reconfigurable Architectures of
2-digit Two-Dimensional Logarithmic Number System-based Recursive
Multipliers,&quot; IET Circuits, Devices &amp; Systems, vol. 4 , no.
5, pp. 374-381, Sept. 2010. doi: 10.1049/iet-cds.2009.0329 </FONT>
</P>
<P><FONT SIZE=2>M. Azarmehr, M. Ahmadi, and G. A. Jullien,
``Recursive Architectures for 2DLNS Multiplication,&quot; IEEE
International Symposium on Circuits and Systems, pp. 3869-3872, 2010.</FONT></P>
<P><FONT SIZE=2>Mahzad Azarmehr and Roberto Muscedere, ``A Simple
Central Processing Unit with Multi-Dimensional Logarithmic Number
System Extensions,&quot; <I>Application Specific Systems,
Architectures and Processors</I>, pp. 342-345, Montreal, Quebec, 9
July 2007. pp. 342-345. doi: 10.1109/ASAP.2007.4430003 </FONT>
</P>
<P><FONT SIZE=2>M. Azarmehr, ``A Multi-Dimensional Logarithmic Number
System Based CPU”, http://www.vlsi.uwindsor.ca/presentations/2006/A
Multi-Dimensional Logarithmic Number Dimensional Logarithmic
Number_Mahzad.pdf</FONT></P>
<P><BR><BR>
</P>
<P>~ B ~</P>
<P><FONT SIZE=2>Zdenka Babic, Aleksej Avramovic and Patricio Bulic,
``An Iterative Logarithmic Multiplier,&quot; <I>Electrotechnical
Review</I>, Ljubljana, Slovenija, vol. 77, no. 1., pp. 25–30, 2010.</FONT></P>
<P><FONT SIZE=2>Z. Babic, A. Avramovic, P. Bulic, ``An iterative
logarithmic multiplier,&quot; <I>Microprocessors &amp; Microsystems</I>,
vol. 35, pp. 23-33, 2011.</FONT></P>
<P LANG="en"><FONT SIZE=2>P. W. Baker, ``More Efficient Radix-2
Algorithms for Some Elementary Functions,” <I>IEEE Transactions on
Computers</I>, 24, pp. 1049-1054, Nov. 1975.</FONT></P>
<P><FONT SIZE=2>E.S. Balaka, V.M. Amerbaev, A.V. Konstantinov and
D.V. Telpukhov, ``Methods of Scalar Products Speed Enhancement in
Residue Logarithmic Number System Basis,&quot; <I>Proceedings of
Problems of Perspective Micro- and Nanoelectronic Systems
Development</I>, 2010, ed. A. Stempkovsky, Moscow, IPPM RAS, pp.
378-381, 2010.
<A HREF="http://www.mes-conference.ru/data/year2010/papers/m10-270-53062.pdf">http://www.mes-conference.ru/data/year2010/papers/m10-270-53062.pdf</A></FONT></P>
<P LANG="en"><FONT SIZE=2>G.B. Balaji, K. Balaji, H. Sundararaman, A.
Naveen and K. R. Santha, ``Memory Reduction Techniques for
Logarithmic Number System,&quot; <I>International Conference on
Signal Processing, Communications and Networking</I>, Chennai, pp.
410 - 413, 22-24 Feb. 2007. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>R. Bannister, D. Gregg, S. Wilson and A.
Nisbet, ``FPGA Implementation of an Image Segmentation Algorithm
Using Logarithmic Arithmetic,&quot; <I>48th Midwest Symposium on
Circuits and Systems</I>, vol. 1, pp. 810 - 813, 7-10 Aug. 2005.</FONT></P>
<P LANG="en"><FONT SIZE=2>E. H. Bareiss and A. A. Grau, <I>Basics of
the CRD Computer</I>, ERDA Report COO-2280-25, Northwestern
University, Aug. 1977.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. L. Barlow, ``On Roundoff Error
Distributions in Floating Point and Logarithmetic Arithmetic,”
<I>Computing</I>, vol. 34, no. 4, pp. 325-347, Oct. 1985.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. L. Barlow, ``Probabilistic Error
Analysis of Gaussian Elimination in Floating Point and Logarithmic
Arithmetic,” <I>Computing</I>, vol. 34, no. 4, pp. 349-364, Oct.
1985.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. L. Barlow, <I>Probabilistic Error
Analysis of Floating Point and CRD Arithmetics</I>, PhD thesis,
Northwestern University, Evanston, Illinois,, 1981.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. L. Barlow. <I>Probabilistic Error
Analysis of Computer Arithmetics</I>, Master's thesis, Northwestern
University, Evanston, Illinois, 1979.</FONT></P>
<P LANG="en"><FONT SIZE=2>Ch. Basetas, I. Kouretas and V. Paliouras,
``Low-Power Digital Filtering Based on the Logarithmic Number
System,&quot; <I>Lecture Notes in Computer Science Integrated Circuit
and System Design: Power and Timing Modeling, Optimization and
Simulation</I>, pp. 546-555, 2007. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>A. Bechtolsheim and T. Gross, ``The
Implementation of Addition in Logarithmic Arithmetic,” R. Lyon A.
Bell, L. Conway and M. Newell, editors, <I>Proceedings of the MPC79
Multi-University Chip Set Project</I>, Xerox PARC Report, 15 March
1980.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. Bechtolsheim and T. Gross, ``The
Implementation of Addition in Logarithmic Arithmetic,” unpublished
paper, Computer Systems Lab, Stanford University, 1980.</FONT></P>
<P LANG="en"><FONT SIZE=2>N. Belanger, Y. Savaria, ``On the Design of
a Double Precision Logarithmic Number System Arithmetic Unit,&quot;
<I>IEEE North-East Workshop on Circuits and Systems</I>, Gatineau,
Que., pp. 241 - 244, 18-21 June 2006. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>R. W. Bemer, ``Subroutine Method for
Calculating Logarithms,” Communications of the ACM, vol. 1, no. 5,
pp. 5-7, 1958.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. Berens, A. Worm, H. Michel and N.When,
``Implementation Aspects of Turbo-Decoders for Future Radio
Applications,” <I>Proceedings of the IEEE Vehicular Technology
Conference (VTC)</I> Fall 1999, vol. 5, pp. 2601-2605, Amsterdam,
Sept. 1999.</FONT></P>
<P><FONT SIZE=2>Satish Bhairannawar et al., ``FPGA based Recursive
Error-Free Mitchell Log Multiplier for Image Filters,&quot; <I>IEEE
International Conference on Computational Intelligence &amp;
Computing Research (ICCIC)</I>, Coimbatore, India, pp. 1-5, 18-20
Dec. 2012. doi: 10.1109/ICCIC.2012.6510248 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>L. G. Bleris, P. D. Vouzis, J. G. Garcia,
M. G. Arnold and M. V. Kothare, ``Pathways for Optimization-Based
Drug Delivery,” <I>Control Engineering Practice Journal, </I>Special
Issue for ADCHEM Symposium, vol. 15, no. 10, pp 1280-1291, Oct. 2007.</FONT></P>
<P LANG="en"><FONT SIZE=2>L. Bleris, J. G. Garcia and M. G. Arnold
and M. V. Kothare, ``Model Predictive Hydrodynamic Regulation of
Microflows,” <I>Journal of Micromechanics and Microengineering,</I>
vol. 16, pp. 1792-1799, July 2006.</FONT></P>
<P LANG="en"><FONT SIZE=2>L. G. Bleris, P. D. Vouzis, M. G. Arnold
and M. V. Kothare, ``A Co-Processor FPGA Platform for the
Implementation of Real-Time Model Predictive Control,” <I>American
Control Conference (ACC-06), </I>Minneapolis, Minnesota, 14 June
2006.</FONT></P>
<P LANG="en"><FONT SIZE=2>L. G. Bleris, P. D. Vouzis, M. G. Arnold
and M. V. Kothare, ``Pathways for Optimization-Based Drug Delivery
Systems and Devices,” <I>International Symposium on Advanced
Control of Chemical Processes (ADCHEM-06), </I>Gramado, Brazil, 2
April 2006. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>L. Bleris, J. G. Garcia and M. G. Arnold
and M. V. Kothare, ``Towards Embedded Model Predictive Control for
System-on-a-Chip Applications,” <I>Journal of Process Control</I>,
vol. 16, no. 3, pp. 255-264, March 2006.</FONT></P>
<P LANG="en"><FONT SIZE=2>Leonidas Bleris, Mayuresh V. Kothare, Jesus
Garcia and Mark G. Arnold, ``Embedded Model Predictive Control for
System-On-a-Chip Applications,” <I>Proceedings of the 7th
International Symposium on Dynamics and Control of Process Systems</I>,
Boston, July 2004.</FONT></P>
<P><FONT SIZE=2>A. Boni and A. Zorat, ``FPGA Implementation of
Support Vector Machines with Pseudo-Logarithmic Number
Representation,&quot; <I>International Joint Conference on Neural
Networks (IJCNN )</I>, pp. 618-624, 2006. doi:
10.1109/IJCNN.2006.246740</FONT></P>
<P LANG="en"><FONT SIZE=2>G. E. Bottomley, R. Ramesh, P. W. Dent and
S. Chennakeshu, <I>Despreading of Direct Sequence Spread Spectrum
Communications Signals</I>, U.S. Patent 6,005,887, 21 Dec. 1999.
Assigned to Ericsson.</FONT></P>
<P LANG="en"><FONT SIZE=2>E. Boutillon, W. J. Gross and G. Gulak,
``VLSI Architectures for the MAP Algorithm,” <I>IEEE Transactions
on Communications</I>, vol. 51, no. 2, pp. 175-185, Feb. 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>I. F. Numerisches Rechnen. pp. 1018-1020. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>T. Brabec, ``Speculatively Redundant
Continued Logarithmic Representation,” <I>IEEE Transactions on
Computers</I>, vol. 59, no. 11, pp. 1441-1454, Nov. 2010. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>R. Brent, ``On the Precision Attainable
with Various Floating-Point Number Systems,” <I>IEEE Transactions
on Computers</I>, C-vol. 22, no. 6, pp. 601-607, June 1973.</FONT></P>
<P><FONT SIZE=2>A. Brokalakis and V. Paliouras, ``Using the
Arithmetic Representation Properties of Data to Reduce the Area and
Power Consumption of FFT Circuits for Wireless OFDM Systems,&quot;
<I>IEEE Workshop on Signal Processing Systems (SiPS)</I>, Beirut, pp.
7-12, 4-7 Oct. 2011. doi: 10.1109/SiPS.2011.6088941 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>T. A. Brubaker and J. C. Becker.
``Multiplication Using Logarithms Implemented with Read-Only Memory,”
<I>IEEE Transactions on Computers</I>, vol. 24, no. 8, pp. 761-765,
Aug. 1975.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. A. Brubaker, ``Multiplication Using
Logarithmic Arithmetic,” <I>Electronic Letters</I>, vol.7, pp.
56-58, pp. 215-217, 1971.</FONT></P>
<P><FONT SIZE=2>P. Bulic, Z. Babic, and A. Avramovic, ``A simple
pipelined logarithmic multiplier,&quot; <I>IEEE International
Conference on Computer Design (ICCD)</I>, Amsterdam, pp. 235-240, 3-6
Oct. 2010. doi:10.1109/ICCD.2010.5647767 </FONT>
</P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ C ~</FONT></P>
<P LANG="en"><FONT SIZE=2>O. Callanan, A. Nisbet, E. Ozer, J. Sexton
and D. Gregg, ``FPGA Implementation of a Lattice Quantum
Chromodynamics Algorithm Using Logarithmic Arithmetic,&quot; <I>19th
IEEE International Parallel and Distributed Processing Symposium</I>,
pp. 146b-146b, 4-8 April 2005. doi: 10.1109/IPDPS.2005.228 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>Owen Callanan, David Gregg, Andy Nisbet and
Mike Peardon, ``High performance scientific computing using FPGAS
with IEEE floating point and logarithmic arithmetic for lattice QCD,&quot;
<I>International Conference on Field Programmable Logic and
Applications</I>, Madrid, pp. 29-34, Aug. 2006. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>D. Cantor, G. Estrin and R. Turn.
``Logarithm and Exponential Function Evaluation in a Variable
Structure Digital Computer,” <I>IRE Transactons on Computers</I>,
pp. 155-164, April 1962.</FONT></P>
<P><FONT SIZE=2>S. Carrillo, H. Carrillo, and F. Viveros, ``Design
and Implementation of an Arithmetic Processor Unit Based on the
Logarithmic Number System,&quot; <I>IEEE Latin America Transactions
(Revista IEEE America Latina)</I>, vol.8, no.6, pp. 605-617, Dec.
2010. doi: 10.1109/TLA.2010.5688085</FONT></P>
<P><FONT SIZE=2>Anindita Chakraborty and Amitabha Sinha, ``Conversion
of binary to single-term triple base numbers for DSP applications,&quot;
<I>ACM SIGARCH Computer Architecture News</I>, Vol. 39, no. 5, pp.
5-11, Dec. 2011. doi: 10.1145/2093339.2093342</FONT></P>
<P><FONT SIZE=2><SPAN LANG="en">Roger Chamberlain, Eric Hemmeter,
Robert Morley and Jason White, ``Modeling the Power Consumption of
Audio Signal Processing Computations Using Customized Numerical
Representations,” <I>Proceedings of the 36th Annual Simulation
Symposium</I>, pp. 249-255, Orlando, Florida, 30 March - 2 April
2003. </SPAN><A HREF="http://www.ccrc.wustl.edu/%7Eroger/papers/chmw03.pdf"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">http://www.ccrc.wustl.edu/~roger/papers/chmw03.pdf</FONT></FONT></SPAN></U></A><SPAN LANG="en"><FONT SIZE=2>.</FONT></SPAN></FONT></P>
<P><FONT SIZE=2><SPAN LANG="en">Roger Chamberlain, Yen Hsiang Chew,
Varuna DeAlwis, John Lockwood Eric Hemmeter, Robert Morley, Ed
Richter, Jason White and Huakai Zhang, ``Power Consumption of
Customized Numerical Representations for Audio Signal Processing,”
<I>6th High Performance Embedded Computing Workshop</I>, Sept. 2002.
</SPAN><A HREF="http://www.ccrc.wustl.edu/%7Eroger/papers/ccdhlmrwz02b.pdf"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">www.ccrc.wustl.edu/~roger/papers/ccdhlmrwz02b.pdf</FONT></FONT></SPAN></U></A><SPAN LANG="en"><FONT SIZE=2>.</FONT></SPAN></FONT></P>
<P><FONT SIZE=2><SPAN LANG="en">Roger Chamberlain, Yen Hsiang Chew,
Varuna DeAlwis, Eric Hemmeter, John Lockwood, Robert Morley, Ed
Richter, Jason White and Huakai Zhang, ``Novel Numerical
Representations for Low-Power Audio Signal Processing,”
<I>International Hearing Aid Research Conference</I>, Aug. 2002.
</SPAN><A HREF="http://www.ccrc.wustl.edu/%7Eroger/papers/ccdhlmrwz02.pdf"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">www.ccrc.wustl.edu/~roger/papers/ccdhlmrwz02.pdf</FONT></FONT></SPAN></U></A><SPAN LANG="en"><FONT SIZE=2>.</FONT></SPAN></FONT></P>
<P LANG="en"><FONT SIZE=2>D. V. Chandra, ``Error Analysis of FIR
Filters Implemented Using Logarithmic Arithmetic,” <I>IEEE Circuits
and Systems: Analog and Digital Signal Processing</I>, vol. 45, no.
6, pp. 744-747, June 1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. V. Chandra, ``Accumulation of
Coefficient Roundoff Error in Fast Fourier Transforms Implemented
with Logarithmic Number System,” <I>IEEE Transactions on Acoustics,
Speech and Signal Processing</I>, vol. 35, no. 11, pp. 1633-1636,
Nov. 1987.</FONT></P>
<P><FONT SIZE=2>D. V. Chandra, V. P. Nelson and S. A. Stark,
``Distributed Logarithmic FFT Processor,” <I>Proceedings of
Southeastcon '81</I>, pp. 210-214, 5-8 April 1981.</FONT></P>
<P><FONT SIZE=2>J.H. Chang , J.T. Yen and K.K. Shung, ``A Novel
Envelope Detector for High-frame Rate, High-Frequency Ultrasound
Imaging,&quot; <I>IIEEE Transactions on Ultrasonics, Ferroelectrics
and Frequency Control </I>, vol. 54, no. 9, pp. 1792-1801, 2007. doi:
10.1109/TUFFC.2007.463
<A HREF="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC2717899/">http://www.ncbi.nlm.nih.gov/pmc/articles/PMC2717899/</A></FONT></P>
<P><FONT SIZE=2>Jin Chang, Lei Sun, Yen, J.T. and K.K. Shung,
``Low-cost, High-speed Back-end Processing System for High-frequency
Ultrasound B-mode Imaging,&quot; <I>IEEE Transactions on Ultrasonics,
Ferroelectrics and Frequency Control</I>, Vol. 56, No. 7, pp.
1490-1497, July 2009. doi: 10.1109/TUFFC.2009.1205 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>C. Chen, ``Error Analysis of LNS
Addition/subtraction with Direct-computation Implementation,&quot;
<I>IET Computers &amp; Digital Techniques</I>, vol. 3, no. 4, pp.
329-337, July 2009. doi:10.1049/iet-cdt.2008.0098 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>C. Chen, L.W. Liu and J.W. Jou, ``Software
Implementation of LNS Arithmetic in an ARM Embedded System,&quot;
<I>IEEE 13th International Symposium on Consumer Electronics</I>,
Kyoto, pp. 1012 - 1014, 25-28 May 2009. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>C. Chen and P. Chow, ``Design of a
Versatile and Cost-effective Hybrid Floating-point/LNS Arithmetic
Processor,&quot; <I>Proceedings of the 17th ACM Great Lakes Symposium
on VLSI</I>, Stresa-Lago Maggiore, Italy, pp. 540-545, 11-13 March
2007.</FONT></P>
<P LANG="en"><FONT SIZE=2>C. Chen and C. H. Yang, ``Pipelined
Computation of Very Large Word-Length LNS Addition / Subtraction with
Polynomial Hardware Cost,” <I>IEEE Transactions on Computers</I>,
vol. 47, no. 9, pp. 716-726, July 2000.</FONT></P>
<P LANG="en"><FONT SIZE=2>C. Chen and C. H. Yang, ``Pipelined
Computation of LNS Addition/Subtraction with Very Small Lookup
Tables,” <I>Proceedings of the International Conference on Computer
Design</I>, pp. 292-297, 5-7 Oct. 1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>C. C. Chen and Y. Y. Chen, ``Error Analysis
of DCT Algorithms in Floating Point and Logarithmic Number Systems,”
<I>9th VLSI Design / CAD Symposium</I>, pp. 313-316, Nan-Tow, Taiwan,
1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>C. Chen. ``Design and Implementation of a
Pipelined and Small Lookup Table LNS Addition / Subtraction Unit with
FPGAs,” Aug. 1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>Chichyang Chen and Rui Lin Chen,
``Performance-Improved Computation of Very Large Word-Length LNS
Addition/Subtraction Using Signed-Digit Arithmetic,” <I>Proceedings
of the IEEE International Conference on Application-Specific Systems,
Architectures and Processors (ASAP'03)</I>, pp. 337-347, The Hague,
The Netherlands, 24-26 June 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>Chichyang Chen, Rui-Lin Chen and Ming-Hwa
Sheu, ``A Hardware Algorithm for Fast Logarithmic Computation with
Exponential Convergence Rate,&quot; <I>Journal of the Chinese
Institute of Engineers</I>, vol. 28, no. 4, pp. 749-752, July, 2005.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. M. Chen, T. P. Lin, S. S. Wang, J. Wu
and J. C. Liu. ``IIR Filter Design Based on Finite State Machine with
LNS Method,” NSCSP, pp. 35-44, Taiwan, Dec. 1987.</FONT></P>
<P LANG="en"><FONT SIZE=2>Rui-Lin Chen and Chichyang Chen, ``A
Hardware Algorithm for Fast Digit On-Line Logarithmic Computation
with Exponential Convergence Rate,” <I>Electrical
Engineering/Electronics, Computer, Telecommunications and Information
Technology</I>, Pattaya, Chonburi, pp. 636 - 639, 6-9 May 2009. doi:
10.1109/ECTICON.2009.5137130</FONT></P>
<P LANG="en"><FONT SIZE=2>T. C. Chen, ``Automatic Computation of
Exponentials, Logarithms, Ratios and Square Root,” <I>IBM Journal
of Research and Development</I>, pp. 380-388, July 1972.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. C. Chen, <I>Binary Arithmetic Unit
Implementing a Multiplicative Steration for the Exponential,
Logarithm, Quotient and Square Root Functions</I>, U.S. Patent,
3,631,230, 28 Dec. 1971. Assigned to IBM.</FONT></P>
<P><FONT SIZE=2>Xi Chen and Xiaofeng Wu, `` Design and Implementation
of Model Predictive Control Algorithms for Small Satellite Three-axis
Stabilization,&quot; <I>IEEE International Conference on Information
and Automation (ICIA)</I>, Shenzhen, pp. 666-671, 6-8 June 2011. doi:
10.1109/ICINFA.2011.5949077</FONT></P>
<P LANG="en"><FONT SIZE=2>E. I. Chester and J. N. Coleman, ``Matrix
Engine for Signal Processing Applications Using the Logarithmic
Number System,” <I>Proceedings of the IEEE International Conference
on Application-Specific Systems, Architectures and Processors</I>,
pp. 315-324, San Jose, 17-19 July 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>E. I. Chester, ``Online Function Evaluation
and Unconventional Computation, or 'State of the Art Computer
Arithmetic without the Maths’,” Postgrad Conference, University
of Newcastle, Jan. 2000.</FONT></P>
<P LANG="en"><FONT SIZE=2>E. I. Chester and J. N. Coleman,
``Development of a 32b Real Arithmetic Core for DSP and Graphics,”
<I>Proceedings IEEE/IoP PREP99 Conference</I>, Jan. 1999.</FONT></P>
<P LANG="en"><FONT SIZE=2>E. I. Chester, <I>Design of a 32-bit
Logarithmic Arithmetic Logic Unit</I>, Master's thesis, University of
Newcastle upon Tyne, Sept. 1996.</FONT></P>
<P><FONT SIZE=2>Chan-Feng Chiu, <I>Design, Implementation, and
Verification of a Programmable Low-Cost Vertex Shader Based on
Logarithmic Number System</I>, Masters Thesis, Computer Science and
Engineering Department, National Sun Yat-Sen University, 14 July
2010.
<A HREF="http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0830110-170101">http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0830110-170101</A></FONT></P>
<P LANG="en"><FONT SIZE=2>K. H. Cho, ``Design of a 40 Digit On-Line
Addition Unit in Logarithmic Number System,” <I>Journal of the
Chinese Institute of Electrical Engineering</I>, vol. 4, no. 4, pp.
275-290, 1997.</FONT></P>
<P LANG="en"><FONT SIZE=2>C. W. Clenshaw and F. W. J. Olver, ``Beyond
Floating Point,” <I>Journal of the ACM</I>, vol. 31, no. 2, pp.
319-328, April 1984.</FONT></P>
<P LANG="en"><FONT SIZE=2>B. Cohn. <I>Tables of Addition and
Subtraction Logarithms with Six Decimals</I>. 2nd ed., Scientific
Computing Service Ltd., 1939.</FONT></P>
<P><FONT SIZE=2>J. N. Coleman, C. I. Softley, J. Kadlec, R. Matousek,
M. Tichy, Z. Pohl, A. Hermanek, and N. F. Benschop, ``The European
Logarithmic Microprocessor,&quot; <I>IEEE Transactions on Computers</I>,
vol. 57, no. 4, pp. 532-546, 2008.</FONT></P>
<P><FONT SIZE=2>J. N. Coleman, C. I. Softley, J. Kadlec, R. Matousek,
M. Licko, Z. Pohl, and A. Hermanek, ``Performance of The European
Logarithmic Microprocessor,&quot; <I>SPIE Conference on Advanced
Signal Processing Algorithms</I>, Architectures and Implementations,
2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. N. Coleman, <I>Logarithmic Arithmetic
System</I>, Patent ID # N21TT2399, Publication # WO9959050, Submitted
29-Aug-02 http, pp.
//webdb2.patent.gov.uk/auril/results.asp?searchtext=
N21TT2399&amp;source=browse .</FONT></P>
<P><FONT SIZE=2><SPAN LANG="en">J. N. Coleman, ``</SPAN>Method and
Apparatus for Determining the Approximate Value of a Logarithmic
Function&quot;, <SPAN LANG="en">U.S. Patent 6711596, 2004.</SPAN></FONT></P>
<P><FONT SIZE=2>J. N. Coleman, C. I. Softley, J. Kadlec, R. Matousek,
M. Licko, Z. Pohl and A. Hermanek, ``The European Logarithmic
Microprocessor - a QR RLS Application,” <I>Proceedings of the 35th
IEEE Asilomar Conference on Signals, Systems and Computers</I>, vol.
1, pp. 155-159, Asilomar, 4-7 Nov. 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. N. Coleman and J. Kadlec, ``Extended
Precision Logarithmic Arithmetic,” <I>Proceedings of the 34th IEEE
Asilomar Conference on Signals, Systems and Computers</I>, vol. 1,
pp. 124 - 129, Asilomar, 29 Oct.- 1 Nov. 2000.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. N. Coleman, E. I. Chester, C. I. Softley
and J. Kadlec, ``Correction to `Arithmetic on the European
Logarithmic Microprocessor’,” <I>IEEE Transactions on Computers</I>,
vol. 49, no. 10, pp. 1152, Oct. 2000.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. N. Coleman, E. I. Chester, C. I. Softley
and J. Kadlec, ``Arithmetic on the European Logarithmic
Microprocessor,” <I>IEEE Transactions on Computers</I>, vol. 49,
no. 7, pp. 702-715, July 2000.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. N. Coleman and E. I. Chester, ``A 32 Bit
Logarithmic Number System Processor and its Performance Compared to
Floating Point,” <I>14th IEEE Symposium on Computer Arithmetic</I>,
pp. 142-152, Adelaide, Australia, 14-16 April 1999.
napier.ncl.ac.uk/HSLA/Docs/arith14paper.pdf.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>J. N. Coleman, ``Esprit Project 33544
- HSLA, Open LTR - 2nd phase, A High Speed Logarithmic Arithmetic
Unit, Jan. 1999.” <A HREF="http://www.cordis.lu/esprit/src/33544.htm">http://www.cordis.lu/esprit/src/33544.htm</A>.</FONT></SPAN></P>
<P><SPAN LANG="en"><FONT SIZE=2>J. N. Coleman, ``Esprit Project 23544
- HSLA, Open LTR - 1st phase, A High Speed Logarithmic Arithmetic
Unit, May 1997.” <A HREF="http://www.cordis.lu/esprit/src/23544.htm">http://www.cordis.lu/esprit/src/23544.htm</A>.</FONT></SPAN></P>
<P LANG="en"><FONT SIZE=2>J. N. Coleman, ``Errata for `Simplification
of the Table Structure in Logarithmic Arithmetic’,” <I>IEE
Electronic Letters</I>, no. 22, pp. 2103, 1996.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. N. Coleman, ``Simplification of Table
Structure in Logarithmic Arithmetic,” <I>IEE Electronic Letters</I>,
vol. 31, no. 22, pp. 1905-1906, 26 Oct. 1995.</FONT></P>
<P LANG="en"><FONT SIZE=2>Sylvain Collange, Florent de Dinechin and
Jeremie Detrey, ``Floating Point or LNS: Choosing the Right
Arithmetic on an Application Basis,” <I>EuroMicro Digital System
Design DSD 2006</I>, pp. 197-203, Dubrovnik, Croatia, Aug. - 1 Sept.
2006.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Combet, H. Van Zonneveld and L. Verbeek,
``Computation of the Base Two Logarithm of Binary Numbers,” <I>IEEE
Transactions on Electronic Computers</I>, EC-vol. 14, no. 6, pp.
863-867, Dec. 1965.</FONT></P>
<P><FONT SIZE=2>G. Constantinides, A. Kinsman and N. Nicolici,
``Numerical data representations for FPGA-based scientific
computing,&quot; <I>IEEE Des. Test Comput</I>., vol. 28, no. 4, pp.
8-17, 2011.doi: 10.1109/MDT.2011.48 </FONT>
</P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ D ~</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Daniel, S. Ma, K. Warble, S. Pan and S.
Wang, <I>Method and Apparatus for Producing Wide Null Antenna
Patterns</I>, 9 May 2000. U.S. Patent 6,061,023. Assigned to
Motorola. This patent describes how a special logarithmic DSP
processor can be used to do ``beam forming” associated with
communication satellites. It is conjectured that this technology was
developed for the Iridium satellite system.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. Das, K. Mukhopadhyaya and B. P. Sinha,
``Implementation of Four Common Functions on an LNS Co-Processor,”
<I>IEEE Transactions on Computers</I>, vol. 44, no. 1, pp. 155-161,
Jan. 1995.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. DeGryse and B. Guerin, ``A Logarithmic
Transcoder,” <I>IEEE Transactions on Computers</I>, C-vol. 21, no.
11, pp. 1165-1168, 1972.</FONT></P>
<P><FONT SIZE=2>P.W. Dent, ``Complex Logarithmic ALU,&quot; US Patent
7,689,639, 2010.</FONT></P>
<P><FONT SIZE=2>D. R. Desai, F. H. Hassan, R. J. Veillette and J. E.
Carletta, ``An Analog Logarithmic Number System Subtractor for Edge
Detection in Logarithmic CMOS Image Sensors,&quot; <I>Proc. SPIE
Sensors, Cameras, and Systems for Industrial, Scientific, and
Consumer Applications XII</I>, vol. 7875, San Francisco, Jan., 2011.
doi:10.1117/12.872461</FONT></P>
<P><FONT SIZE=2>F. de Dinechin, M. Joldes and B. Pasca, ``Automatic
generation of polynomial-based hardware architectures for function
evaluation,&quot; <I>International Conference on Application-specific
Systems Architectures and Processors (ASAP)</I>, Rennes, pp. 216-222,
7-9 July 2010. doi: 10.1109/ASAP.2010.5540952 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>J. Detrey and Florent de Dinechin, ``A VHDL
Library of LNS Operations,” <I>37th Asilomar Conference on Signals,
Systems, and Computers</I>, vol. 2, pp. 2227-2231, Pacific Grove, CA,
9-12 Nov. 2003. www.ens-lyon.fr/LIP/Arenaire http, pp.
//perso.ens-lyon.fr/jeremie.detrey/FPLibrary/.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>J. Detrey and F. de Dinechin,
<I>FPlibrary v0. 91 User Documentation</I>,
<a href="http://www.ens-lyon.fr/LIP/Arenaire/Ware/FPLibrary/">http://www.ens-lyon.fr/LIP/Arenaire/Ware/FPLibrary/</a></p>
	
<P><SPAN LANG="en"><FONT SIZE=2>J. Detrey, F. de Dinechin et al.,
<I>FloPoCo Source Code and Documentation,
</I><A HREF="http://flopoco.gforge.inria.fr/">http://flopoco.gforge.inria.fr/</A>
</FONT></SPAN>
</P>
<P LANG="en"><FONT SIZE=2>K. Dillon, <I>Decibel Addition Circuit</I>,
1981. U.S. Patent 4,290,111, Sep. 15, 1981. Assigned to Singer Co</FONT></P>
<P><FONT SIZE=2>Vassil Dimitrov, Graham Jullien and Roberto
Muscedere, <I>Multiple-Base Number System: Theory and Applications</I>,
CRC Press, 294 pp. , 2012.</FONT></P>
<P LANG="en"><FONT SIZE=2>Vassil S. Dimitrov and G. A. Jullien,
``Loading the Bases: A New Number Representation with Applications,”
<I>IEEE Circuits and Systems Magazine</I>, vol. 3, no. 2, pp. 6-23,
2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. Dimitrov, G. Jullien and K. Walus,
``Digital Filtering Using the Multidimensional Logarithmic Number
System,” <I>Proceedings of SPIE: Advanced Signal Processing
Algorithms, Architectures, and Implementations XII</I>, vol. 4791,
pp. 412-423, Seattle, Dec. 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. S. Dimitrov, J. Eskritt, L. Imbert, G.
A. Jullien and W. C. Miller, ``The Use of the Multi-Dimensional
Logarithmic Number System in DSP Applications,” <I>Proceedings of
the 15th IEEE Symposium on Computer Arithmetic</I>, pp. 247-254,
Vail, CO, June 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. S. Dimitrov, G. A. Jullien and W. C.
Miller, ``Theory and Applications of the Double-Base Number System,”
<I>IEEE Transactions on Computers</I>, vol. 48, no. 10, pp.
1098-1106, Oct. 1999.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. S. Dimitrov, G. A. Jullien and W. C.
Miller, ``Theory and Applications for a Double-Base Number System,”
<I>Proceedings of the 13th IEEE Symposium on Computer Arithmetic</I>
(ARITH'97), pp. 44-51, Asilomar, CA, 6-9 March 1997.</FONT></P>
<P LANG="en"><FONT SIZE=2>Vassil S. Dimitrov, Sadeghi Emamchaie
Saeid, Graham A. Jullien and W. C. Miller, ``A Near Canonic
Double-Based Number System (DBNS) with Applications in Digital Signal
Processing,” <I>Proceedings of the SPIE Conference on Advanced
Signal Processing</I>, vol. 2846, pp. 14-16, 2-4 August 1996.</FONT></P>
<P LANG="en"><FONT SIZE=2>Florent de Dinechin and Arnaud Tisserand,
``Multipartite table methods,” <I>IEEE Transactions on Computers</I>,
vol. 54, no. 3, pp. 319-330, March 2005. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>Florent de Dinechin and Arnaud Tisserand,
``Some Improvements on Multipartite Table Methods,” <I>Proceedings
of the 15th Symposium on Computer Arithmetic</I>, pp. 128-135, Vail,
Colorado, 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>E. J. Duke ``RC Logarithmic
Analog-to-Digital (LAD) Conversion,” <I>IEEE Transactions on
Instrumentation and Measurement</I>, pp. 74-76, Feb. 1971.</FONT></P>
<P LANG="en"><FONT SIZE=2>W. Dyck, ``Katalog mathem,” Nachtrag,
Munich, pp. 40, 1893. </FONT>
</P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ E ~</FONT></P>
<P LANG="en"><FONT SIZE=2>David Eadie, Fergal Shevlin and Andy
Nisbet, ``Correction of Geometric Image Distortion Using FPGAs,”
<I>Optical Metrology, Imaging, and Machine Vision Conference</I>,
SPIE-Internationall Society for Optical Engineering, vol. 4877, 5-6
Sept. 2002. citeseer.ist.psu.edu/531765.html. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>T. Ebisuzaki, J. Makino, T. Fukushige, M.
Taiji, D. Sugimoto, T. Ito and S. K. Okumura ``GRAPE Project: An
Overview. <I>PASJ: Publications of the Astronomical Society of Japan</I>,
, no. 45, pp. 269-278, 1993.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. D. Edgar and S. C. Lee. ``FOCUS
Microcomputer Number System,” <I>Communications of the ACM</I>,
vol. 22, no. 3, pp. 166-177, March 1979.</FONT></P>
<P LANG="en"><FONT SIZE=2>``Logarithms,'' <I>Encyclopedia Britannica</I>,
vol. 31, pp. 290, 1964. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>A. M. Engebretson, R. E. Morley, Jr., G. L.
Engel and M. P. O'Connell, ``The Development of Devices for the
Hearing-Impaired, A Progress Report: Part 1,” <I>Proceedings of the
IEEE ASSP Workshop on Applications of Signal Processing to Audio and
Acoustics</I>, New Paltz, New York, 15-17 Sep. 1986. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>A. M. Engebretson, R. E. Morley, Jr., G. L.
Engel and M. P. O'Connell ``The Development of Devices for the
Hearing-Impaired, A Progress Report: Part 2,” <I>Proceedings of the
IEEE ASSP Workshop on Applications of Signal Processing to Audio and
Acoustics</I>, New Paltz, New York, 15-17 Sep. 1986. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>G. L. Engel, ``Switched-Capacitor
Logarithmic DAC,” <I>Electronics Letters</I>, vol. 35, no. 2, pp.
111-112, 21 Jan. 1999.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>G. L. Engel, ``Digital Hearing Aids.
Report brief,” Southern Illinois University at Edwardsville, 11
Sep. 1998. <A HREF="http://www.ee.siue.edu/~mentor/research/ANA.html">http://www.ee.siue.edu/~mentor/research/ANA.html</A>.</FONT></SPAN></P>
<P><FONT SIZE=2><SPAN LANG="en">G. L. Engel, R. E. Morley, Jr., S. W.
Kwa and R. J. Fretz, ``Integrated Circuit Logarithmic Digital
Quantizers with Applications to Low-Power Data Interfaces for Speech
Processing,” K. Yao H. S. Moscovitz and R. Jain, editors, <I>VLSI
Signal Processing,</I> IV. IEEE Press, 1990.
</SPAN><A HREF="http://www.ee.siue.edu/%7Ementor/research/ANA.html"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">http://www.ee.siue.edu/~mentor/research/ANA.html</FONT></FONT></SPAN></U></A><SPAN LANG="en"><FONT SIZE=2>.</FONT></SPAN></FONT></P>
<P LANG="en"><FONT SIZE=2>J. A.Erfanian and S. Pasupathy,
``Low-Complexity Parallel Structure Symbol-by-Symbol Detection for
ISI Channels,” <I>IEEE Pacific Rim Conference on Communications,
Computers, and Signal Processing</I>, pp. 350-353, 1-2 June 1989.</FONT></P>
<P><FONT SIZE=2>Stanley Jonathan Eskritt, <I>Complex multidimensional
logarithmic number system with DSP applications</I>, PhD
Dissertation, University of Calgary, 2009. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>S.J. Eskritt, <I>Inner Product
Computational Architectures Using the Double Base Number System</I>,
MASc thesis, Univ. of Windsor, 2001. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>J. Eskritt, R. Muscedere, G. A. Jullien, V.
S. Dimitrov and W. C. Miller, ``A 2-Digit DBNS Filter Architecture,”
<I>2000 IEEE Workshop on Signal Processing Systems (SiPS)</I>, pp.
447-456, 11-13 Oct. 2000.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. H. Etzel, ``Logarithmic Addition for
Digital Signal Processing Applications,” <I>IEEE International
Symposium on Circuits and Systems</I>, pp. 694-697, 1983.</FONT></P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ F ~</FONT></P>
<P LANG="en"><FONT SIZE=2>D. L. Feucht, ``Logarithmic Addition for
Digital Signal Processing Applications,” <I>Journal of Forth
Application and Research</I>, vol. 5, no. 2, pp. 271-286, 1987.
(Note: uses the term ``log-point'' to refer to LNS.).</FONT></P>
<P LANG="en"><FONT SIZE=2>A. Fletcher, J. C. P. Miller, L. Rosenhead
and L. J. Comrie, <I>An Index of Mathematical Tables</I>, vol. 1, pp.
166-168. Addison-Wesley, Massachusetts, 1962.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Florence and R. Latham, <I>Log Mixer
Circuit</I>, 1988. U.S. Patent 4,734,875, March 29, 1988. Assigned to
Singer Co.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Foerster, E. Green, S. Somayazulu and D.
Leeper, ``Ultra-Wideband Technology for Short- or Medium-Range
Wireless Communications,” <I>Intel Technology Journal</I>, pp.
22-32, 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. Francesconi and F. Maloberti, ``A Low
Power Logarithmic A/D Converter,” <I>Proceedings of the IEEE
International Symposium on Circuits and Systems </I>(ISCAS &acirc;€˜96),
vol. 1, pp. 473-476, Atlanta, USA, 12-15 May 1996.</FONT></P>
<P LANG="en"><FONT SIZE=2>Freedom CPU (a collaborative effort to
develop a microprocessor placed in the public domain.) </FONT>
</P>
<P LANG="en"><FONT SIZE=2>The draft specification includes some LNS
instructions. For more information, refer to the following URL:
http//f-cpu.tux.org/manual/part6.html#OptLNS.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. L. Frey and F. J. Taylor, ``Table
Reduction Technique for Logarithmically Architected Digital Filters,”
<I>IEEE Transactions on Acoustics, Speech and Signal Processing</I>,
vol. 33, no. 3, pp. 718-719, June 1985.</FONT></P>
<P LANG="en"><FONT SIZE=2>Haohuan Fu, <I>Application-Specific Number
Representation</I>, Ph. D. Imperial College London, Department of
Computing, Feb. 2009. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>H. Fu, O. Mencer and W. Luk, ``FPGA Designs
with Optimized Logarithmic Arithmetic, <I>IEEE Transactions on
Computers</I>, vol 59, no. 7, pp. 1000-1006, July 2010.</FONT></P>
<P LANG="en"><FONT SIZE=2>H. Fu, A. Gaffar, O. Mencer, and W. Luk,
``Bit-width Analysis Across Multiple Number Representations,”
submitted to <I>IEEE Transactions on Very Large Scale Integration
Systems</I>.</FONT></P>
<P LANG="en"><FONT SIZE=2>H. Fu, O. Mencer and W. Luk, ``Comparing
Floating-point and Logarithmic Number Representations for
Reconfigurable Acceleration,&quot; <I>IEEE International Conference
on Field Programmable Technology</I>, Bangkok, pp. 337 - 340, Dec.
2006. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>H. Fu, O. Mencer and W. Luk, ``Optimizing
Logarithmic Arithmetic on FPGAs,&quot; <I>15th Annual IEEE Symposium
on Field-Programmable Custom Computing Machines</I>, pp. 163 - 172,
23-25 April 2007.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Fukushige, T. Ito, J. Makino, T.
Ebisuzak, D. Sugimoto and M. Umemura, ``GRAPE-1A: Special-Purpose
Computer for N-body Simulation with a Tree Code,” <I>Publication of
the Astronomical Society</I> <I>of Japan</I>, no. 43, pp. 841-858,
1991.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Furet, B. Jacquemin and J Kaiser, ``Les
techniques numeriques dans le controle nucleaire des piles atomiques.
Onde Electrique,” vol. 44, pp. 758-763, July-Aug. 1964. </FONT>
</P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ G ~</FONT></P>
<P><FONT SIZE=2><SPAN LANG="en">David Galloway, Paul Karchmer, Paul
Chow, David Lewis and Jonathan Rose, ``The Transmogrifier,” The
University of Toronto Field Programmable System. Technical report,
University of Toronto, Toronto, Canada, 1994.
</SPAN><A HREF="http://www.eecg.toronto.edu/%7Ejayar/research/Transmogrifier1.pdf"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">http://www.eecg.toronto.edu/~jayar/research/Transmogrifier1.pdf</FONT></FONT></SPAN></U></A><SPAN LANG="en"><FONT SIZE=2>.</FONT></SPAN></FONT></P>
<P><FONT SIZE=2>Liuchuang Gao, Mengyao Zhu, Junwei He and Wei Xiong,
``High efficient logarithm convertor for graphics physics
simulation,&quot; <I>International Conference on Audio, Language and
Image Processing (ICALIP)</I>, Shanghai, pp. 397-402, 16-18 July
2012. doi: 10.1109/ICALIP.2012.6376650 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>Jesus Garcia, Leonidas Bleris, Mark G.
Arnold and Mayuresh V. Kothare, ``LNS Architectures for Embedded
Model Predictive Control Processors,” <I>Proceedings of the 2004
International Conference on Compilers, Architecture, and Synthesis
for Embedded Systems (CASES'04)</I>, pp. 79-84, Washington DC, 22-25
Sept. 2004.</FONT></P>
<P LANG="en"><FONT SIZE=2>K. F. Gauss, ``Werke,” vol. 8, pp.
121-128, 1900.</FONT></P>
<P LANG="en"><FONT SIZE=2>G. W. Gerrity, ``Computer Representation of
Real Numbers,” <I>IEEE Transactions on Computers</I>, C-vol. 31,
no. 8, pp. 709-714, Aug. 1982.</FONT></P>
<P><FONT SIZE=2>A. Ghosh, S. Paul and S. Bhunia, ``Energy-Efficient
Application Mapping in FPGA through Computation in Embedded Memory
Blocks,&quot; <I>25th International Conference on VLSI Design
(VLSID)</I>, Hyderabad, pp. 424-429, 7-11 Jan. 2012. doi:
10.1109/VLSID.2012.108 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>A. Grau and E. Barreiss, ``Statistical
Aspects of Machine Rounding,” ERDA Report C00-2280-34, U.S.
Government, Northwestern University, Aug. 1977.</FONT></P>
<P LANG="en"><FONT SIZE=2>P. Gray,``Tables and Formulae for the
Computation of Life Contingencies,” Number 2, p. 154, Charles &amp;
Edwin Layton, London, 1870.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Gundelfinger, ``Zur Berechnung der
Gausschen Logarithmen fur Kliene Werthe,” von Bresp. zugehorige
Werthe <I>Journal fur die reine und angewandte Mathematik</I>, vol.
124, pp. 87-92, 1902. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>S. Gundelfinger, <I>Sechsstellige
Gaussische und Siebenstellige Gemeine Logarithmen,</I> Verlag von
Veit &amp; Comp, Leipzig, 1902.</FONT></P>
<P><FONT SIZE=2>Feng Guo, Wanggen Wan, Ximin Zhang and Xueli Zhou,
``Design of test platform for 3D graphics pipeline based on
Microblaze,&quot; <I>International Conference on Audio, Language and
Image Processing (ICALIP)</I>, Shanghai, pp. 392-396, 16-18 July
2012. doi: 10.1109/ICALIP.2012.6376649 </FONT>
</P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ H ~</FONT></P>
<P LANG="en"><FONT SIZE=2>E. L. Hall, D. D. Lynch and S. J. Dwyer
III, ``Generation of Products and Quotients Using Approximate Binary
Logarithms for Digital Filtering Applications,” <I>IEEE
Transactions on Electronic Computers</I>, C-19, pp. 97-105, Feb.
1970.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>T. Hamada, T. Fukushige and J.
Makino, ``PGPG: An Automatic Generator of Pipeline Design for
Programmable GRAPE Systems,&quot; <I>Publications of the Astronomical
Society of Japan</I>, vol.57, No.5, pp. 799-813, 2005.
</FONT></SPAN><A HREF="http://www.kfcr.jp/grape7-e.html"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">http://www.kfcr.jp/grape7-e.html</FONT></FONT></SPAN></U></A></P>
<P LANG="en"><FONT SIZE=2>T. Hamada and N. Nakasato, ``PGR: a
Software Package for Reconfigurable Super-computing,&quot;
<I>International Conference on Field Programmable Logic and
Applications</I>, pp. 366-373, 24-26 Aug. 2005. </FONT>
</P>
<P><FONT SIZE=2>Dan Hammerstrom and Mazad S. Zaveri, ``CMOL/CMOS
Implementations of Bayesian Inference Engine: Digital and
Mixed-Signal Architectures and Performance/Price – A Hardware
Design Space Exploration,&quot; <I>CMOS Processors and Memories</I>,
Springer, pp 97-138, 2010.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>Z. Hanzalek and P. Sucha, ``Off-line
Scheduling for FPGAs,&quot; Graduate Course on Embedded Control
Systems, Stockholm, 26-30 May 2008.
</FONT></SPAN><A HREF="http://www.md.kth.se/RTC/ARTIST2/GraduateCourse2008/16_OfflineSchedulingFPGAs_Hanzalek_Sucha.pdf"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">http://www.md.kth.se/RTC/ARTIST2/GraduateCourse2008/16_OfflineSchedulingFPGAs_Hanzalek_Sucha.pdf</FONT></FONT></SPAN></U></A></P>
<P LANG="en"><FONT SIZE=2>H. Hanselmann, ``Implementation of Digital
Controllers--a Survey,” <I>Automatica</I>, vol. 23, no. 1, pp.
7-32, 1987.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. Happonen, E. Hemming and M. J. Juntti,
``A Novel Coarse Grain Reconfigurable Processing Element
Architecture,&quot; <I>IEEE International Symposium on
Micro-NanoMechatronics and Human Science</I>, Cairo, vol. 2, pp.
827-830, 30 Dec. 2003. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>Michael Haselman, Michael Beauchamp, Aaron
Wood, Scott Hauck, Keith Underwood and K. Scott Hemmert, ``A
Comparison of Floating Point and Logarithmic Number Systems for
FPGAs,” <I>Proceedings of the 13th Annual IEEE Symposium on
Field-Programmable Custom Computing Machines (FCCM'05)</I>,Washington,
DC, pp. 181-190, 2005. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>R. M. Hayes, R. Krishnan and P. S.
Neelakanta, ``Improved Techniques for Coding in Logarithmic Number
System Digital Processing,” <I>International Conference on
Acoustic, Speech, and Signal Processing</I>, New York, April 1988.</FONT></P>
<P LANG="en"><FONT SIZE=2>H. Henkel, ``Improved Addition for the
Logarithmic Number Systems,” <I>IEEE Transactions on Acoustics,
Speech and Signal Processing</I>, ASSP-vol. 37, no. 2, pp. 301-303,
Feb. 1989.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. Hermanek, J. Kadlec, R. Matousek, M.
Licko and Z. Pohl, “Pipelined logarithmic 32bit ALU for celoxica
DK1,” <I>Proceedings of Sbornik prispevku 9.rocniku konference
MATLAB 2001</I>, pp. 72-80, Praha, 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. Hermanek, Z. Pohl and J. Kadlec, ``FPGA
Implementation of the Adaptive Lattice Filter,&quot;
<I>Field-Programmable Logic and Applications</I>, LNCS vol. 2778, pp.
1095-1098, 2003. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>B. Hoefflinger, M. Selzer and F. Warkowski,
``Digital Logarithmic CMOS Multiplier for Very High Speed Signal
Processing,” <I>Proceedings of the IEEE Custom Integrated Circuit
Conference</I>, pp. 16.7/1-16.7/5, 14-17 April 1991.</FONT></P>
<P LANG="en"><FONT SIZE=2>W. Neville Helmes, ``Composite Arithmetic,
Proposal for a New Standard,” <I>Computer</I>, vol. 30, no. 3, pp.
65-73, March 1997.</FONT></P>
<P><FONT SIZE=2>Van-Phuc Hoang and Cong-Kha Pham, `` Novel
Quasi-Symmetrical Approach for Efficient Logarithmic and
Anti-logarithmic Converters,&quot; <I>8th Conference on Ph.D.
Research in Microelectronics and Electronics (PRIME)</I>, Aachen,
Germany, pp. 1-4, 12-15 June 2012.</FONT></P>
<P><FONT SIZE=2>Van-Phuc Hoang and Cong-Kha Pham, ``Low Complexity
Logarithmic and Anti-Logarithmic Converters for Hybrid Number System
Processors and DSP Applications,&quot; <I>IEICE Transactions on
Fundamentals of Electronics, Communications and Computer Sciences</I>,
Vol. E96-A, No. 2, pp. 584-590, 2013.
<A HREF="http://search.ieice.org/bin/summary.php?id=e96-a_2_584">http://search.ieice.org/bin/summary.php?id=e96-a_2_584</A></FONT></P>
<P><FONT SIZE=2>B. Hoefflinger, ``Efficient VLSI Digital Logarithmic
Codecs,&quot; <I>Electronics Letters</I> , vol.27, no.13, pp.
1132-1134, 20 June 1991. doi: 10.1049/el:19910707</FONT></P>
<P LANG="en"><FONT SIZE=2>W. Hongyuan and S. C. Lee, ``Comments on
'Sign/Logarithm Arithmetic for FFT Implementation,” <I>IEEE
Transactions on Computers</I>, C-vol. 35, no. 5, pp. 482-484, May
1986.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Hormigo, J. Villalba, and M. Schulte,
``Variable-Precision Exponential Evaluation,” <I>Scientific
Computing, Validated Numerics, and Interval Methods</I>, pp. 19-28,
2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Hormigo, J. Villalba and M. Schulte, “A
Hardware Algorithm for Variable-Precision Logarithm,” <I>IEEE
International Conference on Application-Specific Systems,
Architectures and Processors</I>, pp. 215-224, Boston, 10-12 July
2000.</FONT></P>
<P><FONT SIZE=2>Shen-Fu Hsiao, Chan-Feng Chiu and Chia-Sheng Wen,
``Design of a Low-Cost Floating-Point Programmable Vertex Processor
for Mobile Graphics Applications based on Hybrid Number System,&quot;
<I>IEEE International Conference on IC Design &amp; Technology
(ICICDT)</I>, pp. 1-4, 2-4 May 2011. doi: 10.1109/ICICDT.2011.5783231</FONT></P>
<P><FONT SIZE=2>Shen-Fu Hsiao, Chia-Sheng Wen, Cheng-Han Lee and A.
Lee, ``Low-cost designs of rectangular to polar coordinate converters
for digital communication,&quot; <I>IEEE Asia Pacific Conference on
Circuits and Systems (APCCAS)</I>, Kaohsiung, pp. 511-514, 2-5 Dec.
2012. doi: 10.1109/APCCAS.2012.6419084 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>J. F. Hsueh and H. Y. Lo, ``A Decomposition
Strategy for Extending Double Precision and Reducing ROM Cost in
Conversion Between Binary and Binary Logarithm,” <I>International
Computer Symposium &amp; 1st Workshop on Parallel Processing</I>,
National Tsing Hua Univ., Taipei, Taiwan - Institute of Information
Industry, 17-21 Dec. 1990. http, pp.
//www.atip.org/ATIP/public/atip.reports.91/taiwan.html.</FONT></P>
<P><FONT SIZE=2>Peng Huang, D.H.-Y. Teng, K. Wahid and Seok-Bum Ko,
``Convergence Analysis of Jacobi Iterative Method Using Logarithmic
Number System,&quot; <I>Seventh IEEE/ACIS International Conference on
Computer and Information Science (ICIS08)</I>, pp. 27-32, 14-16 May
2008. doi: 10.1109/ICIS.2008.97</FONT></P>
<P LANG="en"><FONT SIZE=2>S. C. Huang and L. G. Chen, ``A LOG-EXP
Still Image Compression Chip Design,” <I>IEEE Transactions on
Consumer Electronics</I>, vol. 45, no. 3, pp. 812-819, Aug. 1999.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. C. Huang and L. G. Chen. ``LOG-EXP
Compression System Design and Implementation,” <I>IEEE Symposium on
Consumer Electronics</I>, 1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. C. Huang, T. H. Chen and L. G. Chen, ``A
32-bit Logarithmic Number System Processor,” <I>Journal of VLSI
Signal Processing System for Signal, Image, and Video Technology</I>,
14, pp. 311-319, Dec. 1996.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Huang, L. Chen and T. Chen, ``Chip
Design of a 32-bit Logarithmic Number System,” <I>Proceedings of
the 1994 IEEE International Symposium on Circuits and Systems</I>,
pp. 167-170, 1994.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Huang, L. Chen and T. Chen
``Architecture Design for LNS Unit,” <I>National Computer
Symposium</I>, Taiwan, 1993.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. C. Huang, <I>Logarithmic Number System
Processor for DSP Applications</I>, Master's thesis, National Taiwan
University, 1993.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. Hermanek, J. Schier and P. Regalia,
``Architecture design for FPGA implementation of finite interval
CMA,&quot; <I>Proceedings of the European Signal Processing
Conference (EUSIPCO '04)</I>, pp. 2039-2042, Vienna, Austria,
September 2004. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>A. Hermanek, J. Schier, P. Sucha and Z.
Hanzalek, ``Optimization of Finite Interval CMA Implementation for
FPGA,&quot; <I>IEEE Workshop on Signal Processing Systems Design and
Implementation</I>, pp. 75-80, 2-4 Nov. 2005. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>M. Hynes and D. Burton, , ``A CMOS
Digitally Controlled Audio Attenuator for Hi-Fi Systems,” <I>Journal
of Solid-State Circuits</I>, SC-vol. 16, no. 1, pp. 15-20, Feb. 1981.</FONT></P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ I ~</FONT></P>
<P LANG="en"><FONT SIZE=2>Y. Ibrahim, William C. Miller, Graham A.
Jullien and Vassil S. Dimitrov. ``DBNS addition using cellular neural
networks,&quot; <I>International Symposium on Circuits and Systems
(ISCAS 2005)</I>, 23-26 May 2005, Kobe, Japan. pp. 3914-3917, 2005.</FONT></P>
<P LANG="en"><FONT SIZE=2>C. Ingemarsson and O. Gustafsson, ``On
using the Logarithmic Number System for Finite Wordlength Matrix
Inversion,&quot; <I>IEEE 54th International Midwest Symposium on
Circuits and Systems (MWSCAS)</I>, pp. 1-4, 7-10 Aug. 2011. doi:
10.1109/MWSCAS.2011.6026264</FONT></P>
<P LANG="en"><FONT SIZE=2>Interactive Machines Inc., IMI-500 graphics
workstation. This firm built graphics workstations during the 1980's.
One model used in 1985, the IMI-500, apparently used LNS to speed up
graphics.</FONT></P>
<P><FONT SIZE=2>Kevin M. Irick, Michael DeBole, Vijaykrishnan
Narayanan and Aman Gayasen, ``A Hardware Efficient Support Vector
Machine Architecture for FPGA,&quot; <I>16th International Symposium
on Field-Programmable Custom Computing Machines (FCCM)</I>, pp.
304-305 doi: 10.1109/FCCM.2008.40</FONT></P>
<P><FONT SIZE=2>R. Ismail and J.N. Coleman, ``ROM-less LNS,&quot;
<I>International Symposium on Computer Arithmetic</I>, T&uuml;bingen,
Germany, pp. 43-51, July 2011. doi: 10.1109/ARITH.2011.15 </FONT>
</P>
<P><FONT SIZE=2>R.C Ismail, S.A.Z Murad and R. Hussin, ``Interpolator
algorithms for approximating the LNS addition and subtraction: Design
and analysis,&quot; <I>IEEE International Conference on Circuits and
Systems (ICCAS)</I>, Kuala Lumpur, 3-4 Oct. 2012, pp. 174-179 doi:
10.1109/ICCircuitsAndSystems.2012.6408336 </FONT>
</P>
<P><FONT SIZE=2>R.C Ismail, S.A.Z Murad, R. Hussin, J.N Coleman,
``Improved Subtraction Function for Logarithmic Number System,&quot;
<I>Procedia Engineering</I>, vol. 53, pp. 387-392, 2013.</FONT></P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ J ~</FONT></P>
<P LANG="en"><FONT SIZE=2>K. Johansson, O. Gustafsson and L.
Wanhammar, ``Conversion and Addition in Logarithmic Number Systems
Using a Sum of Bit-products,&quot; <I>24th Norchip Conference</I>,
Linkoping, pp. 39 - 42, Nov. 2006. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>K. Johansson, O. Gustafsson and L.
Wanhammar, ``Implementation of Elementary Functions for Logarithmic
Number Systems,&quot; <I>IET Computers &amp; Digital Techniques</I>,
vol. 2, no. 4, pp. 295-304, July 2008.</FONT></P>
<P><FONT SIZE=2>Tso-Bing Juang, Sheng-Hung Chen and Huang-Jia Cheng,
``A Lower Error and ROM-Free Logarithmic Converter for Digital Signal
Processing Applications,&quot; IEEE Transactions on Circuits and
Systems II, Vol. 56, No. 12, pp. 931-935, Dec. 2009. doi:
10.1109/TCSII.2009.2035270 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>G. A. Jullien, ``Array Processing Using
Alternate Arithmetic-A 20 Year Legacy,&quot; <I>International
Conference on Application-specific Systems, Architectures and
Processors</I>, Steamboat Springs, CO, pp. 199 - 204, Sept. 2006.</FONT></P>
<P LANG="en"><FONT SIZE=2>G. A. Jullien, V. S. Dimitrov, B. Li, W. C.
Miller, A. Lee and M. Ahmadi, , ``A Hybrid DBNS Processor for DSP
Computation,” <I>Proceedings of the 1999 IEEE Intl. Symposium on
Circuits and Systems</I>, vol. 1, pp. 5-8, Orlando, USA, 30 May - 2
June 1999.</FONT></P>
<P LANG="en"><FONT SIZE=2>L. A. Jurca, ``Floating Point Logarithmic
Arithmetic Processor,” University of Timisoara, Electronics and
Telecommunications Dept., Romania. Date unknown. Ph.D. advisor is M.
Ciugudean. Online reference, pp. http, pp.
//www.ee.utt.ro/html/phd_ea.html. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>L. Jurca, A. Gontean, F. Alexa and D.I.
Curiac, ``Single-precision Logarithmic Arithmetic Unit with
Floating-point Input/output Data,&quot; naun.org</FONT></P>
<P LANG="en"><FONT SIZE=2>L. A. Jurca, ``Some Considerations
Regarding the Design of a Hybrid Logarithmic, Floating-Point
Mathematical Processor,” <I>Symposium of Electronics and
Telecommunications</I>, University of Timisoara, Romania, 23-24 Nov.
2000.</FONT></P>
<P><FONT SIZE=2>Amit Kumar, A.K. Saxena and S. Dasgupta,
``Implementation of Floating Point and Logarithmic Number System
Arithmetic Unit and their Comparison for FPGA,&quot; <I>Intellegent
Electronic Systems</I>, Sathyabama University, Vol. 2, No. 1, 2008.
<A HREF="http://journals-sathyabama.com/index.php/intl-electronics/article/view/46">http://journals-sathyabama.com/index.php/intl-electronics/article/view/46</A></FONT></P>
<P><FONT SIZE=2>Chao-Tsung Kuo and Tso-Bing Juang, ``A lower error
antilogarithmic converter using novel four-region piecewise-linear
approximation,&quot; <I>IEEE Asia Pacific Conference on Circuits and
Systems (APCCAS)</I>, Kaohsiung, pp. 507-510, 2-5 Dec. 2012. doi:
10.1109/APCCAS.2012.6419083</FONT></P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ K ~</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Kadlec and F. Albu, , ``Lattice for
FPGAs Using Logarithmic Arithmetic,” <I>Electronic Engineering
Design</I>, pp. 53-56, 17 July 2002. http, pp.
//www.electronicengineering.com/features/fp/OEG20020715S0017.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Kadlec, F. Albu, C. Softley, R. Matousek
and A. Hermanek, , ``RLS Lattice for Virtex FPGA Using 32-bit and
20-bit Logaritmic Arithmetic,” <I>Research report, Academy of
Sciences of the Czech Republic</I>, Institute of Information Theory
and Automation, Prague, 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Kadlec, R. Matousek and M. Licko, ,
``FPGA Implementation of Logarithmic Unit Core,” <I>Research
report</I>, <I>Academy of Sciences of the Czech Republic</I>,
Institute of Information Theory and Automation, Prague, 2001.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>J. Kadlec, A. Hermanek, C. Softley,
R. Matousek and M. Licko, , ``32-bit Logarithmic ALU for Handel C 2.1
and Celoxica DK1.” <A HREF="http://www.celoxica.com/">http://www.celoxica.com/</A>.</FONT></SPAN></P>
<P><SPAN LANG="en"><FONT SIZE=2>J. Kadlec, R. Matousek, A. Hermanek
and M. Licko, , ``LNS ALU Core for FPGA,” <I>International
Conference on Field Programmable Logic and Applications</I>, Villach,
Austria, Aug. 27-30 2000.
<A HREF="http://www.utia.cas.cz/idealist-east/Vilach/sld001.htm">http://www.utia.cas.cz/idealist-east/Vilach/sld001.htm</A>.</FONT></SPAN></P>
<P><SPAN LANG="en"><FONT SIZE=2>J. Kadlec, R. Matousek, C. Vialatte
and J. Coleman,, ``Port of Pascal FPGA-logarithmic-unit Simulator to
Simulink/RTW,” <I>Proceedings of the 7th Conference MATLAB '99</I>,
VSCHT,, pp. 84-90, Praha, 1999. Available:
<A HREF="http://www.utia.cas.cz/idealist-east/hslapap/HSLApap.htm">http://www.utia.cas.cz/idealist-east/hslapap/HSLApap.htm</A>.</FONT></SPAN></P>
<P LANG="en"><FONT SIZE=2>K. Kalliojarvi and J. Astola, ``Required
Coefficient Word Length in Floating-Point and Logarithmic Digital
Filters,” <I>IEEE Signal Processing Letters</I>, vol. 1, no. 3, pp.
52-54, March 1994.</FONT></P>
<P><FONT SIZE=2>Wei Kairong, Ji Lixin and Yang Zhenxi, ``Application
and FPGA implementation of polynomial fitting in log-add algorithm,&quot;
<I>Application of Electronic Technique</I>, 2011.
<A HREF="http://en.cnki.com.cn/Article_en/CJFDTOTAL-DZJY201102032.htm">http://en.cnki.com.cn/Article_en/CJFDTOTAL-DZJY201102032.htm</A></FONT></P>
<P LANG="en"><FONT SIZE=2>M. Kahrs, <I>Digital Audio System
Architecture</I>, Kluwer Academic Publishers, March 1998. Note: among
the many topics covered by this book is a description of the 13 bit
LNS used in Yamaha music synthesizers during the 1980's.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. Kawai, T. Fukushige, J. Makino and M.
Taiji, ``GRAPE-5: A Special-Purpose Computer for N-Body Simulations.
PASJ: <I>Publications of the Astronomical Society of Japan</I>, no.
52, pp. 659-676, 2000. Note, pp. this custom VLSI hardware uses a
17-bit LNS to speed up astrophysical calculations. The GRAPE-5 won a
Gordon Bell Prize in 1999.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>A. Kawai and T. Fukushige,
``$158/Gflops Astrophysical N-Body Simulation with Reconfigurable
Add-in Card and Hierarchical Tree Algorithm,&quot; Gordon-Bell-Prize
Entrant, 2006. <A HREF="http://dl.acm.org/citation.cfm?doid=1188455.1188505">http://dl.acm.org/citation.cfm?doid=1188455.1188505</A></FONT></SPAN></P>
<P><FONT SIZE=2>F.M. Khan, M.G. Arnold and W.M. Pottenger,
``Hardware-based Support Vector Machine Classification in Logarithmic
Number Systems,&quot; <I>IEEE International Symposium on Circuits and
Systems (ISCAS)</I>, Vol. 5, pp. 5154-5157, 23-26 May 2005. doi:
10.1109/ISCAS.2005.1465795 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>Faisal M. Khan, Mark Arnold and William M.
Pottenger, ``Finite Precision Analysis of Support Vector Machine
Classification in Logarithmic Number Systems.” Proceedings of the
Euromicro Symposium on Digital System Design (DSD'04), pp. 254-261,
Rennes, France, 31 Aug. - 3 Sept. 2004.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. J. Kidd, ``Implementation of the
Sign-Logarithm Arithmetic FFT,” Royal Signals and Radar
Establishment Memorandum 3644, Malvern, England, 1983.</FONT></P>
<P LANG="en"><FONT SIZE=2>N. G. Kingsbury and P. J. W. Rayner,
``Digital Filter Using Logarithmic Arithmetic, <I>Electronic Letters</I>,
vol. 7, no. 2, pp. 56-58, Jan. 28 1971.</FONT></P>
<P><FONT SIZE=2>Hyejung Kim, Byeong-Gyu Nam, Ju-Ho Sohn and Hoi-Jun
Yoo, ``A 231-MHz, 2.18-mW 32-bit Logarithmic Arithmetic Unit for
FixedPoint 3-D Graphics System,&quot; <I>IEEE Journal of Solid State
Circuits</I>, vol. 41, no. 11, pp. 2373-2381, Nov. 2006. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>J. Kirschenbaum, I. Barak, Y. Ben-Arie, Y.
Efrat, E. Orian, S. Pan and S. Wang, <I>Signal Processor and Method
for Fourier Transformation,</I> United States Patent 5,968,112, Oct.
19 1999. Assigned to Motorola.</FONT></P>
<P LANG="en"><FONT SIZE=2>G. L. Kmetz, <I>Floating Point/Logarithmic
Conversion Systems</I>, United States Patent 4,583,180, April 15
1986. Assigned to National Semiconductor.</FONT></P>
<P LANG="en"><FONT SIZE=2>G. Knittel, ``A Fast Logarithm Converter,”
<I>Proceedings of the 7th IEEE ASIC Conference (ASIC '94)</I>,
Rochester, NY,, Sept. 19 1994.</FONT></P>
<P><FONT SIZE=2>Man Yan Kong, J.M. Pierre Langlois and Dhamin
Al-Khalili, ``Efficient FPGA Implementation of Complex Multipliers
using the Logarithmic Number System,&quot; <I>Proceedings of the IEEE
International Symposium on Circuits and Systems (ISCAS08)</I>,
Seattle, WA, pp. 3154-3157, 2008. doi: 10.1109/ISCAS.2008.4542127</FONT></P>
<P LANG="en"><FONT SIZE=2>I. Koren. <I>Computer Arithmetic
Algorithms</I>, Brookside Court Publishers, chapter 10, pp. 237-246,
1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. Kostopoulos, ``An Algorithm for
Computation of Binary Logarithms,” <I>IEEE Transactions on
Computers</I>, vol. 40, no. 11, pp. 1267-1270, Nov. 1991.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. Kostrzewski, G. Eichmann, D. H. Kim and
Y. Li, ``Fast Optical Binary Multiplication Using a Sign Logarithmic
Number System,” <I>Optical Letters</I>, vol. 16, no. 5, pp. 91-93,
Jan. 15 1991.</FONT></P>
<P><FONT SIZE=2>M.V. Kothare, ``Dynamics and Control of Integrated
Microchemical Systems,&quot; <I>Advanced Control of Chemical
Processes</I>, 2012.
<A HREF="http://www.nt.ntnu.no/users/skoge/prost/proceedings/adchem-2012/files/0170.pdf">http://www.nt.ntnu.no/users/skoge/prost/proceedings/adchem-2012/files/0170.pdf</A></FONT></P>
<P><FONT SIZE=2>I. Kouretas, Ch. Basetas and V. Paliouras,
``Low-power Logarithmic Number System Addition/Subtraction and their
Impact on Digital Filters,&quot; <I>Proceedings of the IEEE
International Symposium on Circuits and Systems (ISCAS08)</I>,
Seattle, WA, pp. 692-695, 2008. doi: 10.1109/ISCAS.2008.4541512</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Kurokawa and T. Mizukoshi, ``Computer
Graphics Using Logarithmic Number Systems,” <I>IEICE Transactions</I>,
vol. 74, no. 2, pp. 447-451, 1991.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Kurokawa and T. Mizukoshi, ``A Fast and
Simple Method for Curve Drawing--A New Approach Using Logarithmic
Number Systems,” <I>Journal of Information Processing</I>, vol. 14,
no. 2, pp. 144-152, 1991.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Kurokawa, ``Error Analysis of Circle
Drawing with Logarithmic Arithmetic,” <I>IPSJ SIG Notes Computer
Graphics and CAD</I>, no. 54, 1991.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Kurokawa and T. Mizukoshi, ``Fast Method
of Geometrical Picture Transformation Using Logarithmic Number
Systems and Its Application for Computer Graphics,” <I>Proceedings
of SPIE, Visual Communications and Image Processing '90</I>,
Lausanne, Switzerland, vol. 1360, pp. 1479-1490, October 1-4 1990.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. A. Payne, T. Kurokawa and S. C. Lee,
``Error Analysis of Recursive Digital Filters Implemented with
Logarithmetic Number Systems,” <I>IEEE Transactions on Acoustics,
Speech, and Signal Processing, ASSP-28</I>, pp. 706-715, Dec. 1980.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Kurokawa, <I>Error Analysis of Digital
Filters with Logarithmic Number System</I>, PhD thesis, University of
Oklahoma, Norman, Oklahoma, 1978.</FONT></P>
<P LANG="en"><FONT SIZE=2>C. F. Kurth, K. J. Bures, P. R. Gagnon and
M. H. Etzel, ``A Per-Channel, Memory-Oriented Transmultiplexer with
Logarithmic Processing. <I>IEEE Transactions on Communications</I>,
com-vol. 30, no. 7, July, 1982.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. W. Kwa, G. L. Engel and R. E. Morley,
``Quantization Noise Analysis of Sign/Logarithm Data Encoders When
Excited by Speech or Sinusoidal Inputs,” <I>IEEE Transactions on
Signal Processing</I>, vol. 48, no. 12, pp. 3578-3581, Dec. 2000.</FONT></P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ L ~</FONT></P>
<P LANG="en"><FONT SIZE=2>F. Lai, ``The Efficient Implementation and
Analysis of a Hybrid Number System Processor,” <I>IEEE Transactions
on Circuits and Systems--II: Analog and Digital Signal Processing</I>,
vol. 40, no. 6, pp. 382-392, June 1993.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. Lai and C. E. Wu, ``A Hybrid Number
System Processor with Geometric and Complex Arithmetic Capabilities,”
<I>IEEE Transactions on Computers</I>, vol. 40, no. 8, pp. 952-962,
Aug. 1991.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. Lai, ``A 10-ns Hybrid Number System Data
Execution Unit for Digital Signal Processing,” <I>IEEE Journal of
Solid-State Circuits</I>, vol. 26, no. 4, pp. 590-599, April 1991.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. Lai, ``Design of a 100 MHz Hybrid Number
System Data Execution Unit,” <I>Symposium on VLSI Circuits</I>, pp.
121-122, June 7-9 1990.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. Lai and C. E. Wu, ``Hybrid Number System
Multiplier for Graphics and Complex Arithmetic Applications,”
<I>Proceedings of the International Symposium on VLSI Technology,
Systems and Applications</I>, pp. 352-356, May 17-19, 1989. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>U. K. Laine, ``On Block-Recursive
Logarithmic Filterbanks,” <I>Proceedings of the European Signal
Processing Conference (EUSIPCO 2000)</I>, vol. 3, pp. 1775-1778,
Tampere, Finland, 5-8 Sept. 2000.</FONT></P>
<P LANG="en"><FONT SIZE=2>S.K. Lam, D.K. Chaudhary and T. Srikanthan,
``Low Cost Logarithmic Techniques for High Precision Computations,”
<I>Proceedings of the IEEE International Symposium on Circuits and
Systems (ISCAS'03)</I>, vol. 5, pp. 125-128, Bangkok, Thailand, 25-28
May 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>C. H. Liu, <I>A Comparative Study of Short
Word-Length Fixed-Point, Floating-Point, and LNS Arithmetic Units</I>,
Masters thesis (in Chinese), Feng Chia University, Taichung, Taiwan,
2005.</FONT></P>
<P LANG="en"><FONT SIZE=2>R. O. LaMaire and J. H. Lang, ``Performance
of Digital Linear Regulators Which Use Logarithmic Arithmetic,”
<I>IEEE Transactions on Automatic Control</I>, AC-vol. 31, no. 5, pp.
394-400, 1986.</FONT></P>
<P LANG="en"><FONT SIZE=2>R. O. LaMaire, <I>Performance of a State
Regulator Using Logarithmetic Arithmetic</I>, Master's thesis,
Massachusetts Institute of Technology, Cambridge, Massachusetts,
1983.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. H. Lang, C. A. Zukowski, R. O. LaMaire
and C. H. An, ``Integrated-Circuit Logarithmic Units,” <I>IEEE
Transactions on Computers</I>, vol. C-vol. 34, no. 5, pp. 475-483,
May 1985.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. H. Lang, ``On the Design of a
Special-Purpose Digital Controller, <I>IEEE Transactions on Automatic
Control</I>, AC-vol. 29, no. 3, pp. 195-201, March 1984.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. H. Lang, C. A. Zukowski, R. O. LaMaire
and C. H. An, ``Integrated Circuit Logarithmic Arithmetic Units,”
Technical report, MIT Tech Report, EE and CS Dept., 1983.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. L. Lassallette, G. Lepere and G. Rotat,
<I>Device for Processing Logarithmic Signals and its Applications to
a Frequency Diversity Radar</I>, United States Patent 4,531,124, July
23 1985. Assigned to Thomson-CSF.</FONT></P>
<P><FONT SIZE=2>C. Layer, H-J. Pfleiderer, ``Efficient Hardware
Search Engine for Associative Content Retrieval of Long Queries in
Huge Multimedia Databases,&quot; <I>IEEE International Conference on
Multimedia and Expo (ICME 2005)</I>, Amsterdam, pp. 1034-1037, 6 July
2005. doi: 10.1109/ICME.2005.1521601 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>C. Layer, H. J. Pfleiderer and C. Heer, ``A
Scalable Compact Architecture for the Computation of Integer Binary
Logarithms through Linear Approximation,” <I>Proceedings of the
2004 International Symposium on Circuits and Systems (ISCAS'04)</I>,
vol. 2, pp. 421-424, Vancouver, Canada, 23-26 May 2004.</FONT></P>
<P LANG="en"><FONT SIZE=2>Barry Lee and Neil Burgess, ``A Dual-Path
Logarithmic Number System Addition/Subtraction Scheme for FPGA,”
<I>13th International Conference on Field Programmable Logic and
Applications</I>, Springer-Verlag, vol. 2778, pp. 808-817, Lisbon
Portugal, 1-3 Sept 2003. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>Barry Lee and Neil Burgess, ``Some Results
on Taylor-Series Function Approximation on FPGA,” <I>37th Asilomar
Conference on Signals, Systems, and Computers</I>, Pacific Grove, CA,
9-12 Sept. 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>B. E. Lee and Neil Burgess, ``A Parallel
Look-up Logarithmic Number System Addition/Subtraction Scheme for
FPGA,” <I>IEEE International Conference on Field-Programmable
Technology (FPT'03)</I>, University of Tokyo, 15-17 Dec. 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>B. Lee and K. Lever, ``Logarithmic number
system and floating-point implementations of a well-conditioned RLS
estimation algorithm on FPGA,&quot; <I>Conference Record of the
Thirty-Seventh Asilomar Conference on Signals, Systems and Computers</I>,
vol. 1, pp. 109 - 113, 9-12 Nov. 2003. </FONT>
</P>
<P><FONT SIZE=2>P. Lee and A. Evagelos, ``An implementation of a
multiplierless Hough transform on an FPGA platform using hybrid-log
arithmetic,&quot; <I>Real-Time Image Processing 2008</I>, San Jose,
California, USA, 2008, pp. 68110G-1-10.</FONT></P>
<P LANG="en"><FONT SIZE=2>P. Lee, E. Costa, S. McBader, L. Clementel
and A. Sartori, ``LogTOTEM: A Logarithmic Neural Processor and its
Implementation on an FPGA Fabric,&quot; <I>IJCNN 2007: International
Joint Conference on Neural Networks</I>, Orlando, FL, pp. 2764 -
2769, 12-17 Aug. 2007.</FONT></P>
<P LANG="en"><FONT SIZE=2>P. Lee, ``An Evaluation of a
Hybrid-Logarithmic Number System DCT/IDCT Algorithm,&quot; <I>IEEE
International Symposium on Circuits and Systems</I>, vol. 5, pp. 4863
- 4866, 23-26 May 2005. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>P. Lee, ``An FPGA Prototype for a
Multiplierless FIR Filter Built Using the Logarithmic Number System,”
W. Moore and W. Luk, editors, <I>Field-Programmable Logic and
Applications</I>, pp. 303-310, Berlin, 1995. Springer.</FONT></P>
<P LANG="en"><FONT SIZE=2>P.Lee, I. Lazzizzera, A. Zorat, A. Sartori
and G. Tecchiolli, ``Advances in the Design of the TOTEM Neurochip,”
<I>Nuclear Instruments and Methods in Physics Research</I>, vol. A
389, pp. 134-137, 1997.</FONT></P>
<P LANG="en"><FONT SIZE=2>S.C. Lee and T. Migimatusu, ``Memory
Reductions for ROM Based Logarithmic Conversion,” Proceedings of
the 24th Allerton Conference on Communication, Control, and
Computing, pp. 1132-1133, Oct. 1986. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>S. C. Lee and A. D. Edgar, ``Addendum to
‘The Focus Number System’,” <I>IEEE Transactions on Computers</I>,
vol. 28, no. 9, p. 693, Sept. 1979.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. C. Lee and A. D. Edgar, ``The Focus
Number System,” <I>IEEE Transactions on Computers</I>, vol. 26, no.
11, pp. 1167-1170, Nov. 1977.</FONT></P>
<P><FONT SIZE=2>Yong-Hwan Lee, Young-Sung Cho and Sangook Moon,
``Design of a high precision logarithmic converter in a binary
floating point divider,&quot; <I>Concurrency and Computation:
Practice and Experience</I>, Vol. 24, No. 4, pp. 342-353, March 2012.
doi: 10.1002/cpe.1569</FONT></P>
<P LANG="en"><FONT SIZE=2>Z. Leonelli. <I>Supplement logarithmique</I>,
1875. (Note: this booklet was reprinted at Bourdeaux in May 1875 with
a preface written by J. Houel, Gauthier-Villars, Paris.). </FONT>
</P>
<P LANG="en"><FONT SIZE=2>D. M. Lewis, ``Complex Logarithmic Number
System Arithmetic Using High-Radix Redundant CORDIC Algorithms,”
<I>14th IEEE Symposium on Computer Arithmetic</I>, pp. 194-203,
Adelaide, Australia, April 1999.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. M. Lewis, ``114 MFLOPS Logarithmic
Number System Arithmetic Unit for DSP Applications,” <I>IEEE
Journal of Solid-State Circuits</I>, vol. 30, no. 12, pp. 1547-1553,
Dec. 1995.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. M. Lewis, ``114 MFLOPS Logarithmic
Number System Arithmetic Unit for DSP Applications,” <I>International
Solid-State Circuits Conference</I>, pp. 86-87, San Francisco, 15-17
Feb. 1995. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>D. M. Lewis, ``Interleaved Memory Function
Interpolators with Application to an Accurate LNS Arithmetic Unit,”
<I>IEEE Transactions on Computers</I>, vol. 8, no. 43, pp. 974-982,
Aug. 1994.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. M. Lewis, ``An Accurate LNS Arithmetic
Unit Using Interleaved Memory Function Interpolator,” <I>Proceedings
of the 11th Symposium on Computer Architecture</I>, pp. 2-9. IEEE
Computer Society, IEEE Press, 1993.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. M. Lewis, ``An Architecture for Addition
and Subtraction of Long Word Length Numbers in the Logarithmic Number
System,” <I>IEEE Transactions on Computers</I>, vol. 39, no. 11,
pp. 1325-1336, Nov. 1990.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. M. Lewis and L. K. Yu, ``Algorithm
Design for a 30 Bit Integrated Logarithmic Processor,” <I>Proceedings
of the 9th Symposium on Computer Arithmetic</I>, pp. 192-199, Santa
Monica, California, 6-8 Sept. 1989.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. M. Lewis, ``Hardware Accelerators for
Timing Simulation of VLSI Digital Circuits,” <I>IEEE Transactions
on Computer-Aided Design</I>, vol. 7, no. 11, pp. 1134-1149, Nov.
1988.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. M. Lewis, ``A Hardware Engine for Analog
Mode Simulation of MOS Digital Circuits,” <I>22nd Design Automation
Conference</I>, pp. 345-351, 1985.</FONT></P>
<P LANG="en"><FONT SIZE=2>H. G. Lewis Jr. and T. M. Stiller, <I>Digital
Signal Processing System Employing Logarithms to Multiply and Divide</I>,
United States Patent 4,555,768, Nov. 26 1985. Assigned to RCA Corp.</FONT></P>
<P><FONT SIZE=2>Bing Chao Li, Ji Zeng Wei, Yi Song Chang, Wei Guo and
Ji Zhou Sun, ``A Novel Hardware Implementation for Specular Intensity
of Phong Shading Used in Embedded Graphic Applications,&quot; <I>Applied
Mechanics and Materials</I>, Vols. 229-231, pp. 1146-1149, Nov. 2012.
doi: 10.4028/www.scientific.net/AMM.229-231.1146</FONT></P>
<P LANG="en"><FONT SIZE=2>H. Li, R. Muscedere, V.S. Dimitrov and G.A.
Jullien, ``The Application of 2-D Logarithms to Low-Power Hearing-Aid
Processor,” <I>Proceedings of the 45th IEEE International Midwest
Symposium on Circuits and Systems</I>, vol. 3, pp. 13-16, Aug. 2002. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>H. Li, <I>A 2-Digit Multi-dimensional
Logarithmic Number System Filterbank Processor for a Digital Hearing
Aid</I>, MASc Thesis, University of Windsor, Canada, 2003.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>P. P. Li, ``The Serial Log Machine,”
Tech report #4517, California Institute of Technology CS Dept., pp.
1981.4517-tr-81, May 30 1981. <A HREF="http://resolver.caltech.edu/CaltechCSTR">http://resolver.caltech.edu/CaltechCSTR</A></FONT></SPAN></P>
<P LANG="en"><FONT SIZE=2>P. P. Li, ``The Logarithmic Arithmetic,”
Tech report #3968, California Institute of Technology CS Dept., 1980.
Note: not certain that this reference is correct.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Licko, A. Hermanek and Z. Pohl,
``Utilization of Matlab for the Logarithmic Processor Development,”
<I>Proceedings of Sbornik prispevku 9.rocniku konference MATLAB 2001</I>,
pp. 222-225, Praha, 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>C. Litchfield, R.J. Langley, P. Lee, J.
Batchelor, ``The Use of Hybrid Logarithmic Arithmetic for Root Raised
Cosine Matched Filters in WCDMA Downlink Receivers,&quot; <I>IEEE
Wireless Communications and Networking Conference</I>, vol. 1, pp.
596-600, 13 March 2005.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. E. Lloyd, S. Pan and S. T. Wang,
<I>Computer Processor Having a Pipelined Architecture and Method of
Using Same</I>, United States Patent 5,771,391, June 23 1998.
Assigned to Motorola (Note: although the patent title is vague, the
patent abstract clearly states that the invention is for a LNS
processor suitable for many common DSP algorithms such as fast
Fourier transforms and digital filtering.).</FONT></P>
<P LANG="en"><FONT SIZE=2>H. Y. Lo, H. F. Lin and Y. Y. Ho,
``Logarithmic Conversion by Four Partitioned Hybrid-ROMs,”
<I>Proceedings of the 1996 International Symposium on Parallel
Architecture, Algorithms and Networks (ISPA'96)</I>, pp. 550-552,
Beijing, CHINA, June 12-14 1996.</FONT></P>
<P LANG="en"><FONT SIZE=2>H. Y. Lo, H. F. Lin and C. S. Wan, ``Hybrid
ROM Strategy (H-ROM) for Conversion Between Binary Numbers and
Logarithms,” <I>Journal of Information Science and Engineering</I>,
vol. 10, no. 1, pp. 51-69, March 1994.</FONT></P>
<P LANG="en"><FONT SIZE=2>H. Y. Lo and J. L. Chen, ``A Hardware
Generalized Algorithm for Generating the Base-k Logarithm by
Iteration,” <I>IEEE Transactions on Computers</I>, vol. 36, no. 11,
pp. 1363-1367, 1987.</FONT></P>
<P LANG="en"><FONT SIZE=2>H. Y. Lo and Y. Aoki, ``Generation of a
Precise Binary Logarithm with Difference Grouping Programmable Logic
Array,” <I>IEEE Transactions on Computers</I>, vol. 34, no. 8, pp.
681-691, Aug. 1985.</FONT></P>
<P LANG="en"><FONT SIZE=2>H. Y. Lo, ``Binary Logarithms for Computing
Integral and Non Integral Roots and Powers,” <I>International
Journal of Electronics</I>, vol. 40, no. 4, pp. 357-364, 1976.</FONT></P>
<P><FONT SIZE=2>Joshua Yung Lih Low and Ching Chuen Jong, ``High
accuracy binary logarithmic conversion using range mapping for DSP
applications,&quot; <I>IEEE Asia Pacific Conference on Circuits and
Systems (APCCAS)</I>, Kuala Lumpur, pp. 332-335, 6-9 Dec. 2010. doi:
10.1109/APCCAS.2010.5774862 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>D. Lozier, M. Anuta and P. Turner, ``The
MasPar MP-1 as a Computer Arithmetic Laboratory,” <I>Journal of
Research of the National Institute of Standards and Technology</I>,
vol. 101, no. 2, March-April 1996.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Lu, <I>Arithmetic and Logic In Computer
Systems</I>, Wiley, Feb. 2004. ISBN: 0471469459.</FONT></P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ M ~</FONT></P>
<P LANG="en"><FONT SIZE=2>R. Maenner, ``A Fast Integer Binary
Logarithm of Large Arguments,” <I>IEEE Micro</I>, vol. 7, no. 6,
pp. 41-45, Dec. 1987.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. Mahalingam and N. Ranganathan,
``Improving Accuracy in Mitchell's Logarithmic Multiplication Using
Operand Decomposition,” <I>IEEE Transactions on Computers</I>, vol.
55, no. 12, pp. 1523-1535, Dec. 2006. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>V. Mahalingam and N. Ranganathan, ``An
Efficient and Accurate Logarithmic Multiplier Based on Operand
Decomposition,&quot; <I>19th International Conference on VLSI Design</I>,
Hyderabad, India, pp. 393-398, 3-7 Jan. 2006.</FONT></P>
<P><FONT SIZE=2>Zhaofeng Mai, <I>Common Exponent Floating and
Logarithmic Number System on Radix-22x2 Pipeline FFT</I>, Master of
Science, Electrical Engineering Department, San Diego State
University, 2010.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. C. Majithia and D. Levan, ``A Note on
the Base-2 Logarithm Computation,” <I>Proceedings of the IEEE</I>,
pp. 1519-1520, Oct. 1973.</FONT></P>
<P LANG="en"><FONT SIZE=2>E. Malamas, V. Paliouras and T. Stouraitis,
``Efficient Algorithms and VLSI Architectures for Trigonometric
Functions in the Logarithmic Number System Based on the Subtraction
Function,” <I>Proceedings of the Third IEEE International
Conference on Electronics, Circuits and Systems</I>, pp. 964-967,
Rodos, Greece, Oct. 13-16 1996.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. D. Marasa and D. W. Matula, ``A
Simulative Study of Correlated Error in Various Finite-Precision
Arithmetics,” <I>IEEE Transactions on Computers</I>, vol. 22, no.
6, pp. 587-597, June 1973.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Marasa, <I>Accumulated Arithmetic Error
in Floating-Point and Alternative Logarithmic Number Systems</I>,
Master's thesis, Washington Univ, June 1970.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Marasa, ``An Integer Approach to
Floating-Point Operations,” Tech memo #83, Computer Systems Lab,
Washington University, Aug. 1969.</FONT></P>
<P LANG="en"><FONT SIZE=2>Junichiro Makino and Makoto Taiji,
<I>Scientific Simulations with Special-Purpose Computers: The GRAPE
Systems</I>, John Wiley &amp; Son Ltd., Feb. 1998. ISBH, pp.
047196946X. Note: the GRAPE systems are special-purpose computers
designed for astrophysical calculations. The GRAPE-1, GRAPE-3 and
GRAPE-5 models are based on LNS. The GRAPE-5 model won a Gordon Bell
Prize in 1999.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. Marino, ``New Algorithms for the
Approximate Evaluation in Hardware of Binary Logarithms and
Elementary Functions,” <I>IEEE Transactions on Computers</I>, vol.
21, no. 12, pp. 1416-1421, Dec. 1972.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. N. Marsono, M. W. El-Kharashi and F.
Gebali, ``Binary LNS-based Na&iuml;ve Bayes Hardware Classifier for
Spam Control,” <I>IEEE International Symposium on Circuits and
Systems</I>, pp. 3674 - 3677, Kos, Greece, 21-24 May 2006.</FONT></P>
<P LANG="en"><FONT SIZE=2>Rudolf Matousek, Milan Tichy, Zdenek Phol,
Jiri Kadlec, Chris Softley and Nick Coleman, ``Logarithmic Number
Systems and Floating-Point Arithmetics on FPGA,” <I>2nd
International Conference on Field Programmable Logic and
Applications,</I> vol. LNCS-2438, pp. 175-188, Montpellier, La
Grande-Motte, France, Springer, Berlin, 2-4 Sept. 2002. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>Duncan J. McLaren, ``Improved
Mitchell-Based Logarithmic Multiplier for Low-power DSP
Applications,” Technical Report, Institute for System Level
Integration, Livingston, Scotland Cadence Design Systems, Livingston,
Scotland, 2003. Sponsored By Cadence Design Systems Inc. and the
Engineering &amp; Physical Sciences Research Council (EPSRC).</FONT></P>
<P><FONT SIZE=2>D.J. McLaren, ``Improved Mitchell-Based Logarithmic
Multiplier for Low-power DSP Applications,&quot; <SPAN STYLE="text-decoration: none"><I>IEEE
International System On Chip (SOC) Conference</I></SPAN>, pp. 53-56,
17-20 September 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>R. Mehmke, ``Calculs numerique``
Encyclopedia des Sciences Mathematiques Pures et Appliques, page 351,
Paris Gauthier-Villars, 5 Dec. 1908. translated by M. d'Ocagne, Jules
Molk, Editor of French edition.</FONT></P>
<P LANG="en"><FONT SIZE=2>R. Mehmke, ``Additionslogarithmen fur
Complexe Grossen,” <I>Zeitschrift fur Mathematik und Physik</I>,
vol. 40, pp. 15-30, 1895.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. D. Mellot, M. Lewis, F. Taylor and P.
Coffield, ``ASAP -- a 2D DFT VLSI Processor and Architecture,”
<I>Proceedings of the 1996 IEEE International Conference on
Acoustics, Speech and Signal Processing</I>, <I>ICASSP Part 6</I>,
pp. 3280-3283, Atlanta, Georgia, May 7-10 1996.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. D. Mellot and M. Lewis, ``High-Speed
VLSI DSP Systems,” <I>Proceedings of SPIE-The International Society
for Optical Engineering</I>, vol. 2750, pp. 12-23, 1996.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. J. Melnikoff and S. F. Quigley,
``Implementing log-add algorithm in hardware,” <I>IEE Electronics
Letters</I>, no. 12, pp. 939-941, June 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>B. Mertsching, N. Voss, ``1PRO-DASP-Using
Transformations to Implement Hardware: Macros for a Low Power Design
Methodology,” <I>Proceedings of the 3rd VIVA-Kolloquium</I>,
Chemnitz, 2002. http, pp.
//ima-www.informatik.uni-hamburg.de/Papers/2002/prodasp_viva_02.pdf.</FONT></P>
<P LANG="en"><FONT SIZE=2>B. A. Minch, ``Analysis and Synthesis of
Static Translinear Circuits,” <I>Technical Report CSL-TR-2000-1002</I>,
Computer Systems Laboratory, Cornell University, Ithaca, NY, 2000.
This paper describes analog circuits that process logarithmically
encoded signals and references some digital LNS papers.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. N. Mitchell, ``Computer Multiplication
and Division Using Binary Logarithms,” <I>IEEE Transactions
Electronic Computers</I>, EC-11, pp. 512-517, Aug. 1962.</FONT></P>
<P LANG="en"><FONT SIZE=2>H. Monden, <I>Exponential Function
Computing Apparatus</I>, United States Patent 4,225,933, Sept. 30
1980. Assigned to Nippon Electric Co.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. M. Moore and E. C. Walters, <I>Digital
Log Computer</I>, United States Patent 3,436,533, April 1 1969.
Assigned to U.S. Navy.</FONT></P>
<P LANG="en"><FONT SIZE=2>R. E. Morley, A. M. Engebretson, G. L.
Engel and T. J. Sullivan, <I>Electronic Filters, Signal Conversion
Apparatus, Hearing Aids and Methods</I>, United States Patent
5,111,419, May 5 1992. Apparently now assigned to GN Resound of
Denmark.</FONT></P>
<P LANG="en"><FONT SIZE=2>R. E. Morley, T. J. Sullivan and G. L.
Engel, ``VLSI Based Design of a Battery-Operated Hearing Aid,”
<I>Proceedings of Southcon/90</I>, pp. 55-59, Orlando, FL, March
20-22 1990.</FONT></P>
<P LANG="en"><FONT SIZE=2>R. E. Morley, G. L. Engel, T. J. Sullivan
and S. M. Natarajan, ``VLSI Based Design of a Battery-Operated
Digital Hearing Aid,” <I>ICASSP-88 Proceedings</I>, pp. 2512-2515,
April 1988.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>R. E. Morley, T. J. Sullivan and G.
L. Engel, ``A VLSI FIR Digital Signal Processor Using Logarithmic
Arithmetic,” <I>1988 Workshop on VLSI Signal Processing</I>, pp.
276-280, Monterey, CA, 1988.
<A HREF="http://www.ee.siue.edu/~mentor/research/VLSI.html">http://www.ee.siue.edu/~mentor/research/VLSI.html</A>.</FONT></SPAN></P>
<P><FONT SIZE=2>A. Mousavi and D.K. Taleshmekaeil, ``Pipelined
Residue Logarithmic Numbers System for General Modules Set {2n-1, 2n,
2n+1},&quot; <I>5th International Conference on Computer Sciences and
Convergence Information Technology (ICCIT)</I>, Seoul, pp. 699-703,
30 Nov. 30-2 Dec. 2010. doi: 10.1109/ICCIT.2010.5711144 </FONT>
</P>
<P><FONT SIZE=2>Manideepa Mukherjee and Amitabha Sinha, ``A novel
architecture for conversion of binary to single digit double base
numbers,&quot; <I>ACM SIGARCH Computer Architecture</I>, Vol. 38, No.
5, pp. 1-5, Dec 2010. doi: 10.1145/1978907.1978909</FONT></P>
<P LANG="en"><FONT SIZE=2>J. M. Muller, A. Scherbyna and A.
Tisserand, ``Semi-Logarithmic Number Systems,” <I>IEEE Transactions
on Computers</I>, vol. 47, no. 2, pp. 145-151, Feb. 1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. M. Muller, A. Tisserand and A.
Scherbyna, ``Semi-Logarithmic Number Systems,” <I>Proceedings of
the 12th Symposium on Computer Arithmetic</I>, pp. 201-207, Bath,
England, July 19-21 1995.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. M. Muller, ``Une Methodologie du Calcul
Hardware des Fonctions Elementaires,” <I>Mathematical Modeling and
Numerical Analysis</I>, vol. 20, pp. 667-695, Sept. 1986. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>H. Murveit, J. Mankoski, J. Rabaey, R.
Brodersen, R. Schwartz and A. Santos, ``A Large-Vocabulary Real-Time
Continuous-Speech Recognition System,” <I>Proceedings of the IEEE
International Conference on Acoustics, Speech and Signal Processing</I>,
ICASSP-89, pp. 789-792, Glasgow, 1989.</FONT></P>
<P LANG="en"><FONT SIZE=2>Roberto Muscedere, ``Improving
2D-Log-Number-System Representations by Use of an Optimal Base,&quot;
<I>EURASIP Journal on Advances in Signal Processing,</I> Volume 2008,
Article ID 710590, 13 pages, 2008. doi:10.1155/2008/710590</FONT></P>
<P LANG="en"><FONT SIZE=2>R. Muscedere and K. Leboeuf, ``A Dynamic
Address Decode Circuit for Implementing Range Addressable Look-up
Tables,&quot; <I>International Symposium on Circuits and Systems,
2008</I>, Seattle, WA, pp. 3326-3329, 18-21 May 2008. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>R. Muscedere, ``A Hardware Efficient Very
Large Bit Word Binary to Double Base Number System Converter for
Encryption Applications,&quot; <I>International Symposium on Circuits
and Systems</I>, pp. 1373-1376, New Orleans, LA, 27-30 May 2007.</FONT></P>
<P LANG="en"><FONT SIZE=2>R. Muscedere, V. Dimitrov, G.A. Jullien and
W.C. Miller, ``Efficient Techniques for Binary-to-Multidigit
Multidimensional Logarithmic Number System Conversion Using
Range-Addressable Look-Up Tables,” <I>IEEE Transactions on
Computers</I>, vol. 54, no. 3, pp. 257-271, March 2005.</FONT></P>
<P LANG="en"><FONT SIZE=2>R. Muscedere, V. Dimitrov, G. Jullien and
W. Miller, ``A Low-power Two-digit Multi-dimensional Logarithmic
Number System Filterbank Architecture for a Digital Hearing Aid,&quot;
<I>EURASIP Journal on Applied Signal Processing</I>, pp. 3015-3025,
Jan 2005.</FONT></P>
<P LANG="en"><FONT SIZE=2>R. Muscedere, <I>Difficult Operations in
the Multi-Dimensional Logarithmic Number System</I>, Ph.D.,
University of Windsor, Canada, 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>R. Muscedere, V. S. Dimitrov, G. A. Jullien
and W. C. Miller, ``Efficient Conversion from Binary to Multi-Digit
Multidimensional Logarithmic Number Systems Using Arrays of Range
Addressable Look-Up Tables,” <I>Proceedings of the IEEE
International Conference on Application-Specific Systems,
Architectures and Processors</I>, pp. 130-138, San Jose, CA, 17-19
July 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>Roberto Muscedere, Graham A. Jullien,
Vassil S. Dimitrov and W. C. Miller, ``Non-linear Signal Processing
Using Index Calculus DBNS Arithmetic,” <I>Proceedings SPIE Advanced
Signal Processing Algorithms, Architectures and Implementations X</I>,
vol. 4116, pp. 247-257, San Diego, CA, USA, Nov. 2000.</FONT></P>
<P LANG="en"><FONT SIZE=2>R. Muscedere, V. S. Dimitrov, G. A.
Jullien, W. C. Miller and M. Ahmadi, ``On Efficient Techniques for
Difficult Operations in One and Two-digit DBNS Index Calculus,”
<I>34th Asilomar Conference on Signals, Systems and Computers</I>,
vol. 2, pp. 870-874, Pacific Grove, CA, USA, 29 Oct.-1 Nov. 2000.</FONT></P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ N ~</FONT></P>
<P><FONT SIZE=2>Byeong-Gyu Nam and Hoi-Jun Yoo, ``An Embedded Stream
Processor Core Based on Logarithmic Arithmetic for a Low-Power 3-D
Graphics SoC,&quot; <I>IEEE Journal of Solid-State Circuits</I>,
vol.44, no.5, pp. 1554-1570, May 2009. doi: 10.1109/JSSC.2009.2016698</FONT></P>
<P LANG="en"><FONT SIZE=2>B.G. Nam and H.J. Yoo, ``A Low-power Vector
Processor Using Logarithmic Arithmetic for Handheld 3D-Graphics
Systems,&quot; <I>Solid State Circuits Conference, ESSCIRC</I>,
Munich, pp 232-235, Sept. 2007. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>B.G. Nam, H. Kim and H.J. Yoo, ``A
Low-power Unified Arithmetic Unit for Programmable Handheld 3-D
Graphics Systems,&quot; <I>IEEE Journal of Solid-State Circuits</I>,
vol 42, no. 8, pp. 1767-1778, Aug. 2007.</FONT></P>
<P><FONT SIZE=2>Byeong-Gyu Nam, Jeabin Lee, Kwanho Kim, Seung Jin
Lee, and Hoi-Jun Yoo, ``A Low-Power Handheld GPU using Logarithmic
Arithmetic and Triple DVFS Power Domains,&quot; <I>Proceedings of the
22nd ACM SIGGRAPH/EUROGRAPHICS Symposium on Graphics Hardware (GH07)</I>,
pp. 73-80, 2007.</FONT></P>
<P><FONT SIZE=2>B.-G. Nam, H. Kim, and H.-J. Yoo, ``A 210MHz 15mW
Unified Vector and Transcendental Function Unit for Programmable
Handheld 3-D Graphics Systems,&quot; <I>Proc. IEEE Asian Solid-State
Circuits Conference</I>, pp. 95-98, Nov. 2006.</FONT></P>
<P><FONT SIZE=2>B.-G. Nam, H. Kim, and H.-J. Yoo, ``A Low-Power
Unified Arithmetic Unit for Programmable Handheld 3-D Graphics
Systems,&quot; <I>IEEE Custom Integrated Circuits Conference</I>, pp.
535-538, Sept. 2006.</FONT></P>
<P LANG="en"><FONT SIZE=2>John Napier. <I>Mirifici Logarithmorum
Cannon Descriptio</I>, Oaks, 1614.</FONT></P>
<P LANG="en"><FONT SIZE=2>Tetsu Narumi, Yousuke Ohno, Noriaki
Okimoto, Takahiro Koishi, Atsushi Suenaga, Futatsugi, Ryoko Yanai,
Ryutaro Himeno, Shigenori Fujikawa and Makoto Taiji and Mitsuru Ikei,
``A 185 Tflop/s Simulation of Amyloid-forming Peptides from Yeast
Prion Sup35 with the Special-Purpose Computer System MD-GRAPE3,“
Gordon Bell Prize Honorable Mention for Peak Performance, 2006. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>Nell, ``Uber die Interpolationsrechnungen
bei Grosseren Logarithmentafeln,” <I>Zeitschrift for
Vermessungswesen</I>, p. 20, 1891.</FONT></P>
<P LANG="en"><FONT SIZE=2>Y. Neuvo and O. Vainio, ``Logarithmic
Arithmetic in FIR Filters,” <I>European Conference on Circuit
Theory and Design</I>, pp. 541-544, Prague, 2-6 Sept. 1995.</FONT></P>
<P><FONT SIZE=2>Shailesh B. Nerurkar and Khalid H. Abed, ``Hardware
Efficient Logarithmic Digital Decimation Filter,&quot; <I>48th
Midwest Symposium on Circuits and Systems</I>, Covington, KY, pp.
231-234, 7-10 Aug. 2005. doi: 10.1109/MWSCAS.2005.1594081 </FONT>
</P>
<P><FONT SIZE=2>H. Ngo and V. Asari, ``Design of a logarithmic domain
2-D convolver for low power video processing applications,&quot;
Sixth International Conference on Information Technology: New
Generations (ITNG), April 2009, pp. 1280-1285. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>A. S. Noetzel, <I>Interpolating Memory
Function Evaluation</I>, United States Patent 5,068,816, Nov. 26
1991.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. S. Noetzel, ``An Interpolating Memory
Unit for Function Evaluation: Analysis and Design,” <I>IEEE
Transactions on Computers</I>, C-vol. 38, no. 3, pp. 377-384, March
1989.</FONT></P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ O ~</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Okumura, J. Makino, T. Ebisuzaki, T.
Fukushige, T. Ito, D. Sugimoto, E. Hashimoto, K. Tomida and N.
Miyakawa, ``Highly Parallelized Special-Purpose Computer, GRAPE-3,”
PASJ: <I>Publications of the Astronomical Society of Japan</I>, no.
45, pp. 329-338, 1993.</FONT></P>
<P LANG="en"><FONT SIZE=2>I. Orginos, V. Paliouras and T. Stouraitis,
``Novel Algorithm for Multi-Operand Logarithmic Number System
Addition and Subtraction Using Polynomial Approximation,”
<I>Proceedings of the International Symposium on Circuits and
Systems</I>, pp. 1992-1995, Seattle, Apr. 30-May 5 1995.</FONT></P>
<P><FONT SIZE=2>H. Osman, ``Ensemble for high recognition performance
FPGA,&quot; <I>IEEE International Conference on Systems, Man and
Cybernetics (SMC),</I> pp. 2187-2192, Oct 2009.
doi:10.1109/ICSMC.2009.5346238 </FONT>
</P>
<P><FONT SIZE=2>Hassab Elgawi Osman, ``Random forest-LNS architecture
and vision,&quot; <I>IEEE International Conference on Industrial
Informatics (INDIN)</I>, pp. 319-324, 2009. doi:
10.1109/INDIN.2009.5195824 </FONT>
</P>
<P><FONT SIZE=2>Hassab Elgawi Osman, ``Hardware-Based Solutions
Utilizing Random Forests for Object Recognition,&quot; <I>Advances in
Neuro-Information Processing</I>, LNCS, Vol. 5507, pp. 760-767, 2009.</FONT></P>
<P><FONT SIZE=2>H. Osman, `` On-chip Object Recognition System Using
Random Forests,&quot; <I>IEEE/ASME International Conference on
Mechtronic and Embedded Systems and Applications (MESA)</I>, pp.
77-82, 12-15 Oct. 2008. doi: 10.1109/MESA.2008.4735727 </FONT>
</P>
<P><BR><BR>
</P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ P ~</FONT></P>
<P><FONT SIZE=2>S. Paul, N. Jayakumar and S.P. Khatri, ``A Fast
Hardware Approach for Approximate, Efficient Logarithm and
Antilogarithm Computations,&quot; <I>IEEE Transactions on Very Large
Scale Integration (VLSI) Systems</I>, vol.17, no. 2, pp. 269-277,
Feb. 2009. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>Vassilis Paliouras and Thanos Stouraitis,
``Computer Arithmetic Techniques for Low-Power Systems,” <I>Designing
CMOS Circuits for Low Power: European Initiative for Low-Power System
Design, </I>Kluwer Academic Publishers, pp. 97-116, Dec. 2002. ISBN:
1402072341.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. Paliouras, ``Optimization of LNS
Operations for Embedded Signal Processing Applications,”
<I>Proceedings of the IEEE International Symposium on Circuits and
Systems (ISCAS'02)</I>, vol. 2, pp. 744-747, Phoenix-Scottsdale, AZ,
26-29 May 2002.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. Paliouras, J. Dagres, P. Tsakalides and
T. Stouraitis, VLSI Architectures for Blind Equalization Based on
Fractional-Order Statistics,” The 8th IEEE International Conference
on Electronics, Circuits and Systems, vol. 2, pp. 799-802, Malta, 2-5
Sept. 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. Paliouras and T. Stouraitis, ``Low-power
properties of the Logarithmic Number System,” <I>Proceedings of the
15th Symposium on Computer Arithmetic ARITH15</I>, pp. 229-236, Vail,
CO, 11-13 June 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. Paliouras and T. Stouraitis, ``Signal
Activity and Power Consumption Reduction Using the Logarithmic Number
System,” <I>The 2001 IEEE International Symposium on Circuits and
Systems</I>, vol. 2, pp. 653-656, Sydney, Australia, 6-9 May 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. Paliouras and T. Stouraitis,
``Logarithmic Number System for Low-Power Arithmetic,” <I>Proceedings
of the PATMOS 2000, International Workshop on Power and Timing
Modeling, Optimization and Simulation</I>, pp. 285-294, Gottingen,
Germany, 13-15 Sep. 2000.</FONT></P>
<P><FONT SIZE=2>V. Paliouras, <I>VLSI processors based on residue and
logarithmic arithmetic</I>, Doctoral thesis, Electrical and Computer
Engineering Department, University of Patras, 1999.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. Paliouras, J. Karagiannis, G. Aggouras
and T. Stouraitis, ``A Very-Long Instruction Word Digital Signal
Processor Based on Logarithmic Number System,” <I>Proceedings of
the International Conference on Electronics, Circuits and Systems</I>,
vol. 59-62, pp. 59-63, 7-10 Sept. 1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. Paliouras and T. Stouraitis, ``Novel
Algorithm for Accurate Logarithmic Number System Subtraction,”
<I>Proceedings of the International Symposium on Circuits and
Systems</I>, pp. 268-271, Atlanta, 12-15 May 1996.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. Paliouras, I. Orginos and T. Stouraitis,
``Multi-operand Logarithmic Number System Adders and Subtractors
Based on Polynomial Approximation,” <I>Proceedings of the
International Conference on Electronics, Circuits and Systems (ICECS
'94)</I>, pp. 250-253, Cairo, Dec. 1994.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Pan, S. L. Panchumarthi, R. Srinath and
S. T. Wang, <I>Method and System for Solving Linear Systems</I>,
United States Patent 6,078,938, June 20 2000. Assigned to Motorola.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Pan, S. T. Wang, B. E. Sigmon, K. M.
Laird S. Ma and J. G. Toler, <I>Apparatus Using a Logarithm Based
Processor</I>, United States Patent 5,961,579, Oct. 5 1999. Assigned
to Motorola.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Pan and S. E. Lloyd, <I>Method and
System for Performing a Convolution Operation</I>, United States
Patent 5,951,628, Sep. 14 1999. Assigned to Motorola.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Pan and S. T. Wang,
<I>Logarithm/Inverse-Logarithm Converter and Method of Using Same</I>,
United States Patent 5,941,939, Aug. 24 1999. Assigned to Motorola.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Pan and S. T. Wang, <I>Method and System
for Performing an L2 Norm Operation</I>, United States Patent
5,936,871, Aug.10 1999. Assigned to Motorola.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Pan, Y. Ben-Arie, E. Orian, I. Barak, Y.
Shapira, S. Bresticker, H. David, H. Folkman, J. Efrat, L. Tzukerman,
Z. Dahan and D. Kolton, ``A 32b 64-Matrix Parallel CMOS Processor,”
<I>1999 IEEE International Solid-State Circuits Conference</I>, pp.
262-263, San Francisco, California, 15-17 Feb. 1999. The abstract for
this conference states: This 32b floating-point 0.35&micro;m CMOS
processor with 64-matrix parallel computing units uses
logarithm-domain nonlinear computing and SIMD/VLIW architecture to
sustain 10GFLOPS on matrix multiply, FIR filter-bank and nonlinear
polynomials. It can be either a coprocessor or a stand-alone DSP chip
with &lt;3W at 120MHz and 3.3V.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Pan and S. T. Wang, <I>LNS-based
Computer Processor and Method of Use Thereof</I>, United States
Patent 5,798,957, Aug. 25 1998. Assigned to Motorola.</FONT></P>
<P LANG="en"><FONT SIZE=2>G. Papadourakis and G. N. Bebis, ``The
Design of a Systolic Architecture to Implement Graphic
Transformations,” <I>Proceedings of the 5th European Computer
Conference on Advanced Computer Technology, Reliable Systems and
Applications - CompEuro '91</I>, pp. 170-175, Bologna, Italy, May
1991.</FONT></P>
<P LANG="en"><FONT SIZE=2><I>G. Papadourakis, Adaptive Optimal
Filtering Using the Logarithmic Number System, PhD thesis, Univ. of
Florida, Summer 1988.</I></FONT></P>
<P LANG="en"><FONT SIZE=2>G.M. Papadourakis and H. Andre, ``High
Speed Implementation of Matrix Inversion Algorithms in Orthogonal
Systolic Architectures,” <I>Proceedings of IEEE Southeastcon '88</I>,
pp. 200-204, Knoxville, Tennessee, April 1988.</FONT></P>
<P LANG="en"><FONT SIZE=2>G. M. Papadourakis and J. Condorodis,
``VLSI Design of Processing Element for Reconfigurable Systolic
Architectures Based on LNS,” <I>Proceedings of the 1988
International Conference on Acoustics, Speech and Signal Processing</I>,
pp. 2080-2083, New York, April 11-14 1988.</FONT></P>
<P LANG="en"><FONT SIZE=2>G. Papadourakis, F.J. Taylor, T. Stouraitis
and A. Skavantzos, ``Logarithmic Kalman Filter,” <I>Proceedings of
the IASTED International Symposium</I>, pp. 48-51, Paris, France,
June 19-21 1985.</FONT></P>
<P LANG="en"><FONT SIZE=2>B. Parhami, <I>Computer Arithmetic:
Algorithms and Hardware Designs</I>, Oxford University Press, Oct. 8
1999. ISBN, pp. 0-19-512583-5.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Paul, N. Jayakumar, S.P. Khatri, ``A
Fast Hardware Approach for Approximate, Efficient Logarithm and
Antilogarithm Computations,” <I>IEEE Transactions on Very Large
Scale Integration (VLSI) Systems</I>, vol. 17, no. 2, pp. 269-277,
Feb. 2009. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>J. Payne, T. Kurokawa and S. C. Lee,
``Error Analysis of Recursive Digital Filters Implemented with
Logarithmic Number Systems,” <I>Proceedings of the 3rd COMPSAC
Conference</I>, pp. 173-178, Chicago, 6-9 Nov 1979.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>L. C. Pickett, ``New Methods Yield
Fast Functions,” <I>Online Symposium for Electronics Engineers</I>,
vol. 1, Feb. 21 2001. Available: <A HREF="http://www.osee.net/">http://www.osee.net/</A></FONT></SPAN></P>
<P LANG="en"><FONT SIZE=2>L. C. Pickett, <I>High Speed Logarithmic
Function Generating Apparatus</I>, United States Patent 5,359,551,
Oct. 25 1994. Assigned to Log Point Technologies.</FONT></P>
<P LANG="en"><FONT SIZE=2>L. C. Pickett, <I>Method and Apparatus for
Exponential/Logarithmic Computation</I>, United States Patent
5,197,024, March 23 1993.</FONT></P>
<P LANG="en"><FONT SIZE=2>L. C. Pickett, <I>Method and Apparatus for
Generating Mathematical Functions</I>, United States Patent
5,184,317, Feb 2 1993.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. A. Pineiro, M. D. Ercegovac and J. D.
Bruguera, ``High-Radix Logarithm with Selection by Rounding,”
<I>Proceedings of the IEEE International Conference on
Application-Specific Systems, Architectures and Processors</I>, pp.
101-110, San Jose, CA, 17-19 July 2002. ISBN: 0-7695-17.</FONT></P>
<P LANG="en"><FONT SIZE=2>Z. Pohl, J. Kadlec, P. Sucha and Z.
Hanzdlek, ``Performance Tuning of Iterative Algorithms in Signal
Processing,&quot; <I>International Conference on Field Programmable
Logic and Applications</I>, pp. 699-702, 24-26 Aug. 2005.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. P. Preethy and D. Radhakrishnan,
``Architectures for Logarithmic Addition in Integer Rings and Galois
Fields,” <I>Problems in Applied Mathematics and Computational
Intelligence</I>, pp. 23-28, 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. P. Preethy and D. Radhakrishnan,
``Architectures for Logarithmic Addition in Integer Rings and Galois
Fields,” <I>WSEAS 2000 Conference on Algorithms Theory, Discrete
Mathematics, Systems and Control</I>, Athens, Greece, Dec. 2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. P. Preety and D. Radhakrishnan,
``RNS-based logarithmic adder,” <I>IEE Proceedings on Computers and
Digital Techniques</I>, vol. 147, pp. 283-287, Jul. 2000.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. P. Preety and D. Radhakrishnan, ``A
36-bit Balanced Moduli MAC Architecture,” <I>42nd Midwest Symposium
on Circuits and Systems</I>, vol. 1, pp. 380-383, Las Cruces, NM,
Aug. 1999.</FONT></P>
<P><BR><BR>
</P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ Q ~</FONT></P>
<P><FONT SIZE=2>Zhanfeng Qiu, <I>Design, Implementation, and
Verification of a programmable Low-Cost Vertex Shader Based on
Logarithmic Number System</I>, Masters Thesis, National Sun Yat-Sen
University, 2009. </FONT>
</P>
<P><BR><BR>
</P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ R ~</FONT></P>
<P LANG="en"><FONT SIZE=2>D. Radhakrishnan, ``Modulo Multipliers
Using Polynomial Rings,” <I>IEEE Proceedings - Circuits, Devices
and Systems</I>, vol. 145, pp. 443-445, Dec. 1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. Radhakrishnan, ``A 32-bit Multiplier
Architecture Using Galois Fields,” <I>The 2nd IASTED European
Conference on Parallel and Distributed Systems</I>, pp. 94-99,
Vienna, Austria, July 1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>D. Radhakrishnan and A. P. Preethy, ``A New
Approach to Data Conversion: Direct Analog-to-Residue Converter,”
<I>IEEE International Conference on Acoustics, Speech and Signal
Processing</I>, vol. 5, pp. 3013-3016, Seattle, WA, May 12-15 1998. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>D. Radhakrishnan and Y. Yuan, ``Novel
Approaches to the Design of VLSI RNS Multipliers,” <I>IEEE
Transactions on Circuits and Systems</I>, vol. 39, no. 1, pp. 52-57,
Jan. 1992.</FONT></P>
<P LANG="en"><FONT SIZE=2>M. Rakijas and N. Bershad, ``Log Adaptive
Filters - Structures and Analysis for the Scalar Case,” <I>IEEE
International Conference on Acoustics, Speech and Signal Processing</I>,
vol. 3, pp. 1493-1496, Seattle, WA, May 12-15 1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Ramaswamy and R. E. Siferd, ``CMOS VLSI
Implementation of a Digital Logarithmic Multiplier,” <I>IEEE
Proceedings of the National Aerospace and Electronics Conference</I>,
vol. 1, pp. 291-294, Dayton, Kentucky, May 20-23 1996.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Richfield ``A Logarithmic Vector
Processor for Neural Net Applications,” <I>IEEE First International
Conference on Neural Networks</I>, pp. 22-28, June 21-24 1987.</FONT></P>
<P LANG="en"><FONT SIZE=2>L. Rijnders, Z. Sahraoui, P. Six and H. De
Man ``Timing Optimization by Bit-Level Arithmetic Transformations,”
<I>EURO-DAC '95 with EURO-VHDL '95</I>, Brighton, UK, Sep. 18 1995. </FONT>
</P>
<P><FONT SIZE=2>Hyo Gyuem Rhew, <I>Design Techniques for Log Based
Closed-Loop Neurostimulation System-On-Chip</I>, PhD Dissertation,
University of Michigan, 2012</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Ruan and Mark G. Arnold, ``Threshold
Mean Larger Ratio Motion Estimation in MPEG Encoding Using LNS,”
<I>14th International Workshop on Power and Timing Modeling,
Optimization and Simulation LNCS 3254</I>, number 3254, pp. 208-217,
Santorini, Greece, 15-17 Sept. 2004.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Ruan and Mark G. Arnold, ``New Cost
Function for Motion Estimation in MPEG Encoding Using LNS,”
<I>International Symposium on Optical Science SPIE Annual Meeting
2004</I>, Denver, Colorado, 2-6 August 2004.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Ruan and M. Arnold, ``Combined LNS
Adder/Subtractors for DCT Hardware,” <I>Proceedings of the 1st
Workshop on Embedded Systems for Real-Time Multimedia</I>, pp.
118-123, Newport Beach CA, 3-4 Oct. 2003.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Ruan and Mark G. Arnold, ``LNS
Arithmetic for MPEG Encoding Using a Fast DCT,” <I>Proceedings of
the Work-in-Progress Session of 29th EuroMicro Conference</I>, pp.
47-48, Belek (Antalya), Turkey, 1-6 Sept. 2003.</FONT></P>
<P><FONT SIZE=2>Weihua Ruan, ``The Realization Of The 1Ghz Negative
Logarithmic Function Based On The 0.35um AMS Technology,&quot; <I>Third
International Symposium on Information Science and Engineering</I>,
pp. 15-18, Apr. 2010. doi: 10.1109/ISISE.2010.111</FONT></P>
<P><FONT SIZE=2>Jochen Rust, Frank Ludwig and Steffen Paul, ``Low
Complexity QR-Decomposition Architecture Using the Logarithmic Number
System,&quot; <I>Proceedings of the Conference on Design, Automation
and Test in Europe (DATE13)</I>, pp. 97-102, 2013.</FONT></P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ S ~</FONT></P>
<P LANG="en"><FONT SIZE=2>J. R. Sacha and M. J. Irwin, ``The
Logarithmic Number System for Strength Reduction in Adaptive
Filtering,” <I>International Symposium on Low Power Electronics and
Design</I>, pp. 256-261, Monterey Convention Center, Monterey, CA,
Aug. 10-12 1998.</FONT></P>
<P LANG="en"><FONT SIZE=2>J. R. Sacha and M. J. Irwin, ``Number
Representations for Reducing Switched Capacitance in Subband Coding,”
<I>International Conference on Acoustics, Speech and Signal
Processing</I>, pp. 3125-3128, Seattle, WA, May 12-15 1998.</FONT></P>
<P><FONT SIZE=2>S. L. SanGregory, C. Brothers, D. Gallagher, and R.
E. Siferd, ``A fast low-power logarithm approximation with CMOS VLSI
implementation,&quot; <I>Proc. IEEE Midw. Symp. Circuits Syst.,</I>
vol. 1, pp. 388-391, Aug. 1999. </FONT>
</P>
<P><FONT SIZE=2>Bikash Kanti Sarkar, Shib Sankar Sana and P.K.
Mahanti,``A modified version of Jacobi approach,&quot; <I>International
Journal of Innovative Computing and Applications</I>, Vol. 2, No 1,
pp. 60-65, 2009. doi: 10.1504/IJICA.2009.027997</FONT></P>
<P><FONT SIZE=2>J. Schier and A. Hermanek, ``Using Logarithmic
Arithmetic to Implement the Recursive Least Squares (QR) Algorithm in
FPGA,&quot; <I>Field Programmable Logic and Application</I>, LNCS,
Springer, Berlin/Heidelberg, vol. 3203, pp. 1149-1151.</FONT></P>
<P LANG="en"><FONT SIZE=2>Jan Schier and Jiri Kadlec, ``Using
Logarithmic Arithmetic for FPGA Implementation of the Givens
Rotations,” <I>Sixth Baiona Workshop on Signal Processing in
Communications</I>, 8-10 Sept. 2003.</FONT></P>
<P><FONT SIZE=2>Leila Sepahi, <I>Improved MDLNS Number System
Addition and Subtraction by Use of the Novel Co-Transformation</I>,
MASc Thesis, University of Windsor, 2012.</FONT></P>
<P><FONT SIZE=2>Ravi Shankar and Subramania Subharsanan,
``Logarithmic Number System for Performing Calculations in a
Processor,&quot; U.S. Patent 6,678,710, filed Nov. 3, 2000, issued
Jan 13, 2004.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. P. Shenoy and F.J. Taylor, ``Error
Analysis of LMS Adaptive Digital Filter Implemented with Logarithmic
Number System,” <I>Proceedings of the 1984 IEEE International
Conference on Acoustics, Speech and Signal Processing</I>, pp.
30.10.1-30.10.4, March 19-21, 1984.</FONT></P>
<P LANG="en"><FONT SIZE=2>V. P. Shenoy and F. J. Taylor, ``On Short
Term Autocorrelator Implemented with Logarithmic Number System,”
<I>Proceedings of the Symposium on Circuits and Systems</I>, p. 401,
Aug. 1982.</FONT></P>
<P LANG="en"><FONT SIZE=2>G. L. Sicuranza, ``On Efficient
Implementations of 2-D Digital Filters Using Logarithmic Number
Systems,” <I>IEEE Transactions on Acoustics, Speech and Signal
Processing, ASSP-31</I>, pp. 877-885, Aug. 1983.</FONT></P>
<P LANG="en"><FONT SIZE=2>G. L. Sicuranza, ``Fast Realisation of 2-D
Digital Filters Using Logarithmic Number Systems,” <I>Electronics
Letters</I>, vol. 19, no. 12, pp. 449-450, June 9 1983.</FONT></P>
<P LANG="en"><FONT SIZE=2>G. L. Sicuranza, ``On the Accuracy of 2-D
Digital Filter Realizations Using Logarithmic Number System,”
<I>Proceedings of the ICASSP'82</I>, pp. 48-51, 1982.</FONT></P>
<P LANG="en"><FONT SIZE=2>G. L. Sicuranza, ``2-D Digital Filters
Using Logarithmic Number Systems,” <I>Electronics Letters</I>, vol.
17, no. 22, pp. 854-855, Oct. 29 1982.</FONT></P>
<P LANG="en"><FONT SIZE=2>K. Simons, ``N-Logs: A New Number Language
for Scientific Computers,” <I>Dr. Dobb’s Journal</I>, vol. 5, no.
10, pp. 4-9, Dec. 1980. </FONT>
</P>
<P><FONT SIZE=2>Satrughna Singha, Aniruddha Ghosh and Amitabha Sinha,
``New Architecture for FPGA Based Implementation of Conversion of
Binary to Double Base Number System (DBNS) Using Parallel Search
Technique,&quot; <I>ACM SIGARCH Computer Architecture News, </I>Vol.
39, no. 5, pp. 12-18, Dec. 2011. doi:10.1145/2093339.2093343</FONT></P>
<P LANG="en"><FONT SIZE=2>J. Skog, O. Vainio and J. Nurmi,
``Processor Architecture for Logarithmic Signal Processing,”
<I>Proceedings of the TUT Symposium on Signal Processing '94</I>,
Tampere, Finland, May 20 1994.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>J. O. Smith, ``Logarithmic Number
Systems for Digital Audio,” Center for Computer Research in Music
and Acoustics (CCRMA), Stanford University.
<A HREF="http://web.archive.org/web/20011125210135/http://www-ccrma.stanford.edu/~jos/log/Logarithmic_Number_Systems.html">http://web.archive.org/web/20011125210135/http://www-ccrma.stanford.edu/~jos/log/Logarithmic_Number_Systems.html</A></FONT></SPAN></P>
<P LANG="en"><FONT SIZE=2>R. Smith, H. Anderson and J. E. Morris,
``Data Acquisition and Analysis in a Vehicle with a Commodore PET,”
<I>J. Physics E: Sci. Instrum</I>, 15, pp. 1114-1118, 1982.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>Steinbeis Europa Zentrum,
``Improvement of the logarithmic number system,” Project PSw-89,
July 2000. For more information, refer to
</FONT></SPAN><A HREF="http://web.archive.org/web/20010209014937/http://www.steinbeis-europa.de/3_4.html"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">http://web.archive.org/web/20010209014937/http://www.steinbeis-europa.de/3_4.html</FONT></FONT></SPAN></U></A></P>
<P LANG="en"><FONT SIZE=2>W. Steiner, <I>Arithmetic Pipeline for
Image Processing</I>, United States Patent 4,700,319, Oct. 13 1987.
Assigned to U.S. Air Force.</FONT></P>
<P LANG="en"><FONT SIZE=2>A. Stolzle, S. Narayanaswamy, H. Murveit,
J. M. Rabaey and R. W. Brodersen, ``Integrated Circuits for a
Real-Time Large-Vocabulary Continuous Speech Recognition System,”
<I>IEEE Journal of Solid-State Circuits</I>, vol. 26, no. 1, pp.
2-11, Jan. 1991.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Stouraitis and V. Paliouras,
``Considering the Alternatives in Low-Power Design,” <I>IEEE
Circuits and Devices Magazine</I>, vol. 1, no. 4, pp. 22-29, July
2001.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Stouraitis and C. Chen, ``Hybrid Signed
Digit Logarithmic Number System Processor,” <I>IEEE Proceedings of
Computers and Digital Techniques</I>, vol. 140, pp. 205-210, 1993.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Stouraitis, <I>Hybrid
Signed-Digit/Logarithmic Number System Processor</I>, United States
Patent 5,097,434, March 17 1992. Assigned to Ohio State Univ.
Research Foundation.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Stouraitis, ``Hybrid
Floating-Point/Logarithmic Number System Digital Signal Processor,”
<I>Proceedings of the IEEE International Conference on Acoustics,
Speech and Signal Processing</I>, pp. 1079-1082, May 23-26 1989.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Stouraitis, ``Efficient VLSI
Implementation of Logarithmic Signal Processors,” <I>Proceedings of
the IEEE International Symposium on Circuits and Systems</I>, pp.
1540-1543, Portland, Oregon, May 9-11 1989.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Stouraitis and F. J. Taylor,
``Floating-Point to Logarithmic Encoder Error Analysis,” <I>IEEE
Transactions on Computers</I>, vol. 37, no. 7, pp. 858-863, July
1988.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Stouraitis and F. J. Taylor, ``Analysis
of Logarithmic Number Systems Processors,” <I>IEEE Transactions on
Circuits and Systems</I>, vol. 35, no. 5, pp. 519-527, May 1988.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Stouraitis, <I>Logarithmic Number System
Theory, Analysis and Design</I>, PhD thesis, Univ. of Florida,
Gainesville, Florida, 1986.</FONT></P>
<P LANG="en"><FONT SIZE=2>T. Stouraitis, G. M. Papadourakis and A.
Skavantzos, ``An Adaptive Radix Reconfigurable Logarithmic Processor
for Signal Processing,” <I>Proceedings of the IASTED International
Symposium</I>, pp. 333-336, Paris, France, June 19-21 1985.</FONT></P>
<P LANG="en"><FONT SIZE=2>S. Stroh, ``Ultra-Wideband: Multimedia
Unplugged,” <I>IEEE Spectrum</I>, pp. 23-27, Sept. 2003.</FONT></P>
<P><FONT SIZE=2>A. Strollo, D. De Caro and N. Petra, ``A 430 MHz, 280
mW Processor for the Conversion of Cartesian to Polar Coordinates in
0.25 um CMOS,&quot; <I>IEEE Journal of Solid-State Circuits</I>, Vol.
43, No. 11, pp. 2503-2513, Nov. 2008. doi: 10.1109/JSSC.2008.2005816 </FONT>
</P>
<P LANG="en"><FONT SIZE=2>Yan Sun and Min Sik Kim, ``A
High-Performance 8-Tap FIR Filter Using Logarithmic Number System,&quot;
<I>IEEE International Conference on Communications (ICC)</I>, pp.
1-5, 5-9 June 2011. doi: 10.1109/icc.2011.5962827Rama Subramanian,
<I>Interconnect Dominant Design Methodology for DSP Architectures - A
Mixed Number System Based Approach</I>, Research Thesis, Waran
Research Foundation India (WARF), 2003. </FONT>
</P>
<P LANG="en"><FONT SIZE=2>P. Sucha and Z. Hanzalek, ``Optimization of
iterative algorithms with matrix operations:case studies,&quot;
Technical report, CTU FEL DCE, Prague, 2005.<BR><BR>P. Sucha, Z.
Hanzalek, A. Hermanek and J. Schier, ``Scheduling of Iterative
Algorithms with Matrix Operations for Efficient FPGA Design:
Implementation of Finite Interval Constant Modulus Algorithm,&quot;
The Journal of VLSI Signal Processing, vol. 46, No. 1, pp. 35-53,
January 2007.</FONT></P>
<P LANG="en"><FONT SIZE=2>P. Sucha, Z. Hanzalek, A. Hermanek and J.
Schier, ``Efficient FPGA Implementation of Equalizer for Finite
Interval Constant Modulus Algorithm,&quot; <I>Proceedings of the
International Symposium on Industrial Embedded Systems (IES '06)</I>,
Antibes Juan-les-Pins, France, pp. 1-10, Oct. 2006.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>P. Sucha and Z Hanzalek, ``Scheduling
of a LQ Control Algorithm for Efficient FPGA Implementation,&quot;
<A HREF="http://dce.felk.cvut.cz/hanzalek/publications/Hanzalek08e.pdf">http://dce.felk.cvut.cz/hanzalek/publications/Hanzalek08e.pdf</A></FONT></SPAN></P>
<P LANG="en"><FONT SIZE=2>P. Sucha, Z. Pohl and Z. Hanzalek,
``Scheduling of Iterative Algorithms on FPGA with Pipelined
Arithmetic Unit,&quot; <I>10th IEEE Real-Time and Embedded Technology
and Applications Symposium (RTAS 2004)</I>, Toronto, pp. 404 - 412,
25-28 May 2004.</FONT></P>
<P><FONT SIZE=2>Michael Sullivan and Earl Swartzlander, ``Truncated
Logarithmic Approximation,&quot; <I>IEEE Symposium on Computer
Arithmetic</I>, Austin, TX, April 2013.</FONT></P>
<P><FONT SIZE=2><SPAN LANG="en">T.J. Sullivan, ``Estimating the Power
Consumption of Custom CMOS Digital Signal Processing Integrated
Circuits for Both the Uniform and Logarithmic Number Systems,”
Report <I>ESSRL-93-7</I>, Electronic Systems and Signals Research
Laboratory, Department of Electrical Engineering, Washington
University, Saint Louis, Missouri, 1993. More recent publications are
at: </SPAN><A HREF="http://www.ee.siue.edu/%7Ementor/research/VLSI.html"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">http://www.ee.siue.edu/~mentor/research/VLSI.html</FONT></FONT></SPAN></U></A><SPAN LANG="en"><FONT SIZE=2>,
</FONT></SPAN><A HREF="http://www.ee.siue.edu/~mentor/research/ANA.html"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">http://www.ee.siue.edu/~mentor/research/ANA.html</FONT></FONT></SPAN></U></A><SPAN LANG="en"><FONT SIZE=2>,
</FONT><A HREF="http://www.ee.siue.edu/~mentor/research/DHA.html">http://www.ee.siue.edu/~mentor/research/DHA.html</A>.</SPAN></FONT></P>
<P><BR><BR>
</P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>E. E. Swartzlander. <I>VLSI Signal
Processing</I>, Kluwer Academic Publishers, pp. 102-108, 1986.</FONT></P>
<P LANG="en"><FONT SIZE=2>E. E. Swartzlander, D. Chandra, T. Nagle
and S. A. Starks, ``Sign/Logarithm Arithmetic for FFT
Implementation,” <I>IEEE Transactions on Computers, C-32</I>, pp.
526-534, 1983.</FONT></P>
<P LANG="en"><FONT SIZE=2>Earl E. Swartzlander and Barry K. Gilbert,
``Arithmetic for Ultra-High-Speed Tomography,” <I>IEEE Transactions
on Computers</I>, vol. 29, no. 5, pp. 341-353, 1980.</FONT></P>
<P LANG="en"><FONT SIZE=2>E. Swartzlander, ``Comment on 'The Focus
Number System',” <I>IEEE Transactions on Computers</I>, vol. 28,
no. 9, pp. 693, Sept. 1979.</FONT></P>
<P LANG="en"><FONT SIZE=2>E. Swartzlander and B. K. Gilbert, ``High
Speed Computerized Tomography,” <I>Proceedings of the Society of
Photo-Optical Instrumentation Engineers</I>, vol. 119, pp. 299-306,
1977.</FONT></P>
<P LANG="en"><FONT SIZE=2>E. E. Swartzlander and A. G. Alexopoulos,
``The Sign/Logarithm Number System,” <I>IEEE Transactions on
Computers</I>, vol. 24, no. 12, pp. 1238-1242, Dec. 1975.</FONT></P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ T ~</FONT></P>
<P LANG="en"><FONT SIZE=2>F. J. Taylor, R. Gill, J. Joseph and J.
Radke, ``A 20 Bit Logarithmic Number System Processor,” <I>IEEE
Transactions on Computers</I>, 37, pp. 190-199, 1988.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. J. Taylor, <I>Hybrid Floating
Point/Logarithmic Number Arithmetic Processor</I>, United States
Patent 4,720,809, Jan. 19 1988. Assigned to Univ. of Florida.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. J. Taylor, ``Reconfigurable
Binary/RNS/LNS Architecture for DSP,” <I>Proceedings of the 1987
International Conference on Acoustics, Speech and Signal Processing</I>,
pp. 503-506, April 6-9 1987.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. J. Taylor, ``Hybrid Floating-Point
Logarithmic Number System Processor,” <I>IEEE Transactions on
Circuits and Systems</I>, vol. 32, no. 1, pp. 92-95, Jan. 1985.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. J. Taylor, ``A Logarithmic Arithmetic
Unit for Signal Processing,” <I>Proceedings ICASSP</I>, pp.
44.10.1-44.10.4, 1984.</FONT></P>
<P LANG="en"><FONT SIZE=2>F. J. Taylor, ``An Extended Precision
Logarithmic Number System,” <I>IEEE Transactions on Acoustics,
Speech and Signal Processing</I>, vol. 31, no. 1, pp. 232-234, Feb.
1983.</FONT></P>
<P LANG="en"><FONT SIZE=2>D.H.Y. Teng, Hu Song and Dinh Anh, ``A
Technology-Independent Logarithmic Converter IP Block,&quot; <I>Canadian
Conference on Electrical and Computer Engineering</I>, Vancouver, BC,
pp. 1376-1379, 22-26 April 2007 </FONT>
</P>
<P><FONT SIZE=2>D.V. Telpukhov, V.M. Amerbaev, E.S. Balaka and A.V.
Konstantinov, ``Design method of DSP-oriented modular logarithmic
forward converter,&quot; <I>Proceedings of Problems of Perspective
Micro- and Nanoelectronic Systems Development</I>, ed. A.
Stempkovsky, Moscow, IPPM RAS, pp. 374-377, 2010.
<A HREF="http://www.mes-conference.ru/data/year2010/papers/m10-77-53601.pdf">http://www.mes-conference.ru/data/year2010/papers/m10-77-53601.pdf</A></FONT></P>
<P LANG="en"><FONT SIZE=2>Russell Tessier and Wayne Burleson,
``Reconfigurable Computing for Digital Signal Processing: A Survey,”
<I>Journal of VLSI Signal Processing</I>, vol. 28, no. 1-2, pp. 7-27,
2001.</FONT></P>
<P><FONT SIZE=2>Milan Tichy, Jan Schier and David Gregg, ``GSFAP
adaptive filtering using log arithmetic for resource-constrained
embedded systems,&quot; <I>ACM Transactions on Embedded Computing
Systems (TECS)</I>, Vol. 9, No. 3, February 2010. doi:
10.1145/1698772.1698787</FONT></P>
<P LANG="en"><FONT SIZE=2>Leonardo Torres y Quevedo, <I>Encyclopedia
des Sciences Mathematiques Pures et Appliques</I>, pp. 439-440. Paris
Gauthier-Villars, French edition, Dec. 5 1908.</FONT></P>
<P><FONT SIZE=2><SPAN LANG="en">K.H. Tsoi, C.H. Ho, H.C. Yeung and
P.H.W. Leong, ``An Arithmetic Library and its Application to the
N-body Problem,” <I>Proceedings of the IEEE Symposium on
Field-Programmable Custom Computing Machines (FCCM)</I>, pp. 68-78,
Napa, CA, USA, April 20-23 2004.
</SPAN><A HREF="http://www.cse.cuhk.edu.hk/~phwl/publications.html"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">http://www.cse.cuhk.edu.hk/~phwl/publications.html</FONT></FONT></SPAN></U></A><SPAN LANG="en"><FONT SIZE=2>.</FONT></SPAN></FONT></P>
<P LANG="en"><FONT SIZE=2>P. R. Turner and A. Feldstein, ``Overflow
and Underflow in Multiplication and Division,” <I>Applied Numerical
Mathematics</I>, no. 21, pp. 221-239, 1996.</FONT></P>
<P LANG="en"><FONT SIZE=2>P. R. Turner, ``Complex SLI Arithmetic, pp.
Representation, Algorithms and Analysis,” <I>Proceedings of the
11th Symposium on Computer Arithmetic</I>, pp. 18-25, Windsor,
Ontario, Canada, June 29-July 4 1993.</FONT></P>
<P><SPAN LANG="en"><FONT SIZE=2>P. R. Turner and A. Feldstein,
``Frequency of Overflow and Underflow Failure,” <I>Scientific
Computing</I>,” 1987.
</FONT></SPAN><A HREF="http://www.usna.edu/AcResearch/sumres97/MATHDEPT.htm"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">http://www.usna.edu/AcResearch/sumres97/MATHDEPT.htm</FONT></FONT></SPAN></U></A></P>
<P><BR><BR>
</P>
<P LANG="en"><FONT SIZE=2>~ U ~</FONT></P>
<P><FONT SIZE=2><SPAN LANG="en">Y. Uchiyama and H. Suzuki,
``Electronic Musical Instrument Forming Tones by Wave Computation,”
United States Patent 4,616,546, Oct. 14 1986. Assigned to Yamaha.
This patent uses logarithmic arithmetic to implement FM synthesis for
Yamaha's musical synthesizers. For more information refer to
<I>Applications of Digital Signal Processing to Audio and Acoustics</I>
(M. Kahrs and K. Branderburg editors, Kluwer Academic Publishers,
Norwell, MA, 1998) or see
</SPAN><A HREF="http://www.musemagic.com/papers/DSPworld.html"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">http://www.musemagic.com/papers/DSPworld.html</FONT></FONT></SPAN></U></A><SPAN LANG="en"><FONT SIZE=2>.</FONT></SPAN></FONT></P>
<P><FONT SIZE=2><SPAN LANG="en">PRO-DASP VIVA 2002, 2002. Project at
the Univ. of Hamburg is developing a power efficient macro-module
library for audio signal processing. Some of the designs apparently
use LNS. For more information see
</SPAN><A HREF="http://ima-www.informatik.uni-hamburg.de/Papers/2002/prodasp_viva_02.html"><U><SPAN LANG="en"><FONT SIZE=2><FONT COLOR="#0000ff">http://ima-www.informatik.uni-hamburg.de/Papers/2002/prodasp_viva_02.html</FONT></FONT></SPAN></U></A><SPAN LANG="en"><FONT SIZE=2>.
<A HREF="http://getwww.uni-paderborn.de/viva/kolloquien/kolloquien/vortraege-02/voss_mertsching.pdf">http://getwww.uni-paderborn.de/viva/kolloquien/kolloquien/vortraege-02/voss_mertsching.pdf
</A></FONT></SPAN></FONT><A HREF="http://subs.emis.de/LNI/Proceedings/Proceedings67/GI-Proceedings.67-112.pdf"><FONT SIZE=2>http://subs.emis.de/LNI/Proceedings/Proceedings67/GI-Proceedings.67-112.pdf</FONT></A></P>
<P><FONT SIZE=2>~ V ~</FONT></P>
<P><FONT SIZE=2>O. Vainio, ``Biased Logarithmic Arithmetic in FIR
Filters,&quot; <I>Electronics Letters</I>, vol. 41, no.10, 580-581,
12 May 2005. </FONT>
</P>
<P><FONT SIZE=2>O. Vainio and Y. Neuvo, ``Logarithmic Arithmetic in
FIR Filters,” <I>IEEE Transactions on Circuits and Systems</I>,
vol. 37, no. 8, pp. 826-827, Aug. 1986.</FONT></P>
<P><FONT SIZE=2>Richard VanNee and Ramjee Prasad, <I>OFDM Wireless
Multimedia Communications</I>, Artech House Publishers, 2000.</FONT></P>
<P><FONT SIZE=2>Lan-Da Van and Ten-Yao Sheu, ``A Power-Area Efficient
Geometry Engine With Low-Complexity Subdivision Algorithm for 3-D
Graphics System,&quot; <I>IEEE Transactions on Circuits and Systems
I</I>, Vol. 58, no. 9, pp. 2211-2224, Sept. 2011. doi:
10.1109/TCSI.2011.2123430 </FONT>
</P>
<P><FONT SIZE=2>R. vanDrunen, M. Diepenhorst, G. Poppinga and L.
Spaanenburg, ``32-bit Complex-Arithmetic Integer Logic Unit with
Dynamic Accuracy,” <I>Proceedings of the Custom Integrated Circuits
Conference</I>, pp. 33-36, Santa Clara, 1995.</FONT></P>
<P><FONT SIZE=2>R. vanDrunen, L. Spaanenburg, P. Lucassen, J.A.G.
Nijhuis and J.T. Udding, ``Arithmetic for Relative Accuracy.
<I>Proceedings of the 12th Symposium on Computer Arithmetic</I>, pp.
208-209, Bath, England, July 19-21 1995.</FONT></P>
<P><FONT SIZE=2>N. Venkateswaran, Vasanth Ramesan, R. Subramanian and
S. Praveen, ``A Mixed Number System Based Low Power High Performance
Arithmetic Processor for DSP Applications,” <I>Proceedings of the
International Signal Processing Conference (ISPC'03)</I>, vol. 2, pp.
421-424, Dallas, Texas, 1-3 April 2003.</FONT></P>
<P><FONT SIZE=2>V. L. Volkov and P. V. Pakshin, ``Logarithmic Number
System in Control Algorithms and Information Processing,” <I>Soviet
Journal of Computer and Systems Sciences</I>, vol. 30, no. 1, pp.
132-138, Jan.-Feb. 1992.</FONT></P>
<P><FONT SIZE=2>P. Vouzis, Collange, S., M. G. Arnold and M. V.
Kothare, ``Improving Model Predictive Control Arithmetic Robustness
by Monte-Carlo Simulations,&quot; <I>IET Control Theory &amp;
Applications</I>, Vol. 6, no. 8, pp. 1064-1070, May 2012. doi:
10.1049/iet-cta.2010.0736 </FONT>
</P>
<P><FONT SIZE=2>P. Vouzis, L. G. Bleris, J. Garcia, M. G. Arnold and
M. V. Kothare, “Embedded Real-Time Model Predictive Control
on-a-Chip,” U. S. Patent 7,844,352, filed Oct. 20, 2006, issued
Nov, 20, 2010.</FONT></P>
<P><FONT SIZE=2>P. D. Vouzis, S. Collange and M. G. Arnold, ``A Novel
Cotransformation for LNS Subtraction,” <I>Journal of VLSI Signal
Processing</I>, vol. 59, no. 1, pp. 29-40, Jan. 2010.</FONT></P>
<P><FONT SIZE=2>P. D. Vouzis, L. G. Bleris, M. G. Arnold and M. V.
Kothare, ``A System-on-a-Chip Implementation for Embedded Real-Time
Model Predictive Control,” IEEE Transactions on Control Systems
Technology, vol. 17, no. 5, pp. 1006-1017, Sept. 2009.</FONT></P>
<P><FONT SIZE=2>P. D. Vouzis, S. Collange and M. G. Arnold,
``Cotransformation Provides Area and Accuracy Improvement in an HDL
Library for LNS Subtraction,” <I>Euromicro Conference on Digital
System Design,</I> pp. 85-93, Lubeck, Germany, 29 Aug. 2007.</FONT></P>
<P><FONT SIZE=2>P. D. Vouzis, S. Collange, M. G. Arnold and M.
Kothare, ``Monte-Carlo Logarithmic Number System for Model Predictive
Control,” <I>Proceedings of the 17th International Conference on
Field Programmable Logic and Applications</I>, pp. 453-458,
Amsterdam, Netherlands, 27 Aug. 2007.</FONT></P>
<P><FONT SIZE=2>P. D. Vouzis, S. Collange and M. G. Arnold, ``LNS
Subtraction Using Novel Cotransformation and/or Interpolation,”
<I>Application Specific Systems, Architectures and Processors,</I>
pp. 107-114, Montreal, Quebec, 9 July 2007.</FONT></P>
<P><FONT SIZE=2>P. D. Vouzis, M. G. Arnold, L. G. Bleris, M. V.
Kothare and Yongho Cha, ``A Coprocessor Accelerator for Model
Predictive Control,” <I>Proceedings of the Fifth Workshop on
Optimization for DSP and Embedded Systems</I>, pp. 76-77, San Jose,
CA, 11 March 2007.</FONT></P>
<P><FONT SIZE=2>P. D. Vouzis, M. G. Arnold, L. G. Bleris and M. V.
Kothare, ``Model Predictive Control for Embedded Applications,”
<I>AIChE Annual Meeting</I>, Nov. 2006.</FONT></P>
<P><FONT SIZE=2>P. D. Vouzis, M. G. Arnold and M. V. Kothare,
``Evaluating Robustness of Model Predictive Control Using Monte-Carlo
Simulations,” <I>AIChE Annual Meeting</I>, Nov. 2006.</FONT></P>
<P><FONT SIZE=2>P. D. Vouzis, L. G. Bleris, M. G. Arnold and M. V.
Kothare, ``A Custom-Made Algorithm-Specific Processor for Model
Predictive Control,” <I>International Symposium of Industrial
Electronics (ISIE06)</I>, Montreal, Quebec, pp. 228-233, 9 July 2006.</FONT></P>
<P><FONT SIZE=2>Panagiotis Vouzis and Mark Arnold, ``A Parallel
Search Algorithm for CLNS Addition Optimization,” <I>IEEE
International Symposium on Circuits and Systems</I>, pp. 2417-2420,
Kos, Greece, 21-24 May 2006.</FONT></P>
<P><FONT SIZE=2>P. Vouzis, L. G. Bleris, M. V. Kothare and M. G.
Arnold, ``Towards a Co-design Implementation of a System for Model
Predictive Control,” <I>AIChE Annual Meeting</I>, Cincinnati, Ohio,
Nov. 2005.</FONT></P>
<P><FONT SIZE=2>P. Vouzis, M. G. Arnold and V. Paliouras, ``Using
CLNS for FFTs in OFDM Demodulation of UWB Receivers,” <I>The IEEE
International Symposium on Circuits and Systems 2005</I>, vol. 4, pp.
3954-3957, Kobe, Japan, 23-26 May 2005.</FONT></P>
<P><FONT SIZE=2>Panayiotis Vouzis and Vassilios Paliouras, ``Optimal
Logarithmic Representation in Terms of SNR Behavior,” <I>14th
International Workshop on Power and Timing Modeling, Optimization and
Simulation LNCS 3254</I>, number 3254, pp. 760-769, Santorini,
Greece, 15-17 Sept. 2004.</FONT></P>
<P><BR><BR>
</P>
<P><FONT SIZE=2>~ W ~</FONT></P>
<P><FONT SIZE=2>L. F. Wagner, W. P. Burleson and K. S. Van Dyke,
<I>Logarithmic calculating apparatus</I>, United States Patent
4,852,038, July 25 1989. Assigned to VLSI Technology.</FONT></P>
<P><FONT SIZE=2>Y. Wan, M. A. Khalil and C. L. Wey, ``Efficient
Conversion Algorithms for Long-Word-Length Binary Logarithmic Numbers
and Hardware Implementation,” <I>IEEE Proceedings, Computers and
Digital Techniques</I>, vol. 146, pp. 295-301, Nov 1999.</FONT></P>
<P><FONT SIZE=2>Y. Wan and C. L. Wey, ``Efficient Algorithms for
Binary Logarithmic Conversion and Addition,” <I>IEEE Proceedings,
Computers and Digital Techniques</I>, vol. 146, pp. 168-176, May
1999.</FONT></P>
<P><FONT SIZE=2>Y. Wan and C. L. Wey, ``Efficient Algorithms for
Binary Logarithmic Conversion and Addition,” <I>Proceedings IEEE
International Symposium on Circuits and Systems</I>, vol. V, pp.
233-236, Monterey, CA,, May 1998.</FONT></P>
<P><FONT SIZE=2>A. Wang, ``Annals of the History of Computing,”
1993.  This summary of Dr. An Wang's career gives an overview of the
LOCI (LOgarithmic Computing Instrument) desktop calculator that Wang
Labs introduced in 1964.</FONT></P>
<P><FONT SIZE=2>A. Wang, <I>Calculating Apparatus</I>, United States
Patent 3,402,285, Sep. 17 1968. Assigned to Wang Labs.</FONT></P>
<P><FONT SIZE=2>S. T. Wang, S. C. Ma, J. M. Richey and S. Pan,
``Method and System for Digital Beam Forming,” United States Patent
5,917,447, June 29 1999. Assigned to Motorola.</FONT></P>
<P><FONT SIZE=2>Yan Wang, Hing Mo Lam, Chi Ying Tsui, R. S. Cheng and
Wai Ho Mow, ``Low Complexity OFDM Receiver Using Log-FFT for Coded
OFDM System,” <I>Proceedings of the 2004 International Symposium on
Circuits and Systems (ISCAS'02)</I>, vol. 3, pp. 445-448, Scottsdale,
Arizona, 26-29 May 2002.</FONT></P>
<P><FONT SIZE=2>Yan Wang, C.Y. Tsui, R.S. Cheng and Wai Ho Mow,
``Performance Study of OFDM Receiver Using FFT Based on Log Number
System,” <I>IEEE Semiannual Vehicular Technology Conference
(VTC-02)</I>, vol. 55, pp. 1257-1259, Birmingham, Alabama, USA, 6-9
May 2002. </FONT>
</P>
<P><FONT SIZE=2>M. Wazlowski, A. Smith, R. Citro and H. Silverman,
``Performing Log-Scale Addition on a Distributed Memory MIMD
Multicomputer with Reconfigurable Computing Capabilities,”
<I>Proceedings of the 1995 International Conference on Parallel
Processing</I>, vol. 3, pp. III-211 - III-214, Urbana-Champain,
Illinois, USA, Aug. 14-18 1995.</FONT></P>
<P><FONT SIZE=2>Li Wei and Shen Xu-bang, ``Logarithmic Number
System,&quot; <I>Microelectronics &amp; Compute</I>, Dec. 2004.
<A HREF="http://en.cnki.com.cn/Article_en/CJFDTOTAL-WXYJ200412040.htm">http://en.cnki.com.cn/Article_en/CJFDTOTAL-WXYJ200412040.htm</A></FONT></P>
<P><FONT SIZE=2>E. Wertheim, D. Zion, Y. Ben-Arie and S. Pan, <I>Method
and Apparatus for Log Conversion with Scaling</I>, United States
Patent 5,951,629, Sep. 14 1999. Assigned to Motorola.</FONT></P>
<P><FONT SIZE=2>T. A. Williams, <I>Method and Apparatus for
Minimizing a Memory Table for Use with Nonlinear Monotonic Arithmetic
Functions</I>, United States Patent 4,737,925, April 12 1988.
Assigned to Motorola.</FONT></P>
<P><FONT SIZE=2>T. A. Williams, <I>Circuit for Adding and/or
Subtracting Numbers in Logarithmic Representation</I>, United States
Patent 4,727,508, Feb. 23 1988. Assigned to Motorola.</FONT></P>
<P><FONT SIZE=2>T. A. Williams, <I>Logarithmic Arithmetic Logic Unit</I>,
United States Patent 4,682,302, July 21 1987. Assigned to Motorola. </FONT>
</P>
<P><FONT SIZE=2>M. Z. Win and R. A. Scholtz, ``Impulse Radio: How It
Works,” <I>IEEE Communications Letters</I>, vol. 2, no. 2, pp.
36-38, Feb. 1998.</FONT></P>
<P><FONT SIZE=2>D. Windsor and K. Rekhi, <I>Log-Antilog Conversion
for a Digital Radar System</I>, United States Patent 4,078,250, March
7 1978. Assigned to the Singer Corporation.</FONT></P>
<P><FONT SIZE=2>A. Wrigley, <I>Real-Time Ray Tracing on a Novel HDTV
Framestore</I>, University of Cambridge, England, 1993.</FONT></P>
<P><BR><BR>
</P>
<P><FONT SIZE=2>~ X ~</FONT></P>
<P><FONT SIZE=2>Jianhua Xiao and Mengyao Zhu, ``A hardware implement
of phong shader in 3D graphics,&quot; <I>IET International
Communication Conference on Wireless Mobile and Computing (CCWMC
2011)</I>, Shanghai, pp. 503-507, 14-16 Nov. 2011. doi:
10.1049/cp.2011.0939 </FONT>
</P>
<P><BR><BR>
</P>
<P><FONT SIZE=2>~ Y ~</FONT></P>
<P><FONT SIZE=2>Gurtac Yemiscioglu and Peter Lee, ``16-Bit Clocked
Adiabatic Logic (CAL) Leading One Detector for a Logarithmic Signal
Processor,&quot; <I>8th Conference on Ph.D. Research in
Microelectronics and Electronics (PRIME)</I>, Aachen, Germany, pp.
1-4, 12-15 June 2012.</FONT></P>
<P><FONT SIZE=2>S. Young, G. Evermann, D. Kershaw, G. Moore, J.
Odell, D. Ollason, V. Valtchev and P. Woodland, <I>The HTK Book (for
HTK Version 3.1)</I>, Cambridge University Engineering Department,
Dec. 2001. Available: http, //htk.eng.cam.ac.uk/. Note: HTK is a
popular toolkit (based on a 15-bit LNS) that is widely used by
researchers to implement Hidden Markov Models for speech recognition.</FONT></P>
<P><FONT SIZE=2>M. I. Youssef, ``A New Stable Second-Order Section
for Recursive Digital Filters Realized with Logarithmic Arithmetic,”
<I>11th Mediterranean Electrotechnical Conference, MELCON 2002</I>,
pp. 308-314, May 7-9 2002.</FONT></P>
<P><FONT SIZE=2>E. C. Yowell and G. Blanch, ``A Guide to Tables on
Punched Cards,” <I>MTAC</I>, v. 5, pp. 185-202, 1951.</FONT></P>
<P><FONT SIZE=2>L. K. Yu and D. M. Lewis, ``A 30-bit Integrated
Logarithmic Number System Processor,” <I>IEEE Journal of
Solid-State Circuits</I>, vol. 26, no. 10, pp. 1433-1440, Oct. 1991.</FONT></P>
<P><FONT SIZE=2>L. Yu, <I>Design and Implementation of a 30-bit
Logarithmic Number Processor</I>, Master's thesis, Univ. of Toronto,
Jan. 1990.</FONT></P>
<P><BR><BR>
</P>
<P><FONT SIZE=2>~ Z ~</FONT></P>
<P><FONT SIZE=2>P. Zdenek, T. Milan and K. Jiri, ``Implementation of
the Least-Squares Lattice with Order and Forgetting Factor Estimation
for FPGA,”, <I>EURASIP Journal on Advances in Signal Processing</I>,
vol. 2008, Article ID 394201, 11 pages, 2008. doi:10.1155/2008/394201</FONT></P>
<P><FONT SIZE=2>G. Zelniker and F. J. Taylor, ``A Reduced Complexity
Finite Field ALU,” <I>IEEE Transactions on Circuits and Systems</I>,
vol. 38, no. 12, pp. 1571-1573, Dec. 1991.</FONT></P>
<P><FONT SIZE=2>Wenjing Zhang, G. A. Jullien and V. S. Dimitrov, ``A
Programmable Base 2D-LNS MAC with Self-generated Lookup Tables,”
<I>Proceedings of the 2004 International Symposium on Circuits and
Systems (ISCAS'04)</I>, vol. 2, pp. 789-792, Vancouver, Canada, 23-26
May 2004.</FONT></P>
<P><FONT SIZE=2>M. Zhang and V. Asari, ``A fully pipelined
multiplierless architecture for 2d convolution with quadrant
symmetric kernels,&quot; <I>IEEE Asia Pacific Conference on Circuits
and Systems (APCCAS)</I>, Dec. 2006, pp. 1559-1562. </FONT>
</P>
<P><FONT SIZE=2>Yang Zhen-Xi, Zhang Li, and Nie Zhi-Liang,
``Optimized Algorithm for Hardware Implementation Based on SVM
Probability Modeling,&quot; <I>Computer Engineering</I>, 2011.
http://en.cnki.com.cn/Article_en/CJFDTOTAL-JSJC201123076.htm</FONT></P>
<P><BR><BR>
</P>
</BODY>
</HTML>

