-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Thu Jan  7 19:22:37 2021
-- Host        : LAPTOP-PD9C7IFG running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/GradeFour/FPGA-1/project/3layerCNN/provivado/provivado.srcs/sources_1/ip/FCROM/FCROM_sim_netlist.vhdl
-- Design      : FCROM
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx485tffg1157-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FCROM_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FCROM_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end FCROM_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of FCROM_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"C8048484C4C448C8084C888CC48000C0C4008848CC08084440C0404444C4C040",
      INITP_01 => X"00C040040C40488480408C0C404C08C408CC00444404408C0C0C0408004C8008",
      INITP_02 => X"888CC4444C0CCC4C804484480C448044880808408000480C40C008440CC80844",
      INITP_03 => X"0C80C40C8C40CC8084CCC8C448CC88484C04084C004C084404CC0040CCCC4444",
      INITP_04 => X"0C00404800848CC0880C00C0C800480404C8CCCC044CC8CC48CC8C8C80040084",
      INITP_05 => X"84C8C0400C000008C84448C4080C800884C8084C4C8484848080C00C4C4848C8",
      INITP_06 => X"8444C884804440004048C808C8C48C8C80884C004044404C04844CC8848C4CC8",
      INITP_07 => X"840844880C88408448C0C0444C084C080C080C88488C044CC880400C088C8CCC",
      INITP_08 => X"8000484440C084C8CC0C884C04CCC44C4CC0C80008484844CC848444004CCC48",
      INITP_09 => X"44CC8C4C0CC44CCC040C48488C44C8CC88040C8C004C00C08C8004044C00C040",
      INITP_0A => X"40C0044044484848C0C0C40444C84C44800CCC8804C80CC400CC4C4008C80488",
      INITP_0B => X"000000000000000000000000000000000000000000000000CCCC400C88C00048",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"02C000009F000000FF400000DDC000003D4000009E0000009F8000009F400000",
      INIT_01 => X"4100000023000000FD800000FD4000009F400000228000001B400000BE400000",
      INIT_02 => X"9F000000E1000000800000009D000000D5C00000010000003E400000BF400000",
      INIT_03 => X"9F4000003EC00000204000007B00000080800000A0400000C0C00000E1000000",
      INIT_04 => X"1C0000009DC00000C10000001F800000E0C000001F4000009680000040000000",
      INIT_05 => X"BF400000000000003E0000003D0000009AC00000BF80000080000000FE400000",
      INIT_06 => X"59400000744000001E40000058C000005F4000005EC000009D400000BDC00000",
      INIT_07 => X"9CC000003AC000007FC00000BD4000007B8000005B4000005E0000009F800000",
      INIT_08 => X"80000000DF800000D70000003C4000007EC00000204000001D000000DDC00000",
      INIT_09 => X"1D8000009D000000BF8000009E0000001F800000FE400000E2C00000E0400000",
      INIT_0A => X"A0C000007EC000009F4000003D4000005EC0000040C00000E0000000A0C00000",
      INIT_0B => X"7F8000005EC0000060000000008000007FC000003F000000BDC0000021400000",
      INIT_0C => X"3EC00000600000009FC00000DF4000007EC00000E0400000A08000001F000000",
      INIT_0D => X"804000001DC0000061000000A0000000C040000000C000009FC000003E400000",
      INIT_0E => X"3A8000001A4000003F000000C0400000FF000000E0C0000021C0000020400000",
      INIT_0F => X"40C000007FC000005C0000001B400000DE8000001FC00000200000005DC00000",
      INIT_10 => X"E0800000DCC000003FC00000A0C000005E400000010000009CC0000060C00000",
      INIT_11 => X"A0C00000604000003F40000020000000FD400000410000007F0000007E800000",
      INIT_12 => X"40C00000200000001F40000041000000A1C0000080000000004000001D400000",
      INIT_13 => X"00400000E1400000810000000080000040400000610000006000000041800000",
      INIT_14 => X"C0C000005FC000007FC0000000800000BF800000A08000005EC000003F000000",
      INIT_15 => X"3F80000060C00000BE4000006000000060C000003E40000000000000E0400000",
      INIT_16 => X"5B000000BEC00000DF800000BC400000DDC00000C1000000C0800000DF400000",
      INIT_17 => X"9E000000C00000007BC00000018000007E0000003E400000A10000001DC00000",
      INIT_18 => X"1FC0000060400000BFC00000DF4000009F0000007F80000081C00000BE400000",
      INIT_19 => X"C18000003E40000020000000C140000061C00000804000009E80000080400000",
      INIT_1A => X"E0000000FF8000000180000060C00000FF40000040C00000C1400000A1C00000",
      INIT_1B => X"BF400000C0400000DFC000009F8000009F800000E1C00000A0C00000A0400000",
      INIT_1C => X"C10000001F000000BF400000FFC0000060400000BF400000FF800000C0400000",
      INIT_1D => X"80400000FE0000000040000080C000008000000040400000BF000000C0000000",
      INIT_1E => X"FFC00000404000009F800000DF0000001E400000DE0000007EC00000DF800000",
      INIT_1F => X"2080000080C0000021800000BF4000005E8000001FC00000418000009F800000",
      INIT_20 => X"C0C00000E14000007E8000003F4000000100000021C0000081800000BE400000",
      INIT_21 => X"3F800000DF8000009E8000004040000080C000001F0000006000000080C00000",
      INIT_22 => X"404000008040000000C00000DFC00000DF0000007F8000000100000020C00000",
      INIT_23 => X"40C000003DC000005F400000204000009F80000060000000BF800000DF800000",
      INIT_24 => X"1E8000002180000080400000E14000001E400000FF800000A0C000005E400000",
      INIT_25 => X"20400000C0C000003F4000001F000000BD0000001E800000E0C00000BE400000",
      INIT_26 => X"BE800000E040000081400000DF00000060000000408000004000000060800000",
      INIT_27 => X"80000000BF400000208000007F4000005F400000C14000008080000060800000",
      INIT_28 => X"DF800000808000009F000000204000005F000000A0C000009E400000DEC00000",
      INIT_29 => X"400000004040000020C00000804000009FC00000DF0000001FC00000BF000000",
      INIT_2A => X"5F4000009F8000005F0000006000000080C0000000C00000FFC00000DE400000",
      INIT_2B => X"5FC000001FC00000DFC000005F8000003E800000A000000041800000FF000000",
      INIT_2C => X"DF000000BA0000005F800000A04000001D40000040400000DE400000DE800000",
      INIT_2D => X"210000009F800000FF800000BE40000061C000009FC000005F00000040400000",
      INIT_2E => X"BFC000007F800000C0C000007F800000BFC00000E0C00000424000007F000000",
      INIT_2F => X"DE40000021C00000BFC00000DF000000DF800000BE40000040800000DFC00000",
      INIT_30 => X"6140000080000000E0000000DE800000DF800000C1C000009EC000009F400000",
      INIT_31 => X"A0800000DEC000003FC000003FC000006040000020800000E04000005F400000",
      INIT_32 => X"BE000000FFC00000E10000005F00000020800000BF0000001F000000C0400000",
      INIT_33 => X"DB000000BF00000022800000FF0000001F8000005F8000006040000040400000",
      INIT_34 => X"FEC000005B8000001E800000E0000000BF4000005FC00000BE400000DEC00000",
      INIT_35 => X"DF4000003F800000FF0000007E800000A0800000FF800000DEC000001DC00000",
      INIT_36 => X"A0000000BE0000006240000040400000DEC0000040000000BE80000060C00000",
      INIT_37 => X"7FC00000E0000000BE800000404000005E80000081400000A20000007EC00000",
      INIT_38 => X"E0C0000041000000200000009D400000000000001EC00000E0C000001FC00000",
      INIT_39 => X"FF8000009E8000005FC00000208000001FC00000DF000000FEC00000E0400000",
      INIT_3A => X"1F800000DE0000001F4000009FC000009F0000001F4000001FC000003F400000",
      INIT_3B => X"A00000009C0000001F8000007E8000007F8000009F8000003FC00000C0C00000",
      INIT_3C => X"BE8000009E8000005FC000005B800000A0400000FD8000003F40000000800000",
      INIT_3D => X"1D000000DF4000007DC0000060C000001FC000007F00000000C00000FD400000",
      INIT_3E => X"9E80000040000000A1000000BEC0000060C000001D4000006080000080C00000",
      INIT_3F => X"7FC00000FFC00000BF800000200000001D800000E0400000FE8000003F400000",
      INIT_40 => X"A0800000C0400000FE400000200000007F0000005F400000FF000000BDC00000",
      INIT_41 => X"800000009FC00000408000005F000000000000001F400000FE400000DF400000",
      INIT_42 => X"A0400000C1000000A1C0000020000000BF000000DF8000003F000000DE000000",
      INIT_43 => X"9EC00000BF000000DE80000060C00000A0000000420000005F000000FFC00000",
      INIT_44 => X"014000003DC000007F400000DEC000005FC00000DF00000000C000005A800000",
      INIT_45 => X"3E4000001E4000006200000021C00000C00000009FC000009E800000A1800000",
      INIT_46 => X"5EC00000208000005F4000007FC0000060C0000040800000A1C0000000400000",
      INIT_47 => X"00C0000000C0000020C000003F8000001E000000808000001F4000003F400000",
      INIT_48 => X"608000007E4000007E800000000000005F80000000000000DEC00000A0000000",
      INIT_49 => X"7FC00000E0000000C1000000A0C000007E800000BFC0000060C000009FC00000",
      INIT_4A => X"8100000001800000004000005FC0000080C0000001000000C04000003F800000",
      INIT_4B => X"A14000006040000041400000BA80000061400000BD400000604000001F000000",
      INIT_4C => X"C0400000DEC00000E0C000003FC0000060800000A0C00000FE40000040400000",
      INIT_4D => X"80C000009E0000005F000000A0C000001F00000060C00000DF400000BFC00000",
      INIT_4E => X"5FC00000C0800000FF400000804000005EC00000BE0000009F8000001F400000",
      INIT_4F => X"9F800000A0C00000FFC000004000000040800000FFC000009F400000DF800000",
      INIT_50 => X"80C00000BFC00000BF800000A100000080C000005F800000404000007F000000",
      INIT_51 => X"E0C00000FF0000003CC00000A1400000DE400000608000004080000060C00000",
      INIT_52 => X"60800000FF4000007F80000001800000418000004340000001C0000080000000",
      INIT_53 => X"FF00000080C00000DB0000005F00000020C000007F800000E04000003F400000",
      INIT_54 => X"E08000003F800000BF8000009F0000006080000041000000C04000003E000000",
      INIT_55 => X"A0C000003F0000009F8000004100000020000000BFC000003F00000060000000",
      INIT_56 => X"A0C00000C0C000003EC00000E28000001F000000E0C000002080000000800000",
      INIT_57 => X"1EC00000E14000009F400000C10000008100000040C00000A14000007F800000",
      INIT_58 => X"C0C00000A1800000E000000000C0000001400000C0C000000000000080C00000",
      INIT_59 => X"E1C000007C000000A1C00000A04000001E80000040400000FE00000002400000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 24) => douta(34 downto 27),
      DOADO(23 downto 16) => douta(25 downto 18),
      DOADO(15 downto 8) => douta(16 downto 9),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3) => douta(35),
      DOPADOP(2) => douta(26),
      DOPADOP(1) => douta(17),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FCROM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FCROM_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \FCROM_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \FCROM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"AC0BDC9484018C5944180BC971B43C0E86D0E6349F6D1916DD9D08C8C41A964C",
      INITP_01 => X"6C5766C640A8B6CE2E56EB074EFA63EE160EA161EF9402F901EC18D5E0480CDA",
      INITP_02 => X"E182EC37D44652712F3C3672B88E2B82B1A97F1FA534FA03FEA1072C531EEC4E",
      INITP_03 => X"1C46CC8EFEED6EE652C2AE270773A86E6A9765A9665FA43DAE02DEF54DEE2656",
      INITP_04 => X"8DF85D4E8895AA6456E388C29D689F569961691664996EC8A6351A46536C4558",
      INITP_05 => X"A528A4314D532895824EE9CF979290583CF71B76C8966E186FC9BEE52A087271",
      INITP_06 => X"535DC73CC4725AC526BEB04863448FD8B1B1549403C160271C8D418C9D9D5388",
      INITP_07 => X"947F99CDEB35CC3A49032DD3BAEB7607324B6B11C6364EC166911C9D0339704F",
      INITP_08 => X"A558154A9D24C9B4D3A17B6B26D6B4DE6DC534FE8342542277A1EA626FD6437C",
      INITP_09 => X"6F05862CCB1099242894F2AB277FA78D35A2C4C0DEED26AAED7D77B5BB527989",
      INITP_0A => X"365B2BE766215EFE19E56A3E62B1626E84237C37958ABCCC212D5B7975D68662",
      INITP_0B => X"000000000000000000000000000000000000000000000000F38A2F047AC34DCE",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E9C0006009F8187F0A385F1FBC7B075FBC0487EF299BE08005F0287FF9E0101F",
      INIT_01 => X"F9B88FD0FDC81730C05CE7BFFDF838300608089FB214CF0EFBC878B0B860880F",
      INIT_02 => X"CE081EF0E7FFFFFF0FFBD84FD7CC7EDF1214EF7FA654D6EE140C47C00FFFA88F",
      INIT_03 => X"FA00387E0DEFF040F5AC07EF0040267FF9E7C85F05FBD83E0803E75F09E867DD",
      INIT_04 => X"01EBA6F0261CBE1FE417EFCF05D0582E001BFF3FFDFC076F0C3C662FEDF3E0B0",
      INIT_05 => X"0FDC3F7003E0207F06203770EA405ECE0200959FEE07AFCFF5D8606EE40437EF",
      INIT_06 => X"D404762F05E0B0BF024020DF0C1417FFFE0C186FF1F4503F1FF8278FF4145DCE",
      INIT_07 => X"C477683FF7F8200E0200007FFA2F90BFF190CE61E1C08770E0102E6009E8288F",
      INIT_08 => X"E9F3B0EF1610778031F0A82DE4843FCF061C082FF3F000BFF1FCBFA1F25F094D",
      INIT_09 => X"1424913F06001F90FFFFE850FDD4286E0A1C2720EE2C50BFE9E0274F09F017FF",
      INIT_0A => X"E3E3D820BBC7C7D0FA001FE02FC4406F00200840020B9840F3EBFFCEE20C4FFF",
      INIT_0B => X"002027F035D3809F2000100FF7EFA830980FF86F101C27F02DCFF08F0A0C57F0",
      INIT_0C => X"0BF01890DFEBB860FFFB9FF1F62BC85F1FDB58A01217EFCFE7E7C860DDFB98C0",
      INIT_0D => X"0A5FD81FFDEBE0F007B407900DF3D8D0EBF3C01FFA47D7F01024104F29E36F40",
      INIT_0E => X"17FC7F511E0007DFF207D650EC18305FFE0FCF00297FC87FF5E417BFF9D7A050",
      INIT_0F => X"01E35800FBC4001F17E85FCF436F60300D9BF8C00DF730F0FFE800CF21A7F040",
      INIT_10 => X"03F03FE02E5BA80F161C3790EFF3E81FEDB7707FF1F8305013C4C00EEBEBF00F",
      INIT_11 => X"F9FBEFD0F5FFA880EE0B68BF00082FC02630985E11DFFF300007B040EFAFE8FF",
      INIT_12 => X"B61BA04F13F447D02C132FD003FC0030D5DF7FF0C807B09F080020402E1BCFEF",
      INIT_13 => X"EE0FD7B0161807BFD80B8000E238379F13F3EFC0FFBBBF9010101F90EDFF7FF0",
      INIT_14 => X"EC13DFF0F258300FF6081820F5D7B800103BE80FF423EFD0CC2067F00C0BA030",
      INIT_15 => X"083FA05FF1ABCFE01067AFB0EBC800100C37FFD00BD3E88007CBF7A0144F981F",
      INIT_16 => X"FDD037E021FFB8AF03F0101F39D7CFD133A43F4F0233085F01F78FFF16202FBF",
      INIT_17 => X"E1CFB05F060C77CFFC4C78A00013EFF0FDBFF840F7E828400617DF6F295BB720",
      INIT_18 => X"2FE8183FFFEC5F20FFFBD8B0BFBB588E061BD8001DDFC80013F0577021EF7840",
      INIT_19 => X"DA0B9870C5F7E0D00000004F2203BFDFFFDC1780E7EBC861C7DB685F01F41790",
      INIT_1A => X"17D3786009D348900DCC4FA0D3FF7FD0E643D0DF09F4084F1A0B6FD0E9E84F10",
      INIT_1B => X"23F7D850F61BF05FF2484F0017E7CFC00DEB584019F807EFFE17A800E03007BF",
      INIT_1C => X"0438701F0BF3A00F0FE7E76F1A4BE7CFF41BD850FA38B85F0BCBD0EFF5FFA02F",
      INIT_1D => X"09E446FF0A771830D7D828401E2BD83EFA83A7FFEBA3FFC01C13E89F0FDFCFD0",
      INIT_1E => X"E9EFF7EFDDD7D06FF9EBA080E76BD8802597A030F98F30F0F9FBF87F2DDBF850",
      INIT_1F => X"060417C0F7FC782F0BF46FBF05FBA810E1CBD86FFBF03810D0244060FBEFB020",
      INIT_20 => X"0FEC275F1003F76007DF988FFFE810A005FC281009E85F2007F017A0DC0B88CF",
      INIT_21 => X"FE23886005CFD04F18078FB011EC174F04203F00F62BE88F0BF8181F07EBD09F",
      INIT_22 => X"17B730100B847810F2342F80FA2467CF17BB889FF9BB88C0F7D8480FF22037E0",
      INIT_23 => X"FE045780F03C87D00DC7C07F120C17DF17ABC800FC242F5F0A40AFBF19ABA81F",
      INIT_24 => X"F21047E0F1C42F1009CBC890F800807FFA603740FDDFB80F1DD80F9019F3A820",
      INIT_25 => X"0DE7C760255B781EEBD7C06000137F50F43C5F30EC345031DFDC08BF1067606F",
      INIT_26 => X"E827D8BFFC00204FEC382F8F11AC0F90F407B070E60B982F13AFF04F0183F001",
      INIT_27 => X"F01C0870FDC457CFF9D7D761EA07A8CF05DC57D0EDF84F400F90383FFFDFB7F0",
      INIT_28 => X"121BD7D0E80BD82F040410CFE01C08F00DF3EF8F1413CFC009E3D00F0C0027FF",
      INIT_29 => X"19D3882FF9DF87E0F7D4301FEE183710D41FEFCFF9F7D830EFDFB8210BEC1F3F",
      INIT_2A => X"FD200861FC1C283FE0347FFF09DBC05009F3C81FF1B7E890040447EFBA404000",
      INIT_2B => X"2047CF0FFFC03070F1EFFFFF177FBFF00A205FE0FC579F8F15D3CFEF0FFFF84F",
      INIT_2C => X"EA381F2F19D7BF9FF2281FFF064F906FDE18074000003810159807E0FE10202F",
      INIT_2D => X"F6182F000243C83F0BA03030D78BE771E19BD070E2105F70F1F0508FDDBB0020",
      INIT_2E => X"01EC3060F5F84FCF03E0278F060BB7000447388FFC0C001FF624976E17945FFF",
      INIT_2F => X"FA03D0DF1DE817200C0F58AFF800381FF40BD0DF09E8382F161F7790002BF81F",
      INIT_30 => X"FC24179FE9E44FE0DC244F00E5EC0FBF13EC3F500813AF2FFE00183FF0280870",
      INIT_31 => X"06301FB0E7C450A0FE085070E5F4004007E0206F08283770D60460CFE5F82010",
      INIT_32 => X"00103040122BCFC0FFF4080F021C4FF013C7801004003010340F804003F7C7DF",
      INIT_33 => X"EC1B87FF022C07F0EC13CFAF0E180FAF03B807E009FC20DFF20C27D025740010",
      INIT_34 => X"1FEF401E0E0B7F6F05FC10AF09E3B00ED20807F0FFC77F9FFDE4071FFA00483F",
      INIT_35 => X"0227986F09F7F830D81FC81FFFEFF830F463C72F040050BF0FF02050C6205720",
      INIT_36 => X"F5C0411E03C848A003F3D7AF0A3360AF05E417C0EC03E88FEFC438A009FC1F10",
      INIT_37 => X"11E4279F1A07AF7F01F45F90F1E45740D7C810800BE7B7C00617E79EF7E42090",
      INIT_38 => X"0400585F061BF77F0813EF30FE183F901DFFEF3F0A04084F0FC85FFFF9FF8F90",
      INIT_39 => X"03FBB85F01F3E850F804081F0C0C280F06145FF0F1F89800EC0057E0F3F0479F",
      INIT_3A => X"EDEC002027EBD0DF0423BF2011DBD87E0DEC0010FFF3A890F1E808A006084720",
      INIT_3B => X"0233BF501443A85F13E85000FE0FA71F03D7D040EC17F7A00A401F3F0214579F",
      INIT_3C => X"D03F4F6FF62BC85FFBF7E890F053AEE013A357AF19FBD8FE0010000003C73F0E",
      INIT_3D => X"07FC0010FC0407DF04141880001FD7E00043E80FF5EC1FE0C1DC0FD00423B000",
      INIT_3E => X"FBDFF8C0E60BEF4F0027FF5E1DF0479FE3F03030EDF470E10E1BDFAFF637D00F",
      INIT_3F => X"F6240F6F11F4301F03EFFFE0FDEFEFF0F41027B0E8101FCEFBF0285FF7D01720",
      INIT_40 => X"07EFF010F9EBFFB0F5F41F600BF7F80F07FC002F0807FFE007EBCFE0E5F03740",
      INIT_41 => X"01FBB80F0FCBB79FF40FF8AF0A0C17E0F3FFC06FE40BF02007DFE05F0803F85F",
      INIT_42 => X"CC0440C01A1B6F0F0FE0088F1017FFDF0DB82FDF15DC080F0A3FD0300203E0C0",
      INIT_43 => X"03B7A83FCFE8DFCFFFFC202F03B0174F0227B05F2BBC100EE1F7FFA0FDDFF07F",
      INIT_44 => X"0C2BB81F09DBE030FBACA7900BEFF8BFDA43B79F0DF8001FF9F447E0EBD3AF4E",
      INIT_45 => X"E9D41F20140BDFB0D40BD7B00614179E13F3EF8FFA2FDF6F09DFA860F4030750",
      INIT_46 => X"B4108F30F5FC3F9F140BE02F05F02FD0FFDC188FCA082740EA0FDFBE0DF8103F",
      INIT_47 => X"FC03C80F03F42FF003F417F0C2106000060C677003F807AF07CC4080FE03A020",
      INIT_48 => X"FC13CFA0F81FE79F0BE8675F0617E87015E3FF90F40807B0EC04684FFA0C3F5F",
      INIT_49 => X"F9E7F82FF3E8170F17EBD7DFDBE407B013E7B7900FE7FFAFF607CFF013DC0FF0",
      INIT_4A => X"E7E47F7FE1DBC7AFF7FBDFF0F5D87FFF0E4BB7CF0FE74050F41FC81FFA0B7840",
      INIT_4B => X"002F075003DC4FAFE00BE8501203E8EFF5D8303F39A808DEFBFC182F0E042F4F",
      INIT_4C => X"141FD80F0FC327AF01FB880FBBDF8FE0EE17F00F0DCFFFBFC20CB07FEFEC0FE0",
      INIT_4D => X"0407D87FA4302FC0D8182F4009F4102FF9EFE7E00A27D83FC23BDF90F20FF70F",
      INIT_4E => X"F3F44800FE0BE7CF041817FF0600309FE6242F30F218376F0C1FE82F07C4801F",
      INIT_4F => X"15FBD09FFFF7DF700A009FCF05F00FAFFC18004F0FEFF0AF1617B810F3F027AF",
      INIT_50 => X"13AF9FE013E00F9FF3FC6F7F0DE7D85EFA00178011FF209023EBF7EF080BD00F",
      INIT_51 => X"2023905E121C086F0423D810F5E88FEF0FEC100FF01B3F8013E3EF80E0205F90",
      INIT_52 => X"EC1067FF41A8169DF404189FE65BC7EFF2170F70CB807780EDEBEFE0FBFC005F",
      INIT_53 => X"EA04002F01F0183F484BEF5F060B7FDF3983E68FE7F0203F1E0F07CF01F3F7DF",
      INIT_54 => X"0BEF78FE121BD00FA81BB74006000FCF0BE3E0AF3033B80E0FEFE80F91C3C0C2",
      INIT_55 => X"0448503EFE1C0790F9F7E82F1BE447FF05FFB04FFA9F372F1003F730F5EFE870",
      INIT_56 => X"01FBA8701DAFD06F02230090004B000D05F807A0FBD7C07FF1EB7F90F3EBC00F",
      INIT_57 => X"002FE7800DEB784F09F80F5FEE1FFFDF0813F84FFE13F7B0F353E0AF01F3FFA0",
      INIT_58 => X"05DFFFEFEA3BD84FFBFC806F121FA66001F430A0F9D80FD0FDFC3010F3F7A8DF",
      INIT_59 => X"F1FB9F102A53400ECC2448BFFC07D82F1857702EFDFBCFD0447BFF2D0DFC081F",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 24) => douta(34 downto 27),
      DOADO(23 downto 16) => douta(25 downto 18),
      DOADO(15 downto 8) => douta(16 downto 9),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3) => douta(35),
      DOPADOP(2) => douta(26),
      DOPADOP(1) => douta(17),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FCROM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FCROM_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \FCROM_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \FCROM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3506257712027104177705072515626507052150104103656733637471646707",
      INITP_01 => X"1045344746111436727617773245533056762000366655016313560663232343",
      INITP_02 => X"7153062075513065767347460741365122736772374663453044347657713306",
      INITP_03 => X"4563372312504542322576542252035741123430046224072612774465003264",
      INITP_04 => X"0356010107167421604234122461327244330632203770215351725472530516",
      INITP_05 => X"3567547103267031643215443363701243475714265057203021536563643705",
      INITP_06 => X"6201126113764737212772525345215317215772675560436060076607724147",
      INITP_07 => X"7434342214001603464651174013710752522376544001550021575353747020",
      INITP_08 => X"2007466517307221755471037324020440207325406440064671103166611003",
      INITP_09 => X"4116370461335777602031266720232053305351177425524553166412755727",
      INITP_0A => X"1603276232636576447011735551477277655074163565516100145172613101",
      INITP_0B => X"0000000000000000000000000000000000000000000000001474720272663614",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"008181FA00C5FFF41D7884FB01030BF202FFFE011E83F11D0144FEF21F81FA07",
      INIT_01 => X"1EFD07FC1D02020201F908E800FFFFF800437EF4027D8AF61B856F1A00BF7FF4",
      INIT_02 => X"00408000007E02FA0101FCFE0003FF051DC482F51EB8831D1F8100F800C2FFEF",
      INIT_03 => X"00C183FE1FC47DFB0188FD001F0100EF013D8409024181FC1F0301F51EC37C07",
      INIT_04 => X"00848AF01DC07AFD007F0103018182041F037DFD008701F71FC0F8001F017F02",
      INIT_05 => X"1FC180011FC301F01F8275F8004502F71F7FFEFE007F0307004300FD1F417EFB",
      INIT_06 => X"1F8100F81FBEF9E81EF96D1700FCFD0900C47FF001027BEE1F0375021E7F7718",
      INIT_07 => X"0080FCF402C0FFFF00C500F2013C74031C3CFFDB03BB02F11EFA72E10004FFF1",
      INIT_08 => X"008284F61F41FF021F8384F81DF87E0601C3FFF90083FFFD1DFEFA101EBAF8F3",
      INIT_09 => X"1CFC77FD023E7EFA00807C070043F910007E80FB1C057EF41E780307007C80FF",
      INIT_0A => X"1F7E7D091F3888141F01FC021DC401031EFFFBFE1F7E7C021FFB050E0000FFFD",
      INIT_0B => X"1E407CFD1F3E00051F007CFB1EFB80061FC107041E427EFE1FC400F91FFF7DF1",
      INIT_0C => X"1F007FFB013F01041E4009F21FC07D001DFD85020001FDF91FFEFF00013EF90E",
      INIT_0D => X"1E3FF8ED010088F900BB03FE1F40FDF7010081051EFEF7E71EC17C041FC083F4",
      INIT_0E => X"1CB56AEA003D820701FD7D0D00027FF10040750900C2FAFB00810CED00FF0500",
      INIT_0F => X"01407DFE1FC2810A004183FA007D6D0A1EFFF5191D817CFA0085FBFF1FFA7716",
      INIT_10 => X"003E7EFA1E8374F41EBDFEF701027D061E82070600FEFEFA1CC20306020003F9",
      INIT_11 => X"1FFA7E00003CFFFF1DFC83041F417EFE01FE7AFC1FB984FF1FBD00041DBE0410",
      INIT_12 => X"023C8400003EFDF91E80FD0C007C7DFB00FD81FC1EFF00041FFFFEF71E037CFC",
      INIT_13 => X"007C88001F7F79F4017DFE051FBC81FA1F40FA031E7F83FB1EBF7E0101FD8301",
      INIT_14 => X"00FFFB021DFEF4EF1F0200F901BC05001DC181EC007F7F001D03F8071F817D03",
      INIT_15 => X"1FFE7DFC01FF83061E02F5F3013F81011DBD77E91F4283FB017C00FD1D0179F5",
      INIT_16 => X"1DF9810800AFFE07008301011FF98CFA04787B120141EE000140FF001F80FCEF",
      INIT_17 => X"1E40011200FE7EFC1D8301EC1F8080FF007C04001E7FFF0501817FFD01418209",
      INIT_18 => X"00FC7CF71F3F7EFF1FBFF7FE1D438407013F7CF51F40FFFB1FFC7CFD00C07A0A",
      INIT_19 => X"01FC7EF41EC0850700C07DF7003FFFF41EBFFF001E3B7D03003E83021F4103FD",
      INIT_1A => X"00C07D001F7F09F21EFDFB02013FFD010041830200C0FBFF1FFD01F61FFE8004",
      INIT_1B => X"1EBD7EFF01BFFCF81FFAFBF51F417D04018082FD1E7E79FB007EFBFD007E7F04",
      INIT_1C => X"1E406CE21F0000FF01FF84001E3F7C0000FCFDFB1E3E6EED1F037C03018181FF",
      INIT_1D => X"030100DE1EBCFDE001FF81F8000276E71EBCFA07010384021EC077F0007EFAFE",
      INIT_1E => X"00038A051DC0830601C07CF8027EE00F1E407F05007783F9000204F91E807DF9",
      INIT_1F => X"00C27BF51FBAFC001FFE010100BF02031D448211003F7EF61F43F3FB0080FCFD",
      INIT_20 => X"1FFFFD031F7E7DF71EFE0604017D00FD007CFAF61F3F7C031EC17DF01F800509",
      INIT_21 => X"1E8000020041FF0A0040FEEB00BFFA091F3CFFF31E7C040600017EFC027EFEF6",
      INIT_22 => X"02FE02FD1EFEFE061F3CFD001E7A01091F81FC070181FDFA00BEFF0300007A05",
      INIT_23 => X"0081FDFD1FBFFDFF00C0FE02007B00FA1E7C00041F7CFDFF1E78FFF60001FF02",
      INIT_24 => X"1F397AF4007E00FA1DC102F4007CFCF11E81FEF9003F01011F3E82F51EBF8400",
      INIT_25 => X"1D8100021E0085100142FE041F0382FD0140FFFA1DBB7FC800FBF9131F0201F4",
      INIT_26 => X"1D41070C00BA7EF70045FCF8003F80011CBC05FE1D408507008104F8033A7BE0",
      INIT_27 => X"01B8F9FF01407D0700C003F01F3F890301BD00FE00397A03013F7AFE014005F4",
      INIT_28 => X"1F3984061DC102FF00C0FF010136FFEF01C2FA141E7980F91E7F88FC00417FFE",
      INIT_29 => X"1F02FEFE00C379001FC1FD081DFFFC0B1F7A7A101F827B0902827BF80000000B",
      INIT_2A => X"1F3C7D091E3CFC061E3EFD070002FDF900C1FDFD1EFE80071D3FFB0D1F3E7DFD",
      INIT_2B => X"1C417F07007F7D021F81FF041E0106FD1FBE7B051FC0FAFF007FFFFD013EFC03",
      INIT_2C => X"0137FA061FFA870800397A0D1E02FDF6003D7E1500BF7DF61FBD07FA003BFE01",
      INIT_2D => X"1E7F02F900C4FCF401037EFD02BA88F901427EF701B5FB0B01867EEF008402DA",
      INIT_2E => X"017F81FB01407CFC010101F81F3E82071BC3FE0D003C01F51F4002EF00C383FB",
      INIT_2F => X"0141FE051F367C001E80030000C202F70000FFF400C385F81EFDFDFB1DC08005",
      INIT_30 => X"1E3AF7051C02FF041F4076F7004202061FFB00041EBBF70B003F8306003AFDF5",
      INIT_31 => X"1F3DFDFD00C100FA1D3F78051E017DFE000101FB1F3F7DF01E0101FE003B0110",
      INIT_32 => X"1F3BFE0200807CFE1F427A021EFE7CFF1FB983FE0000FE021FBEFDF900BE01FC",
      INIT_33 => X"01BF7E1800BAF9F9004081F3003F7D081F8209F61F00FBFE1F0279001FC482EF",
      INIT_34 => X"1FC008F1003B040301C57DE5007C05FC0140FD0D1D3D8A091F43030D1E8309E9",
      INIT_35 => X"1EC17B0C00B804F51FB08501013800F71E7CFEFE00027CF3007881FA1DBA0309",
      INIT_36 => X"01BE82F5003C04F100BB7A051CFF7B0200FC86F500FB7D08013D87ED1F81790E",
      INIT_37 => X"01797F051EBDFD041F41020100FEFF08004203FB1F7A7D051BC0FA04008203F0",
      INIT_38 => X"1F4100FC0000F807003F01FE1F3D7F0B1CC280041DC102FF01BDFB0C01BF86F3",
      INIT_39 => X"01F97FFE1F3FFFFF003A80FD007F7AF91DBF760A00BB84F81DC1FE041F80FE04",
      INIT_3A => X"1F430AE0007F7C0201FE7F00010383FA1FC081FE003F82F31FBEFD081F3AFF01",
      INIT_3B => X"1F48F9F81EBE7EF31E41FB061F440FE9013E790E00FF7B021F3901071E8003FB",
      INIT_3C => X"1EBF820B1F038105000080F91F7C01F5007A00021F3C05FE000402F3007A8500",
      INIT_3D => X"007E84FD1FBD01011EFE83F31F01F9061F81FC07003E06F501B77F071F4080EF",
      INIT_3E => X"007F82F5013EFC051FC00107004005F01F0101F71E7E03EC0000FC031FBEFC07",
      INIT_3F => X"010004FC1F80FF020140F8001FFE02FC017C7F0A1F02FF121F0203FF017FFFFF",
      INIT_40 => X"1FFF7D03003B82031EC08400007F7E0100BE00FF1DFFF605027F85F100008605",
      INIT_41 => X"1E01FE02004309F6003E7FFF00C2FB0301FF01060082040101FC87F500BF7C00",
      INIT_42 => X"1D43F9F6007FFD051F3EFEF81EC07E081F0209ED00BAFE0D1F037BFD01017CF4",
      INIT_43 => X"1FC586011C01F61700017E05000185001F4275F81FFF01D90182FD031FC385F1",
      INIT_44 => X"1F01FB0600C002FC02827E02000181F31C83F80A1F82FD0700BB01FB02FD0108",
      INIT_45 => X"018405FA1F3F81F800FE7B071EC0FD00003D84FF013F82F7008302FA017E7209",
      INIT_46 => X"013DFF00003F80071F7FFFFB010101FB1FFD020100FA7E0C1FFF7F061FBF7FF9",
      INIT_47 => X"013EFF031DC17CF8003E03FC01BE80FF1F8301FA1F3FFF031F4000E71F7F85F7",
      INIT_48 => X"00BB7EFD1F0009FF008005001F3DFA051BBF0100007D81FF00BF04FD00BD80FA",
      INIT_49 => X"000207EE00BAFE0C1E83FDF4007FFD081FC406FF000189F51FFF81011D0204F9",
      INIT_4A => X"1C8386F61EBC93E41C82FD0D008501F31E0600F6003B85FD003DFEF71F4107FF",
      INIT_4B => X"1C3BF1130082FE04017B01FB1FBF89E8007D05FE1C3C631F00C006F0007E8601",
      INIT_4C => X"1E8005F5024008F41E0002FC01FEFE0C1FC17F011FFF03041F0116E11F3FFB05",
      INIT_4D => X"0080FB01027F030600C0FD060041FFF90282FAFE1F827DF9007F7F051FC17F07",
      INIT_4E => X"0002FEF81F82FEFF00807CF51E3D7C06017B7F05003F80031FC0FC00028282EF",
      INIT_4F => X"1D02FFF91F397D081EC20AF61FC202F61FFD7C041E8080F11FFFFE0002828AFF",
      INIT_50 => X"1C4483EB1F0209F81F037C061F05FFFE1F3CFF0A1E7F87F2000287F700BE0009",
      INIT_51 => X"1BC38AD91E3E000100FC7FFF1D4480F21F8201F71FBA7C091D3F05F702BE7600",
      INIT_52 => X"1F3D7D0C1DFCF0CF0042FFFC01BA76111D0283011E3B8BE71DFC06031FC382F5",
      INIT_53 => X"004282FF1F3F00FC1DC2780C1F83FFFD19F8620500C281FB1FBDFDFA1FC087FA",
      INIT_54 => X"0140F6001DC2FD041EBE000000C103031F4001F41D41F8F61FC07F011B46DF12",
      INIT_55 => X"1B3CF4FA00C101001E00FF08013F79071E017A0200C8F6011FC002011E7EFCFF",
      INIT_56 => X"1EFB78031F0082EF1D0377091643F9D9013F82F61F437CF51D88FAF71E017E05",
      INIT_57 => X"1C82FC0F198106ED010305FD1EBF780F1E3EFDFE1BFE760B1AFD84F6014081FD",
      INIT_58 => X"1FC303FD1D3AFCF41E00FFEF1C7D80131BBE7EE0000282FD1DBC7FFD008102FE",
      INIT_59 => X"1DB902E8014481DE013A75141F8303F01CFD0BDB1F3DFC0E1CC703F61BFD72FD",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 24) => douta(34 downto 27),
      DOADO(23 downto 16) => douta(25 downto 18),
      DOADO(15 downto 8) => douta(16 downto 9),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3) => douta(35),
      DOPADOP(2) => douta(26),
      DOPADOP(1) => douta(17),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FCROM_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FCROM_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end FCROM_blk_mem_gen_prim_width;

architecture STRUCTURE of FCROM_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.FCROM_blk_mem_gen_prim_wrapper_init
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(35 downto 0) => douta(35 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FCROM_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FCROM_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \FCROM_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \FCROM_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\FCROM_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(35 downto 0) => douta(35 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FCROM_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FCROM_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \FCROM_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \FCROM_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\FCROM_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(35 downto 0) => douta(35 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FCROM_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 107 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FCROM_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end FCROM_blk_mem_gen_generic_cstr;

architecture STRUCTURE of FCROM_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.FCROM_blk_mem_gen_prim_width
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(35 downto 0) => douta(35 downto 0)
    );
\ramloop[1].ram.r\: entity work.\FCROM_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(35 downto 0) => douta(71 downto 36)
    );
\ramloop[2].ram.r\: entity work.\FCROM_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(35 downto 0) => douta(107 downto 72)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FCROM_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 107 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FCROM_blk_mem_gen_top : entity is "blk_mem_gen_top";
end FCROM_blk_mem_gen_top;

architecture STRUCTURE of FCROM_blk_mem_gen_top is
begin
\valid.cstr\: entity work.FCROM_blk_mem_gen_generic_cstr
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(107 downto 0) => douta(107 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FCROM_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 107 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FCROM_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end FCROM_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of FCROM_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.FCROM_blk_mem_gen_top
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(107 downto 0) => douta(107 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FCROM_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 107 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 107 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 107 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 107 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 107 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 107 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of FCROM_blk_mem_gen_v8_4_4 : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of FCROM_blk_mem_gen_v8_4_4 : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of FCROM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of FCROM_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of FCROM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of FCROM_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of FCROM_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of FCROM_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of FCROM_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of FCROM_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of FCROM_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of FCROM_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     8.0772 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of FCROM_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of FCROM_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of FCROM_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of FCROM_blk_mem_gen_v8_4_4 : entity is "FCROM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of FCROM_blk_mem_gen_v8_4_4 : entity is "FCROM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of FCROM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of FCROM_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of FCROM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of FCROM_blk_mem_gen_v8_4_4 : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of FCROM_blk_mem_gen_v8_4_4 : entity is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of FCROM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of FCROM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of FCROM_blk_mem_gen_v8_4_4 : entity is 108;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of FCROM_blk_mem_gen_v8_4_4 : entity is 108;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of FCROM_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of FCROM_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of FCROM_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of FCROM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of FCROM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of FCROM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of FCROM_blk_mem_gen_v8_4_4 : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of FCROM_blk_mem_gen_v8_4_4 : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of FCROM_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of FCROM_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of FCROM_blk_mem_gen_v8_4_4 : entity is 108;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of FCROM_blk_mem_gen_v8_4_4 : entity is 108;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of FCROM_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FCROM_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FCROM_blk_mem_gen_v8_4_4 : entity is "yes";
end FCROM_blk_mem_gen_v8_4_4;

architecture STRUCTURE of FCROM_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(107) <= \<const0>\;
  doutb(106) <= \<const0>\;
  doutb(105) <= \<const0>\;
  doutb(104) <= \<const0>\;
  doutb(103) <= \<const0>\;
  doutb(102) <= \<const0>\;
  doutb(101) <= \<const0>\;
  doutb(100) <= \<const0>\;
  doutb(99) <= \<const0>\;
  doutb(98) <= \<const0>\;
  doutb(97) <= \<const0>\;
  doutb(96) <= \<const0>\;
  doutb(95) <= \<const0>\;
  doutb(94) <= \<const0>\;
  doutb(93) <= \<const0>\;
  doutb(92) <= \<const0>\;
  doutb(91) <= \<const0>\;
  doutb(90) <= \<const0>\;
  doutb(89) <= \<const0>\;
  doutb(88) <= \<const0>\;
  doutb(87) <= \<const0>\;
  doutb(86) <= \<const0>\;
  doutb(85) <= \<const0>\;
  doutb(84) <= \<const0>\;
  doutb(83) <= \<const0>\;
  doutb(82) <= \<const0>\;
  doutb(81) <= \<const0>\;
  doutb(80) <= \<const0>\;
  doutb(79) <= \<const0>\;
  doutb(78) <= \<const0>\;
  doutb(77) <= \<const0>\;
  doutb(76) <= \<const0>\;
  doutb(75) <= \<const0>\;
  doutb(74) <= \<const0>\;
  doutb(73) <= \<const0>\;
  doutb(72) <= \<const0>\;
  doutb(71) <= \<const0>\;
  doutb(70) <= \<const0>\;
  doutb(69) <= \<const0>\;
  doutb(68) <= \<const0>\;
  doutb(67) <= \<const0>\;
  doutb(66) <= \<const0>\;
  doutb(65) <= \<const0>\;
  doutb(64) <= \<const0>\;
  doutb(63) <= \<const0>\;
  doutb(62) <= \<const0>\;
  doutb(61) <= \<const0>\;
  doutb(60) <= \<const0>\;
  doutb(59) <= \<const0>\;
  doutb(58) <= \<const0>\;
  doutb(57) <= \<const0>\;
  doutb(56) <= \<const0>\;
  doutb(55) <= \<const0>\;
  doutb(54) <= \<const0>\;
  doutb(53) <= \<const0>\;
  doutb(52) <= \<const0>\;
  doutb(51) <= \<const0>\;
  doutb(50) <= \<const0>\;
  doutb(49) <= \<const0>\;
  doutb(48) <= \<const0>\;
  doutb(47) <= \<const0>\;
  doutb(46) <= \<const0>\;
  doutb(45) <= \<const0>\;
  doutb(44) <= \<const0>\;
  doutb(43) <= \<const0>\;
  doutb(42) <= \<const0>\;
  doutb(41) <= \<const0>\;
  doutb(40) <= \<const0>\;
  doutb(39) <= \<const0>\;
  doutb(38) <= \<const0>\;
  doutb(37) <= \<const0>\;
  doutb(36) <= \<const0>\;
  doutb(35) <= \<const0>\;
  doutb(34) <= \<const0>\;
  doutb(33) <= \<const0>\;
  doutb(32) <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(107) <= \<const0>\;
  s_axi_rdata(106) <= \<const0>\;
  s_axi_rdata(105) <= \<const0>\;
  s_axi_rdata(104) <= \<const0>\;
  s_axi_rdata(103) <= \<const0>\;
  s_axi_rdata(102) <= \<const0>\;
  s_axi_rdata(101) <= \<const0>\;
  s_axi_rdata(100) <= \<const0>\;
  s_axi_rdata(99) <= \<const0>\;
  s_axi_rdata(98) <= \<const0>\;
  s_axi_rdata(97) <= \<const0>\;
  s_axi_rdata(96) <= \<const0>\;
  s_axi_rdata(95) <= \<const0>\;
  s_axi_rdata(94) <= \<const0>\;
  s_axi_rdata(93) <= \<const0>\;
  s_axi_rdata(92) <= \<const0>\;
  s_axi_rdata(91) <= \<const0>\;
  s_axi_rdata(90) <= \<const0>\;
  s_axi_rdata(89) <= \<const0>\;
  s_axi_rdata(88) <= \<const0>\;
  s_axi_rdata(87) <= \<const0>\;
  s_axi_rdata(86) <= \<const0>\;
  s_axi_rdata(85) <= \<const0>\;
  s_axi_rdata(84) <= \<const0>\;
  s_axi_rdata(83) <= \<const0>\;
  s_axi_rdata(82) <= \<const0>\;
  s_axi_rdata(81) <= \<const0>\;
  s_axi_rdata(80) <= \<const0>\;
  s_axi_rdata(79) <= \<const0>\;
  s_axi_rdata(78) <= \<const0>\;
  s_axi_rdata(77) <= \<const0>\;
  s_axi_rdata(76) <= \<const0>\;
  s_axi_rdata(75) <= \<const0>\;
  s_axi_rdata(74) <= \<const0>\;
  s_axi_rdata(73) <= \<const0>\;
  s_axi_rdata(72) <= \<const0>\;
  s_axi_rdata(71) <= \<const0>\;
  s_axi_rdata(70) <= \<const0>\;
  s_axi_rdata(69) <= \<const0>\;
  s_axi_rdata(68) <= \<const0>\;
  s_axi_rdata(67) <= \<const0>\;
  s_axi_rdata(66) <= \<const0>\;
  s_axi_rdata(65) <= \<const0>\;
  s_axi_rdata(64) <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.FCROM_blk_mem_gen_v8_4_4_synth
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(107 downto 0) => douta(107 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FCROM is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 107 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of FCROM : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of FCROM : entity is "FCROM,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FCROM : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of FCROM : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end FCROM;

architecture STRUCTURE of FCROM is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 107 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.0772 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "FCROM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "FCROM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 108;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 108;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 108;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 108;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.FCROM_blk_mem_gen_v8_4_4
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(107 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      dinb(107 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(107 downto 0) => douta(107 downto 0),
      doutb(107 downto 0) => NLW_U0_doutb_UNCONNECTED(107 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(107 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(107 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(107 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
