// Seed: 1142364853
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8 = id_6;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri id_4,
    output logic id_5,
    input wire id_6,
    input wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri id_11,
    input tri0 id_12,
    input wire id_13,
    output supply1 id_14,
    input tri0 id_15,
    input tri id_16,
    input wand id_17,
    input tri0 id_18,
    output tri1 id_19,
    output wire id_20,
    output supply1 id_21
);
  genvar id_23;
  wire id_24;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23
  );
  initial begin : LABEL_0
    id_5 <= -1'b0;
  end
endmodule
