# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Practice1onVerilog_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nr.new/Desktop/Practice1onVerilog2 {C:/Users/nr.new/Desktop/Practice1onVerilog2/Practice1onVerilog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:00 on Dec 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nr.new/Desktop/Practice1onVerilog2" C:/Users/nr.new/Desktop/Practice1onVerilog2/Practice1onVerilog.v 
# -- Compiling module Practice1onVerilog
# 
# Top level modules:
# 	Practice1onVerilog
# End time: 16:57:00 on Dec 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nr.new/Desktop/Practice1onVerilog2/simulation/modelsim {C:/Users/nr.new/Desktop/Practice1onVerilog2/simulation/modelsim/Practice1onVerilog_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:00 on Dec 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nr.new/Desktop/Practice1onVerilog2/simulation/modelsim" C:/Users/nr.new/Desktop/Practice1onVerilog2/simulation/modelsim/Practice1onVerilog_test.v 
# -- Compiling module Practice1onVerilog_test
# 
# Top level modules:
# 	Practice1onVerilog_test
# End time: 16:57:00 on Dec 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Practice1onVerilog_test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Practice1onVerilog_test 
# Start time: 16:57:00 on Dec 29,2020
# Loading work.Practice1onVerilog_test
# Loading work.Practice1onVerilog
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# End time: 17:00:06 on Dec 29,2020, Elapsed time: 0:03:06
# Errors: 0, Warnings: 0
