{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_13-35-58/tmp/87d44a17147c4da68c833dfe4b85beda.lib ",
   "modules": {
      "\\Pipeline_top": {
         "num_wires":         2,
         "num_wire_bits":     2,
         "num_pub_wires":     2,
         "num_pub_wire_bits": 2,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_cells_by_type": {

         }
      }
   },
      "design": {
         "num_wires":         2,
         "num_wire_bits":     2,
         "num_pub_wires":     2,
         "num_pub_wire_bits": 2,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_cells_by_type": {

         }
      }
}

