<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='175' type='const llvm::RegisterBank &amp; llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass(const llvm::TargetRegisterClass &amp; RC, llvm::LLT ) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1951' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18getArtifactRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<inh f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='604' c='_ZNK4llvm16RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='275' ll='294' type='const llvm::RegisterBank &amp; llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass(const llvm::TargetRegisterClass &amp; RC, llvm::LLT Ty) const'/>
