

================================================================
== Vitis HLS Report for 'conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3'
================================================================
* Date:           Tue Oct 31 13:43:49 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3540|     3540|  35.400 us|  35.400 us|  3540|  3540|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3  |     3538|     3538|        12|          1|          1|  3528|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bx = alloca i32 1"   --->   Operation 15 'alloca' 'bx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%by = alloca i32 1"   --->   Operation 16 'alloca' 'by' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%nin = alloca i32 1"   --->   Operation 18 'alloca' 'nin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten263 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 20 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln31"   --->   Operation 21 'read' 'select_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shl_ln1"   --->   Operation 22 'read' 'shl_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln52_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln52"   --->   Operation 23 'read' 'zext_ln52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln31_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln31"   --->   Operation 24 'read' 'zext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln52_cast2 = zext i8 %zext_ln52_read"   --->   Operation 25 'zext' 'zext_ln52_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln31_cast1 = zext i8 %zext_ln31_read"   --->   Operation 26 'zext' 'zext_ln31_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln52_cast = zext i8 %zext_ln52_read"   --->   Operation 27 'zext' 'zext_ln52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln31_cast = zext i8 %zext_ln31_read"   --->   Operation 28 'zext' 'zext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 512, void @empty_20, void @empty_21, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten263"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %nin"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %by"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %bx"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten263_load = load i12 %indvar_flatten263" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 36 'load' 'indvar_flatten263_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.80ns)   --->   "%icmp_ln105 = icmp_eq  i12 %indvar_flatten263_load, i12 3528" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 37 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.80ns)   --->   "%add_ln105_2 = add i12 %indvar_flatten263_load, i12 1" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 38 'add' 'add_ln105_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.inc26.i, void %VITIS_LOOP_120_5.i.exitStub" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 39 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln106 = icmp_eq  i10 %indvar_flatten_load, i10 441" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 41 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln106_1 = add i10 %indvar_flatten_load, i10 1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 42 'add' 'add_ln106_1' <Predicate = (!icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.40ns)   --->   "%select_ln106_3 = select i1 %icmp_ln106, i10 1, i10 %add_ln106_1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 43 'select' 'select_ln106_3' <Predicate = (!icmp_ln105)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln107 = store i12 %add_ln105_2, i12 %indvar_flatten263" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 44 'store' 'store_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln107 = store i10 %select_ln106_3, i10 %indvar_flatten" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 45 'store' 'store_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 6.55>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%by_1 = load i5 %by" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 46 'load' 'by_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i5 %by_1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 47 'zext' 'zext_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%tmp = add i6 %zext_ln106, i6 62" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 48 'add' 'tmp' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast = sext i6 %tmp" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 49 'sext' 'tmp_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.76ns)   --->   "%empty = add i10 %tmp_cast, i10 %zext_ln31_cast1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 50 'add' 'empty' <Predicate = (!icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 51 'bitselect' 'tmp_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 52 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.76ns)   --->   "%add_ln52 = add i10 %tmp_cast, i10 %zext_ln52_cast2" [src/srcnn.cpp:52->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 53 'add' 'add_ln52' <Predicate = (!icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 54 'bitselect' 'tmp_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_2, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 55 'select' 'select_ln51' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_1, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 56 'or' 'or_ln51' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %add_ln52" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 57 'select' 'yClamped' <Predicate = (!icmp_ln106)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 58 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln114_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 59 'bitconcatenate' 'shl_ln114_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i12 %shl_ln114_1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 60 'sext' 'sext_ln114' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.89ns)   --->   "%sub_ln114 = sub i20 %shl_ln2, i20 %sext_ln114" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 61 'sub' 'sub_ln114' <Predicate = (!icmp_ln106)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bx_load = load i5 %bx" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 63 'load' 'bx_load' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%nin_load = load i4 %nin" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 64 'load' 'nin_load' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.79ns)   --->   "%add_ln105 = add i4 %nin_load, i4 1" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 65 'add' 'add_ln105' <Predicate = (!icmp_ln105 & icmp_ln106)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.41ns)   --->   "%select_ln105 = select i1 %icmp_ln106, i5 0, i5 %by_1" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 66 'select' 'select_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.39ns)   --->   "%select_ln105_1 = select i1 %icmp_ln106, i4 %add_ln105, i4 %nin_load" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 67 'select' 'select_ln105_1' <Predicate = (!icmp_ln105)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %select_ln105_1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 68 'zext' 'zext_ln114' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.23ns)   --->   "%mul_ln114 = mul i9 %zext_ln114, i9 21" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 69 'mul' 'mul_ln114' <Predicate = (!icmp_ln105)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i4 %select_ln105_1" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 70 'zext' 'zext_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln105_1 = add i5 %zext_ln105, i5 %shl_ln1_read" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 71 'add' 'add_ln105_1' <Predicate = (!icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i5 %add_ln105_1" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 72 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.49ns)   --->   "%mul_ln105 = mul i23 %zext_ln105_1, i23 260100" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 73 'mul' 'mul_ln105' <Predicate = (!icmp_ln105)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln105_2 = zext i23 %mul_ln105" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 74 'zext' 'zext_ln105_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.76ns)   --->   "%p_mid1223 = add i9 %zext_ln31_cast, i9 510"   --->   Operation 75 'add' 'p_mid1223' <Predicate = (!icmp_ln105 & icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_3)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %p_mid1223, i32 8" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 76 'bitselect' 'tmp_3' <Predicate = (!icmp_ln105 & icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.76ns)   --->   "%add_ln52_1 = add i9 %zext_ln52_cast, i9 510" [src/srcnn.cpp:52->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 77 'add' 'add_ln52_1' <Predicate = (!icmp_ln105 & icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_3)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %p_mid1223, i32 8" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 78 'bitselect' 'tmp_4' <Predicate = (!icmp_ln105 & icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_3)   --->   "%select_ln51_2 = select i1 %tmp_4, i9 0, i9 254" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 79 'select' 'select_ln51_2' <Predicate = (!icmp_ln105 & icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln51_3 = select i1 %tmp_3, i9 %select_ln51_2, i9 %add_ln52_1" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 80 'select' 'select_ln51_3' <Predicate = (!icmp_ln105 & icmp_ln106)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln114_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %select_ln51_3, i10 0" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 81 'bitconcatenate' 'shl_ln114_mid' <Predicate = (!icmp_ln105 & icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln114_6 = sext i19 %shl_ln114_mid" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 82 'sext' 'sext_ln114_6' <Predicate = (!icmp_ln105 & icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln114_1_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %select_ln51_3, i2 0" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 83 'bitconcatenate' 'shl_ln114_1_mid' <Predicate = (!icmp_ln105 & icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln114_4 = sext i11 %shl_ln114_1_mid" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 84 'sext' 'sext_ln114_4' <Predicate = (!icmp_ln105 & icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.88ns)   --->   "%sub_ln114_1 = sub i20 %sext_ln114_6, i20 %sext_ln114_4" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 85 'sub' 'sub_ln114_1' <Predicate = (!icmp_ln105 & icmp_ln106)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%select_ln105_2 = select i1 %icmp_ln106, i20 %sub_ln114_1, i20 %sub_ln114" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 86 'select' 'select_ln105_2' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%xor_ln105 = xor i1 %icmp_ln106, i1 1" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 87 'xor' 'xor_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.78ns)   --->   "%icmp_ln107 = icmp_eq  i5 %bx_load, i5 21" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 88 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln105 = and i1 %icmp_ln107, i1 %xor_ln105" [src/conv3.cpp:105->src/conv3.cpp:52]   --->   Operation 89 'and' 'and_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.78ns)   --->   "%add_ln106 = add i5 %select_ln105, i5 1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 90 'add' 'add_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%or_ln106 = or i1 %and_ln105, i1 %icmp_ln106" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 91 'or' 'or_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln106 = select i1 %or_ln106, i5 0, i5 %bx_load" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 92 'select' 'select_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.41ns)   --->   "%select_ln106_1 = select i1 %and_ln105, i5 %add_ln106, i5 %select_ln105" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 93 'select' 'select_ln106_1' <Predicate = (!icmp_ln105)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i5 %select_ln106_1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 94 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.69ns) (grouped into DSP with root node add_ln114_4)   --->   "%add_ln114_3 = add i9 %mul_ln114, i9 %zext_ln114_1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 95 'add' 'add_ln114_3' <Predicate = (!icmp_ln105)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into DSP with root node add_ln114_4)   --->   "%zext_ln106_1 = zext i9 %add_ln114_3" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 96 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 97 [3/3] (0.99ns) (grouped into DSP with root node add_ln114_4)   --->   "%mul_ln106 = mul i12 %zext_ln106_1, i12 21" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 97 'mul' 'mul_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i5 %add_ln106" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 98 'zext' 'zext_ln106_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.78ns)   --->   "%tmp_mid1 = add i6 %zext_ln106_2, i6 62" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 99 'add' 'tmp_mid1' <Predicate = (!icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_cast_mid1 = sext i6 %tmp_mid1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 100 'sext' 'tmp_cast_mid1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.76ns)   --->   "%p_mid1 = add i10 %tmp_cast_mid1, i10 %zext_ln31_cast1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 101 'add' 'p_mid1' <Predicate = (!icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_5)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_mid1, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 102 'bitselect' 'tmp_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.78ns)   --->   "%icmp_ln52_2 = icmp_sgt  i10 %p_mid1, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 103 'icmp' 'icmp_ln52_2' <Predicate = (!icmp_ln105)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.76ns)   --->   "%add_ln52_2 = add i10 %tmp_cast_mid1, i10 %zext_ln52_cast2" [src/srcnn.cpp:52->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 104 'add' 'add_ln52_2' <Predicate = (!icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_5)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_mid1, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 105 'bitselect' 'tmp_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_5)   --->   "%select_ln51_4 = select i1 %tmp_6, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 106 'select' 'select_ln51_4' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_5)   --->   "%or_ln51_2 = or i1 %tmp_5, i1 %icmp_ln52_2" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 107 'or' 'or_ln51_2' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln51_5 = select i1 %or_ln51_2, i10 %select_ln51_4, i10 %add_ln52_2" [src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 108 'select' 'select_ln51_5' <Predicate = (!icmp_ln105)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln114_mid1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln51_5, i10 0" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 109 'bitconcatenate' 'shl_ln114_mid1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln114_1_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_5, i2 0" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 110 'bitconcatenate' 'shl_ln114_1_mid1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln114_5 = sext i12 %shl_ln114_1_mid1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 111 'sext' 'sext_ln114_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.89ns)   --->   "%sub_ln114_2 = sub i20 %shl_ln114_mid1, i20 %sext_ln114_5" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 112 'sub' 'sub_ln114_2' <Predicate = (!icmp_ln105)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%select_ln106_2 = select i1 %and_ln105, i20 %sub_ln114_2, i20 %select_ln105_2" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 113 'select' 'select_ln106_2' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln110_cast = zext i5 %select_ln106" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 114 'zext' 'trunc_ln110_cast' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln31_read, i4 %select_ln31_read" [src/conv3.cpp:110->src/conv3.cpp:52]   --->   Operation 115 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i8 %tmp4" [src/conv3.cpp:110->src/conv3.cpp:52]   --->   Operation 116 'zext' 'zext_ln110' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.78ns)   --->   "%add_ln110_1 = add i6 %trunc_ln110_cast, i6 62" [src/conv3.cpp:110->src/conv3.cpp:52]   --->   Operation 117 'add' 'add_ln110_1' <Predicate = (!icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i6 %add_ln110_1" [src/conv3.cpp:110->src/conv3.cpp:52]   --->   Operation 118 'sext' 'sext_ln110' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.76ns)   --->   "%add_ln110 = add i10 %sext_ln110, i10 %zext_ln110" [src/conv3.cpp:110->src/conv3.cpp:52]   --->   Operation 119 'add' 'add_ln110' <Predicate = (!icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node shl_ln114_2)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln110, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:110->src/conv3.cpp:52]   --->   Operation 120 'bitselect' 'tmp_7' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.78ns)   --->   "%icmp_ln52_1 = icmp_sgt  i10 %add_ln110, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:110->src/conv3.cpp:52]   --->   Operation 121 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln105)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node shl_ln114_2)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln110, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:110->src/conv3.cpp:52]   --->   Operation 122 'bitselect' 'tmp_8' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node shl_ln114_2)   --->   "%or_ln51_1 = or i1 %tmp_7, i1 %icmp_ln52_1" [src/srcnn.cpp:51->src/conv3.cpp:110->src/conv3.cpp:52]   --->   Operation 123 'or' 'or_ln51_1' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node shl_ln114_2)   --->   "%select_ln51_6 = select i1 %tmp_8, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:110->src/conv3.cpp:52]   --->   Operation 124 'select' 'select_ln51_6' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node shl_ln114_2)   --->   "%select_ln51_7 = select i1 %or_ln51_1, i10 %select_ln51_6, i10 %add_ln110" [src/srcnn.cpp:51->src/conv3.cpp:110->src/conv3.cpp:52]   --->   Operation 125 'select' 'select_ln51_7' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.40ns) (out node of the LUT)   --->   "%shl_ln114_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_7, i2 0" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 126 'bitconcatenate' 'shl_ln114_2' <Predicate = (!icmp_ln105)> <Delay = 0.40>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%sext_ln114_2 = sext i12 %shl_ln114_2" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 127 'sext' 'sext_ln114_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114 = add i64 %zext_ln105_2, i64 %input_ftmap_read" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 128 'add' 'add_ln114' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln114_1 = add i20 %select_ln106_2, i20 %sext_ln114_2" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 129 'add' 'add_ln114_1' <Predicate = (!icmp_ln105)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln114_3 = sext i20 %add_ln114_1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 130 'sext' 'sext_ln114_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln114_2 = add i64 %sext_ln114_3, i64 %add_ln114" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 131 'add' 'add_ln114_2' <Predicate = (!icmp_ln105)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114_2, i32 2, i32 63" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 132 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln114_1 = sext i62 %trunc_ln4" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 133 'sext' 'sext_ln114_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln114_1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 134 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.78ns)   --->   "%add_ln107 = add i5 %select_ln106, i5 1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 135 'add' 'add_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln107 = store i4 %select_ln105_1, i4 %nin" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 136 'store' 'store_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.42>
ST_2 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln107 = store i5 %select_ln106_1, i5 %by" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 137 'store' 'store_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.42>
ST_2 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln107 = store i5 %add_ln107, i5 %bx" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 138 'store' 'store_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 139 [2/3] (0.99ns) (grouped into DSP with root node add_ln114_4)   --->   "%mul_ln106 = mul i12 %zext_ln106_1, i12 21" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 139 'mul' 'mul_ln106' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 140 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln114_4)   --->   "%mul_ln106 = mul i12 %zext_ln106_1, i12 21" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 141 'mul' 'mul_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i5 %select_ln106" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 142 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln114_4 = add i12 %mul_ln106, i12 %zext_ln114_2" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 143 'add' 'add_ln114_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 144 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 145 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln114_4 = add i12 %mul_ln106, i12 %zext_ln114_2" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 145 'add' 'add_ln114_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 146 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 147 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 147 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 148 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 148 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 149 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 149 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 150 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 150 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 151 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 151 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 152 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 152 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln105)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_str"   --->   Operation 153 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3528, i64 3528, i64 3528"   --->   Operation 154 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 155 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_106_2_VITIS_LOOP_107_3_str"   --->   Operation 156 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 157 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i12 %add_ln114_4" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 158 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln114_3" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 159 'getelementptr' 'input_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 160 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln114 = bitcast i32 %gmem_addr_read" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 161 'bitcast' 'bitcast_ln114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %bitcast_ln114, i12 %input_fm_buffer_addr" [src/conv3.cpp:114->src/conv3.cpp:52]   --->   Operation 162 'store' 'store_ln114' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.inc.i" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 163 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.617ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [10]  (0.000 ns)
	'load' operation ('indvar_flatten_load', src/conv3.cpp:106->src/conv3.cpp:52) on local variable 'indvar_flatten' [53]  (0.000 ns)
	'icmp' operation ('icmp_ln106', src/conv3.cpp:106->src/conv3.cpp:52) [58]  (0.787 ns)
	'select' operation ('select_ln106_3', src/conv3.cpp:106->src/conv3.cpp:52) [142]  (0.403 ns)
	'store' operation ('store_ln107', src/conv3.cpp:107->src/conv3.cpp:52) of variable 'select_ln106_3', src/conv3.cpp:106->src/conv3.cpp:52 on local variable 'indvar_flatten' [145]  (0.427 ns)

 <State 2>: 6.553ns
The critical path consists of the following:
	'load' operation ('by', src/conv3.cpp:106->src/conv3.cpp:52) on local variable 'by' [30]  (0.000 ns)
	'select' operation ('select_ln105', src/conv3.cpp:105->src/conv3.cpp:52) [59]  (0.414 ns)
	'add' operation ('add_ln106', src/conv3.cpp:106->src/conv3.cpp:52) [84]  (0.789 ns)
	'add' operation ('tmp_mid1', src/conv3.cpp:106->src/conv3.cpp:52) [94]  (0.789 ns)
	'add' operation ('p_mid1', src/conv3.cpp:106->src/conv3.cpp:52) [96]  (0.765 ns)
	'icmp' operation ('icmp_ln52_2', src/srcnn.cpp:52->src/conv3.cpp:111->src/conv3.cpp:52) [98]  (0.787 ns)
	'or' operation ('or_ln51_2', src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52) [102]  (0.000 ns)
	'select' operation ('select_ln51_5', src/srcnn.cpp:51->src/conv3.cpp:111->src/conv3.cpp:52) [103]  (0.403 ns)
	'sub' operation ('sub_ln114_2', src/conv3.cpp:114->src/conv3.cpp:52) [107]  (0.894 ns)
	'select' operation ('select_ln106_2', src/conv3.cpp:106->src/conv3.cpp:52) [108]  (0.000 ns)
	'add' operation ('add_ln114_1', src/conv3.cpp:114->src/conv3.cpp:52) [130]  (0.894 ns)
	'add' operation ('add_ln114_2', src/conv3.cpp:114->src/conv3.cpp:52) [132]  (0.819 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:114->src/conv3.cpp:52) on port 'gmem' (src/conv3.cpp:114->src/conv3.cpp:52) [136]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:114->src/conv3.cpp:52) on port 'gmem' (src/conv3.cpp:114->src/conv3.cpp:52) [136]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:114->src/conv3.cpp:52) on port 'gmem' (src/conv3.cpp:114->src/conv3.cpp:52) [136]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:114->src/conv3.cpp:52) on port 'gmem' (src/conv3.cpp:114->src/conv3.cpp:52) [136]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:114->src/conv3.cpp:52) on port 'gmem' (src/conv3.cpp:114->src/conv3.cpp:52) [136]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:114->src/conv3.cpp:52) on port 'gmem' (src/conv3.cpp:114->src/conv3.cpp:52) [136]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:114->src/conv3.cpp:52) on port 'gmem' (src/conv3.cpp:114->src/conv3.cpp:52) [136]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:114->src/conv3.cpp:52) on port 'gmem' (src/conv3.cpp:114->src/conv3.cpp:52) [136]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv3.cpp:114->src/conv3.cpp:52) on port 'gmem' (src/conv3.cpp:114->src/conv3.cpp:52) [137]  (7.300 ns)

 <State 12>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('input_fm_buffer_addr', src/conv3.cpp:114->src/conv3.cpp:52) [113]  (0.000 ns)
	'store' operation ('store_ln114', src/conv3.cpp:114->src/conv3.cpp:52) of variable 'bitcast_ln114', src/conv3.cpp:114->src/conv3.cpp:52 on array 'input_fm_buffer' [139]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
