\doxysection{system\+\_\+msp432p401r.\+c}
\hypertarget{system__msp432p401r_8c_source}{}\label{system__msp432p401r_8c_source}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00001}00001\ \textcolor{comment}{/******************************************************************************}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00002}00002\ \textcolor{comment}{*\ @file\ \ \ \ \ system\_msp432p401r.c}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00003}00003\ \textcolor{comment}{*\ @brief\ \ \ \ CMSIS\ Cortex-\/M4F\ Device\ Peripheral\ Access\ Layer\ Source\ File\ for}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00004}00004\ \textcolor{comment}{*\ \ \ \ \ \ \ \ \ \ \ MSP432P401R}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00005}00005\ \textcolor{comment}{*\ @version\ \ 3.231}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00006}00006\ \textcolor{comment}{*\ @date\ \ \ \ \ 01/26/18}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00007}00007\ \textcolor{comment}{*}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00008}00008\ \textcolor{comment}{*\ @note\ \ \ \ \ View\ configuration\ instructions\ embedded\ in\ comments}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00009}00009\ \textcolor{comment}{*}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00010}00010\ \textcolor{comment}{******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00011}00011\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00012}00012\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00013}00013\ \textcolor{comment}{//\ Copyright\ (C)\ 2015\ -\/\ 2018\ Texas\ Instruments\ Incorporated\ -\/\ http://www.ti.com/}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00014}00014\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00015}00015\ \textcolor{comment}{//\ Redistribution\ and\ use\ in\ source\ and\ binary\ forms,\ with\ or\ without}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00016}00016\ \textcolor{comment}{//\ modification,\ are\ permitted\ provided\ that\ the\ following\ conditions}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00017}00017\ \textcolor{comment}{//\ are\ met:}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00018}00018\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00019}00019\ \textcolor{comment}{//\ \ Redistributions\ of\ source\ code\ must\ retain\ the\ above\ copyright}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00020}00020\ \textcolor{comment}{//\ \ notice,\ this\ list\ of\ conditions\ and\ the\ following\ disclaimer.}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00021}00021\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00022}00022\ \textcolor{comment}{//\ \ Redistributions\ in\ binary\ form\ must\ reproduce\ the\ above\ copyright}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00023}00023\ \textcolor{comment}{//\ \ notice,\ this\ list\ of\ conditions\ and\ the\ following\ disclaimer\ in\ the}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00024}00024\ \textcolor{comment}{//\ \ documentation\ and/or\ other\ materials\ provided\ with\ the}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00025}00025\ \textcolor{comment}{//\ \ distribution.}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00026}00026\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00027}00027\ \textcolor{comment}{//\ \ Neither\ the\ name\ of\ Texas\ Instruments\ Incorporated\ nor\ the\ names\ of}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00028}00028\ \textcolor{comment}{//\ \ its\ contributors\ may\ be\ used\ to\ endorse\ or\ promote\ products\ derived}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00029}00029\ \textcolor{comment}{//\ \ from\ this\ software\ without\ specific\ prior\ written\ permission.}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00030}00030\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00031}00031\ \textcolor{comment}{//\ THIS\ SOFTWARE\ IS\ PROVIDED\ BY\ THE\ COPYRIGHT\ HOLDERS\ AND\ CONTRIBUTORS}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00032}00032\ \textcolor{comment}{//\ "{}AS\ IS"{}\ AND\ ANY\ EXPRESS\ OR\ IMPLIED\ WARRANTIES,\ INCLUDING,\ BUT\ NOT}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00033}00033\ \textcolor{comment}{//\ LIMITED\ TO,\ THE\ IMPLIED\ WARRANTIES\ OF\ MERCHANTABILITY\ AND\ FITNESS\ FOR}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00034}00034\ \textcolor{comment}{//\ A\ PARTICULAR\ PURPOSE\ ARE\ DISCLAIMED.\ IN\ NO\ EVENT\ SHALL\ THE\ COPYRIGHT}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00035}00035\ \textcolor{comment}{//\ OWNER\ OR\ CONTRIBUTORS\ BE\ LIABLE\ FOR\ ANY\ DIRECT,\ INDIRECT,\ INCIDENTAL,}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00036}00036\ \textcolor{comment}{//\ SPECIAL,\ EXEMPLARY,\ OR\ CONSEQUENTIAL\ DAMAGES\ (INCLUDING,\ BUT\ NOT}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00037}00037\ \textcolor{comment}{//\ LIMITED\ TO,\ PROCUREMENT\ OF\ SUBSTITUTE\ GOODS\ OR\ SERVICES;\ LOSS\ OF\ USE,}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00038}00038\ \textcolor{comment}{//\ DATA,\ OR\ PROFITS;\ OR\ BUSINESS\ INTERRUPTION)\ HOWEVER\ CAUSED\ AND\ ON\ ANY}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00039}00039\ \textcolor{comment}{//\ THEORY\ OF\ LIABILITY,\ WHETHER\ IN\ CONTRACT,\ STRICT\ LIABILITY,\ OR\ TORT}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00040}00040\ \textcolor{comment}{//\ (INCLUDING\ NEGLIGENCE\ OR\ OTHERWISE)\ ARISING\ IN\ ANY\ WAY\ OUT\ OF\ THE\ USE}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00041}00041\ \textcolor{comment}{//\ OF\ THIS\ SOFTWARE,\ EVEN\ IF\ ADVISED\ OF\ THE\ POSSIBILITY\ OF\ SUCH\ DAMAGE.}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00042}00042\ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00043}00043\ \textcolor{comment}{//*****************************************************************************}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00044}00044\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00045}00045\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00046}00046\ \textcolor{preprocessor}{\#include\ <ti/devices/msp432p4xx/inc/msp.h>}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00047}00047\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00048}00048\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Configuration\ Instructions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00049}00049\ \textcolor{comment}{\ \ \ 1.\ If\ you\ prefer\ to\ halt\ the\ Watchdog\ Timer,\ set\ \_\_HALT\_WDT\ to\ 1:}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00050}00050\ \textcolor{comment}{\ \ \ \#define\ \_\_HALT\_WDT\ \ \ \ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00051}00051\ \textcolor{comment}{\ \ \ 2.\ Insert\ your\ desired\ CPU\ frequency\ in\ Hz\ at:}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00052}00052\ \textcolor{comment}{\ \ \ \#define\ \_\_SYSTEM\_CLOCK\ \ \ 12000000}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00053}00053\ \textcolor{comment}{\ \ \ 3.\ If\ you\ prefer\ the\ DC-\/DC\ power\ regulator\ (more\ efficient\ at\ higher}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00054}00054\ \textcolor{comment}{\ \ \ \ \ \ \ frequencies),\ set\ the\ \_\_REGULATOR\ to\ 1:}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00055}00055\ \textcolor{comment}{\ \ \ \#define\ \_\_REGULATOR\ \ \ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00056}00056\ \textcolor{comment}{\ *-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00057}00057\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00058}00058\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Watchdog\ Timer\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00059}00059\ \textcolor{comment}{//\ \ Halt\ the\ Watchdog\ Timer}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00060}00060\ \textcolor{comment}{//\ \ \ \ \ <0>\ Do\ not\ halt\ the\ WDT}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00061}00061\ \textcolor{comment}{//\ \ \ \ \ <1>\ Halt\ the\ WDT}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00062}00062\ \textcolor{preprocessor}{\#define\ \_\_HALT\_WDT\ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00063}00063\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00064}00064\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ CPU\ Frequency\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00065}00065\ \textcolor{comment}{//\ \ CPU\ Frequency}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00066}00066\ \textcolor{comment}{//\ \ \ \ \ <1500000>\ 1.5\ MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00067}00067\ \textcolor{comment}{//\ \ \ \ \ <3000000>\ 3\ MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00068}00068\ \textcolor{comment}{//\ \ \ \ \ <12000000>\ 12\ MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00069}00069\ \textcolor{comment}{//\ \ \ \ \ <24000000>\ 24\ MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00070}00070\ \textcolor{comment}{//\ \ \ \ \ <48000000>\ 48\ MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00071}00071\ \textcolor{preprocessor}{\#define\ \ \_\_SYSTEM\_CLOCK\ \ \ \ 3000000}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00072}00072\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00073}00073\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Power\ Regulator\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00074}00074\ \textcolor{comment}{//\ \ Power\ Regulator\ Mode}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00075}00075\ \textcolor{comment}{//\ \ \ \ \ <0>\ LDO}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00076}00076\ \textcolor{comment}{//\ \ \ \ \ <1>\ DC-\/DC}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00077}00077\ \textcolor{preprocessor}{\#define\ \_\_REGULATOR\ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00079}00079\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00080}00080\ \textcolor{comment}{\ \ \ Define\ clocks,\ used\ for\ SystemCoreClockUpdate()}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00081}00081\ \textcolor{comment}{\ *-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00082}00082\ \textcolor{preprocessor}{\#define\ \_\_VLOCLK\ \ \ \ \ \ \ \ \ \ \ 10000}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00083}00083\ \textcolor{preprocessor}{\#define\ \_\_MODCLK\ \ \ \ \ \ \ \ \ \ \ 24000000}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00084}00084\ \textcolor{preprocessor}{\#define\ \_\_LFXT\ \ \ \ \ \ \ \ \ \ \ \ \ 32768}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00085}00085\ \textcolor{preprocessor}{\#define\ \_\_HFXT\ \ \ \ \ \ \ \ \ \ \ \ \ 48000000}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00086}00086\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00087}00087\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00088}00088\ \textcolor{comment}{\ \ \ Clock\ Variable\ definitions}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00089}00089\ \textcolor{comment}{\ *-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00090}00090\ uint32\_t\ SystemCoreClock\ =\ \_\_SYSTEM\_CLOCK;\ \ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00101}00101\ \textcolor{keywordtype}{void}\ SystemCoreClockUpdate(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00102}00102\ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00103}00103\ \ \ \ \ uint32\_t\ source\ =\ 0,\ divider\ =\ 0,\ dividerValue\ =\ 0,\ centeredFreq\ =\ 0,\ calVal\ =\ 0;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00104}00104\ \ \ \ \ int16\_t\ dcoTune\ =\ 0;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00105}00105\ \ \ \ \ \textcolor{keywordtype}{float}\ dcoConst\ =\ 0.0;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00106}00106\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00107}00107\ \ \ \ \ divider\ =\ (CS-\/>CTL1\ \&\ CS\_CTL1\_DIVM\_MASK)\ >>\ CS\_CTL1\_DIVM\_OFS;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00108}00108\ \ \ \ \ dividerValue\ =\ 1\ <<\ divider;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00109}00109\ \ \ \ \ source\ =\ CS-\/>CTL1\ \&\ CS\_CTL1\_SELM\_MASK;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00110}00110\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00111}00111\ \ \ \ \ \textcolor{keywordflow}{switch}(source)}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00112}00112\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00113}00113\ \ \ \ \ \textcolor{keywordflow}{case}\ CS\_CTL1\_SELM\_\_LFXTCLK:}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00114}00114\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(BITBAND\_PERI(CS-\/>IFG,\ CS\_IFG\_LFXTIFG\_OFS))}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00115}00115\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00116}00116\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Clear\ interrupt\ flag}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00117}00117\ \ \ \ \ \ \ \ \ \ \ \ \ CS-\/>KEY\ =\ CS\_KEY\_VAL;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00118}00118\ \ \ \ \ \ \ \ \ \ \ \ \ CS-\/>CLRIFG\ |=\ CS\_CLRIFG\_CLR\_LFXTIFG;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00119}00119\ \ \ \ \ \ \ \ \ \ \ \ \ CS-\/>KEY\ =\ 1;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00120}00120\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00121}00121\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(BITBAND\_PERI(CS-\/>IFG,\ CS\_IFG\_LFXTIFG\_OFS))}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00122}00122\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00123}00123\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(BITBAND\_PERI(CS-\/>CLKEN,\ CS\_CLKEN\_REFOFSEL\_OFS))}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00124}00124\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00125}00125\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ (128000\ /\ dividerValue);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00126}00126\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00127}00127\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00128}00128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00129}00129\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ (32000\ /\ dividerValue);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00130}00130\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00131}00131\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00132}00132\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00133}00133\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00134}00134\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ \_\_LFXT\ /\ dividerValue;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00135}00135\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00136}00136\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00137}00137\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00138}00138\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00139}00139\ \ \ \ \ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ \_\_LFXT\ /\ dividerValue;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00140}00140\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00141}00141\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00142}00142\ \ \ \ \ \textcolor{keywordflow}{case}\ CS\_CTL1\_SELM\_\_VLOCLK:}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00143}00143\ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ \_\_VLOCLK\ /\ dividerValue;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00144}00144\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00145}00145\ \ \ \ \ \textcolor{keywordflow}{case}\ CS\_CTL1\_SELM\_\_REFOCLK:}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00146}00146\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (BITBAND\_PERI(CS-\/>CLKEN,\ CS\_CLKEN\_REFOFSEL\_OFS))}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00147}00147\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00148}00148\ \ \ \ \ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ (128000\ /\ dividerValue);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00149}00149\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00150}00150\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00151}00151\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00152}00152\ \ \ \ \ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ (32000\ /\ dividerValue);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00153}00153\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00154}00154\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00155}00155\ \ \ \ \ \textcolor{keywordflow}{case}\ CS\_CTL1\_SELM\_\_DCOCLK:}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00156}00156\ \ \ \ \ \ \ \ \ dcoTune\ =\ (CS-\/>CTL0\ \&\ CS\_CTL0\_DCOTUNE\_MASK)\ >>\ CS\_CTL0\_DCOTUNE\_OFS;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00157}00157\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00158}00158\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{switch}(CS-\/>CTL0\ \&\ CS\_CTL0\_DCORSEL\_MASK)}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00159}00159\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00160}00160\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ CS\_CTL0\_DCORSEL\_0:}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00161}00161\ \ \ \ \ \ \ \ \ \ \ \ \ centeredFreq\ =\ 1500000;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00162}00162\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00163}00163\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ CS\_CTL0\_DCORSEL\_1:}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00164}00164\ \ \ \ \ \ \ \ \ \ \ \ \ centeredFreq\ =\ 3000000;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00165}00165\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00166}00166\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ CS\_CTL0\_DCORSEL\_2:}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00167}00167\ \ \ \ \ \ \ \ \ \ \ \ \ centeredFreq\ =\ 6000000;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00168}00168\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00169}00169\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ CS\_CTL0\_DCORSEL\_3:}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00170}00170\ \ \ \ \ \ \ \ \ \ \ \ \ centeredFreq\ =\ 12000000;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00171}00171\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00172}00172\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ CS\_CTL0\_DCORSEL\_4:}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00173}00173\ \ \ \ \ \ \ \ \ \ \ \ \ centeredFreq\ =\ 24000000;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00174}00174\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00175}00175\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ CS\_CTL0\_DCORSEL\_5:}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00176}00176\ \ \ \ \ \ \ \ \ \ \ \ \ centeredFreq\ =\ 48000000;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00177}00177\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00178}00178\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00179}00179\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00180}00180\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(dcoTune\ ==\ 0)}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00181}00181\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00182}00182\ \ \ \ \ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ centeredFreq;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00183}00183\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00184}00184\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00185}00185\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00186}00186\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00187}00187\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(dcoTune\ \&\ 0x1000)}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00188}00188\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00189}00189\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ dcoTune\ =\ dcoTune\ |\ 0xF000;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00190}00190\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00191}00191\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00192}00192\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (BITBAND\_PERI(CS-\/>CTL0,\ CS\_CTL0\_DCORES\_OFS))}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00193}00193\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00194}00194\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ dcoConst\ =\ *((\textcolor{keyword}{volatile}\ \textcolor{keyword}{const}\ \textcolor{keywordtype}{float}\ *)\ \&TLV-\/>DCOER\_CONSTK\_RSEL04);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00195}00195\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ calVal\ =\ TLV-\/>DCOER\_FCAL\_RSEL04;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00196}00196\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00197}00197\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Internal\ Resistor\ */}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00198}00198\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00199}00199\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00200}00200\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ dcoConst\ =\ *((\textcolor{keyword}{volatile}\ \textcolor{keyword}{const}\ \textcolor{keywordtype}{float}\ *)\ \&TLV-\/>DCOIR\_CONSTK\_RSEL04);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00201}00201\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ calVal\ =\ TLV-\/>DCOIR\_FCAL\_RSEL04;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00202}00202\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00203}00203\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00204}00204\ \ \ \ \ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ (uint32\_t)\ ((centeredFreq)}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00205}00205\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ (1}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00206}00206\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ -\/\ ((dcoConst\ *\ dcoTune)}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00207}00207\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ (8\ *\ (1\ +\ dcoConst\ *\ (768\ -\/\ calVal))))));}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00208}00208\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00209}00209\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00210}00210\ \ \ \ \ \textcolor{keywordflow}{case}\ CS\_CTL1\_SELM\_\_MODOSC:}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00211}00211\ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ \_\_MODCLK\ /\ dividerValue;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00212}00212\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00213}00213\ \ \ \ \ \textcolor{keywordflow}{case}\ CS\_CTL1\_SELM\_\_HFXTCLK:}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00214}00214\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(BITBAND\_PERI(CS-\/>IFG,\ CS\_IFG\_HFXTIFG\_OFS))}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00215}00215\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00216}00216\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Clear\ interrupt\ flag}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00217}00217\ \ \ \ \ \ \ \ \ \ \ \ \ CS-\/>KEY\ =\ CS\_KEY\_VAL;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00218}00218\ \ \ \ \ \ \ \ \ \ \ \ \ CS-\/>CLRIFG\ |=\ CS\_CLRIFG\_CLR\_HFXTIFG;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00219}00219\ \ \ \ \ \ \ \ \ \ \ \ \ CS-\/>KEY\ =\ 1;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00220}00220\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00221}00221\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(BITBAND\_PERI(CS-\/>IFG,\ CS\_IFG\_HFXTIFG\_OFS))}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00222}00222\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00223}00223\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(BITBAND\_PERI(CS-\/>CLKEN,\ CS\_CLKEN\_REFOFSEL\_OFS))}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00224}00224\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00225}00225\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ (128000\ /\ dividerValue);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00226}00226\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00227}00227\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00228}00228\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00229}00229\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ (32000\ /\ dividerValue);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00230}00230\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00231}00231\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00232}00232\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00233}00233\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00234}00234\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ \_\_HFXT\ /\ dividerValue;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00235}00235\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00236}00236\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00237}00237\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00238}00238\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00239}00239\ \ \ \ \ \ \ \ \ \ \ \ \ SystemCoreClock\ =\ \_\_HFXT\ /\ dividerValue;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00240}00240\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00241}00241\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00242}00242\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00243}00243\ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00244}00244\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00262}00262\ \textcolor{keywordtype}{void}\ SystemInit(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00263}00263\ \{}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00264}00264\ \ \ \ \ \textcolor{comment}{//\ Enable\ FPU\ if\ used}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00265}00265\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\_\_FPU\_USED\ ==\ 1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{//\ \_\_FPU\_USED\ is\ defined\ in\ core\_cm4.h}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00266}00266\ \ \ \ \ SCB-\/>CPACR\ |=\ ((3UL\ <<\ 10\ *\ 2)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Set\ CP10\ Full\ Access}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00267}00267\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3UL\ <<\ 11\ *\ 2));\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Set\ CP11\ Full\ Access}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00268}00268\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00270}00270\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\_\_HALT\_WDT\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00271}00271\ \ \ \ \ WDT\_A-\/>CTL\ =\ WDT\_A\_CTL\_PW\ |\ WDT\_A\_CTL\_HOLD;\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Halt\ the\ WDT}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00272}00272\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00273}00273\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00274}00274\ \ \ \ \ SYSCTL-\/>SRAM\_BANKEN\ =\ SYSCTL\_SRAM\_BANKEN\_BNK7\_EN;\ \ \ \ \ \ \textcolor{comment}{//\ Enable\ all\ SRAM\ banks}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00275}00275\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00276}00276\ \textcolor{preprocessor}{\ \ \ \ \#if\ (\_\_SYSTEM\_CLOCK\ ==\ 1500000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{//\ 1.5\ MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00277}00277\ \ \ \ \ \textcolor{comment}{//\ Default\ VCORE\ is\ LDO\ VCORE0\ so\ no\ change\ necessary}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00278}00278\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00279}00279\ \ \ \ \ \textcolor{comment}{//\ Switches\ LDO\ VCORE0\ to\ DCDC\ VCORE0\ if\ requested}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00280}00280\ \textcolor{preprocessor}{\ \ \ \ \#if\ \_\_REGULATOR}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00281}00281\ \ \ \ \ \textcolor{keywordflow}{while}((PCM-\/>CTL1\ \&\ PCM\_CTL1\_PMR\_BUSY));}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00282}00282\ \ \ \ \ PCM-\/>CTL0\ =\ PCM\_CTL0\_KEY\_VAL\ |\ PCM\_CTL0\_AMR\_4;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00283}00283\ \ \ \ \ \textcolor{keywordflow}{while}((PCM-\/>CTL1\ \&\ PCM\_CTL1\_PMR\_BUSY));}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00284}00284\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00285}00285\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00286}00286\ \ \ \ \ \textcolor{comment}{//\ No\ flash\ wait\ states\ necessary}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00287}00287\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00288}00288\ \ \ \ \ \textcolor{comment}{//\ DCO\ =\ 1.5\ MHz;\ MCLK\ =\ source}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00289}00289\ \ \ \ \ CS-\/>KEY\ =\ CS\_KEY\_VAL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Unlock\ CS\ module\ for\ register\ access}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00290}00290\ \ \ \ \ CS-\/>CTL0\ =\ CS\_CTL0\_DCORSEL\_0;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Set\ DCO\ to\ 1.5MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00291}00291\ \ \ \ \ CS-\/>CTL1\ =\ (CS-\/>CTL1\ \&\ \string~(CS\_CTL1\_SELM\_MASK\ |\ CS\_CTL1\_DIVM\_MASK))\ |\ CS\_CTL1\_SELM\_\_DCOCLK;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00292}00292\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Select\ MCLK\ as\ DCO\ source}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00293}00293\ \ \ \ \ CS-\/>KEY\ =\ 0;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00294}00294\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00295}00295\ \ \ \ \ \textcolor{comment}{//\ Set\ Flash\ Bank\ read\ buffering}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00296}00296\ \ \ \ \ FLCTL-\/>BANK0\_RDCTL\ =\ FLCTL-\/>BANK0\_RDCTL\ \&\ \string~(FLCTL\_BANK0\_RDCTL\_BUFD\ |\ FLCTL\_BANK0\_RDCTL\_BUFI);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00297}00297\ \ \ \ \ FLCTL-\/>BANK1\_RDCTL\ =\ FLCTL-\/>BANK1\_RDCTL\ \&\ \string~(FLCTL\_BANK1\_RDCTL\_BUFD\ |\ FLCTL\_BANK1\_RDCTL\_BUFI);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00298}00298\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00299}00299\ \textcolor{preprocessor}{\ \ \ \ \#elif\ (\_\_SYSTEM\_CLOCK\ ==\ 3000000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{//\ 3\ MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00300}00300\ \ \ \ \ \textcolor{comment}{//\ Default\ VCORE\ is\ LDO\ VCORE0\ so\ no\ change\ necessary}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00301}00301\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00302}00302\ \ \ \ \ \textcolor{comment}{//\ Switches\ LDO\ VCORE0\ to\ DCDC\ VCORE0\ if\ requested}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00303}00303\ \textcolor{preprocessor}{\ \ \ \ \#if\ \_\_REGULATOR}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00304}00304\ \ \ \ \ \textcolor{keywordflow}{while}(PCM-\/>CTL1\ \&\ PCM\_CTL1\_PMR\_BUSY);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00305}00305\ \ \ \ \ PCM-\/>CTL0\ =\ PCM\_CTL0\_KEY\_VAL\ |\ PCM\_CTL0\_AMR\_4;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00306}00306\ \ \ \ \ \textcolor{keywordflow}{while}(PCM-\/>CTL1\ \&\ PCM\_CTL1\_PMR\_BUSY);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00307}00307\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00308}00308\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00309}00309\ \ \ \ \ \textcolor{comment}{//\ No\ flash\ wait\ states\ necessary}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00310}00310\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00311}00311\ \ \ \ \ \textcolor{comment}{//\ DCO\ =\ 3\ MHz;\ MCLK\ =\ source}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00312}00312\ \ \ \ \ CS-\/>KEY\ =\ CS\_KEY\_VAL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Unlock\ CS\ module\ for\ register\ access}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00313}00313\ \ \ \ \ CS-\/>CTL0\ =\ CS\_CTL0\_DCORSEL\_1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Set\ DCO\ to\ 1.5MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00314}00314\ \ \ \ \ CS-\/>CTL1\ =\ (CS-\/>CTL1\ \&\ \string~(CS\_CTL1\_SELM\_MASK\ |\ CS\_CTL1\_DIVM\_MASK))\ |\ CS\_CTL1\_SELM\_\_DCOCLK;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00315}00315\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Select\ MCLK\ as\ DCO\ source}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00316}00316\ \ \ \ \ CS-\/>KEY\ =\ 0;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00317}00317\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00318}00318\ \ \ \ \ \textcolor{comment}{//\ Set\ Flash\ Bank\ read\ buffering}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00319}00319\ \ \ \ \ FLCTL-\/>BANK0\_RDCTL\ =\ FLCTL-\/>BANK0\_RDCTL\ \&\ \string~(FLCTL\_BANK0\_RDCTL\_BUFD\ |\ FLCTL\_BANK0\_RDCTL\_BUFI);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00320}00320\ \ \ \ \ FLCTL-\/>BANK1\_RDCTL\ =\ FLCTL-\/>BANK1\_RDCTL\ \&\ \string~(FLCTL\_BANK1\_RDCTL\_BUFD\ |\ FLCTL\_BANK1\_RDCTL\_BUFI);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00321}00321\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00322}00322\ \textcolor{preprocessor}{\ \ \ \ \#elif\ (\_\_SYSTEM\_CLOCK\ ==\ 12000000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{//\ 12\ MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00323}00323\ \ \ \ \ \textcolor{comment}{//\ Default\ VCORE\ is\ LDO\ VCORE0\ so\ no\ change\ necessary}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00324}00324\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00325}00325\ \ \ \ \ \textcolor{comment}{//\ Switches\ LDO\ VCORE0\ to\ DCDC\ VCORE0\ if\ requested}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00326}00326\ \textcolor{preprocessor}{\ \ \ \ \#if\ \_\_REGULATOR}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00327}00327\ \ \ \ \ \textcolor{keywordflow}{while}((PCM-\/>CTL1\ \&\ PCM\_CTL1\_PMR\_BUSY));}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00328}00328\ \ \ \ \ PCM-\/>CTL0\ =\ PCM\_CTL0\_KEY\_VAL\ |\ PCM\_CTL0\_AMR\_4;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00329}00329\ \ \ \ \ \textcolor{keywordflow}{while}((PCM-\/>CTL1\ \&\ PCM\_CTL1\_PMR\_BUSY));}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00330}00330\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00331}00331\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00332}00332\ \ \ \ \ \textcolor{comment}{//\ No\ flash\ wait\ states\ necessary}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00333}00333\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00334}00334\ \ \ \ \ \textcolor{comment}{//\ DCO\ =\ 12\ MHz;\ MCLK\ =\ source}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00335}00335\ \ \ \ \ CS-\/>KEY\ =\ CS\_KEY\_VAL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Unlock\ CS\ module\ for\ register\ access}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00336}00336\ \ \ \ \ CS-\/>CTL0\ =\ CS\_CTL0\_DCORSEL\_3;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Set\ DCO\ to\ 12MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00337}00337\ \ \ \ \ CS-\/>CTL1\ =\ (CS-\/>CTL1\ \&\ \string~(CS\_CTL1\_SELM\_MASK\ |\ CS\_CTL1\_DIVM\_MASK))\ |\ CS\_CTL1\_SELM\_\_DCOCLK;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00338}00338\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Select\ MCLK\ as\ DCO\ source}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00339}00339\ \ \ \ \ CS-\/>KEY\ =\ 0;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00340}00340\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00341}00341\ \ \ \ \ \textcolor{comment}{//\ Set\ Flash\ Bank\ read\ buffering}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00342}00342\ \ \ \ \ FLCTL-\/>BANK0\_RDCTL\ =\ FLCTL-\/>BANK0\_RDCTL\ \&\ \string~(FLCTL\_BANK0\_RDCTL\_BUFD\ |\ FLCTL\_BANK0\_RDCTL\_BUFI);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00343}00343\ \ \ \ \ FLCTL-\/>BANK1\_RDCTL\ =\ FLCTL-\/>BANK1\_RDCTL\ \&\ \string~(FLCTL\_BANK1\_RDCTL\_BUFD\ |\ FLCTL\_BANK1\_RDCTL\_BUFI);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00344}00344\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00345}00345\ \textcolor{preprocessor}{\ \ \ \ \#elif\ (\_\_SYSTEM\_CLOCK\ ==\ 24000000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{//\ 24\ MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00346}00346\ \ \ \ \ \textcolor{comment}{//\ Default\ VCORE\ is\ LDO\ VCORE0\ so\ no\ change\ necessary}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00347}00347\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00348}00348\ \ \ \ \ \textcolor{comment}{//\ Switches\ LDO\ VCORE0\ to\ DCDC\ VCORE0\ if\ requested}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00349}00349\ \textcolor{preprocessor}{\ \ \ \ \#if\ \_\_REGULATOR}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00350}00350\ \ \ \ \ \textcolor{keywordflow}{while}((PCM-\/>CTL1\ \&\ PCM\_CTL1\_PMR\_BUSY));}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00351}00351\ \ \ \ \ PCM-\/>CTL0\ =\ PCM\_CTL0\_KEY\_VAL\ |\ PCM\_CTL0\_AMR\_4;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00352}00352\ \ \ \ \ \textcolor{keywordflow}{while}((PCM-\/>CTL1\ \&\ PCM\_CTL1\_PMR\_BUSY));}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00353}00353\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00355}00355\ \ \ \ \ \textcolor{comment}{//\ 1\ flash\ wait\ state\ (BANK0\ VCORE0\ max\ is\ 12\ MHz)}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00356}00356\ \ \ \ \ FLCTL-\/>BANK0\_RDCTL\ =\ (FLCTL-\/>BANK0\_RDCTL\ \&\ \string~FLCTL\_BANK0\_RDCTL\_WAIT\_MASK)\ |\ FLCTL\_BANK0\_RDCTL\_WAIT\_1;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00357}00357\ \ \ \ \ FLCTL-\/>BANK1\_RDCTL\ =\ (FLCTL-\/>BANK1\_RDCTL\ \&\ \string~FLCTL\_BANK1\_RDCTL\_WAIT\_MASK)\ |\ FLCTL\_BANK1\_RDCTL\_WAIT\_1;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00358}00358\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00359}00359\ \ \ \ \ \textcolor{comment}{//\ DCO\ =\ 24\ MHz;\ MCLK\ =\ source}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00360}00360\ \ \ \ \ CS-\/>KEY\ =\ CS\_KEY\_VAL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Unlock\ CS\ module\ for\ register\ access}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00361}00361\ \ \ \ \ CS-\/>CTL0\ =\ CS\_CTL0\_DCORSEL\_4;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Set\ DCO\ to\ 24MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00362}00362\ \ \ \ \ CS-\/>CTL1\ =\ (CS-\/>CTL1\ \&\ \string~(CS\_CTL1\_SELM\_MASK\ |\ CS\_CTL1\_DIVM\_MASK))\ |\ CS\_CTL1\_SELM\_\_DCOCLK;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00363}00363\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Select\ MCLK\ as\ DCO\ source}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00364}00364\ \ \ \ \ CS-\/>KEY\ =\ 0;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00365}00365\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00366}00366\ \ \ \ \ \textcolor{comment}{//\ Set\ Flash\ Bank\ read\ buffering}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00367}00367\ \ \ \ \ FLCTL-\/>BANK0\_RDCTL\ =\ FLCTL-\/>BANK0\_RDCTL\ |\ (FLCTL\_BANK0\_RDCTL\_BUFD\ |\ FLCTL\_BANK0\_RDCTL\_BUFI);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00368}00368\ \ \ \ \ FLCTL-\/>BANK1\_RDCTL\ =\ FLCTL-\/>BANK1\_RDCTL\ \&\ \string~(FLCTL\_BANK1\_RDCTL\_BUFD\ |\ FLCTL\_BANK1\_RDCTL\_BUFI);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00369}00369\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00370}00370\ \textcolor{preprocessor}{\ \ \ \ \#elif\ (\_\_SYSTEM\_CLOCK\ ==\ 48000000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{//\ 48\ MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00371}00371\ \ \ \ \ \textcolor{comment}{//\ Switches\ LDO\ VCORE0\ to\ LDO\ VCORE1;\ mandatory\ for\ 48\ MHz\ setting}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00372}00372\ \ \ \ \ \textcolor{keywordflow}{while}((PCM-\/>CTL1\ \&\ PCM\_CTL1\_PMR\_BUSY));}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00373}00373\ \ \ \ \ PCM-\/>CTL0\ =\ PCM\_CTL0\_KEY\_VAL\ |\ PCM\_CTL0\_AMR\_1;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00374}00374\ \ \ \ \ \textcolor{keywordflow}{while}((PCM-\/>CTL1\ \&\ PCM\_CTL1\_PMR\_BUSY));}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00375}00375\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00376}00376\ \ \ \ \ \textcolor{comment}{//\ Switches\ LDO\ VCORE1\ to\ DCDC\ VCORE1\ if\ requested}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00377}00377\ \textcolor{preprocessor}{\ \ \ \ \#if\ \_\_REGULATOR}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00378}00378\ \ \ \ \ \textcolor{keywordflow}{while}((PCM-\/>CTL1\ \&\ PCM\_CTL1\_PMR\_BUSY));}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00379}00379\ \ \ \ \ PCM-\/>CTL0\ =\ PCM\_CTL0\_KEY\_VAL\ |\ PCM\_CTL0\_AMR\_5;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00380}00380\ \ \ \ \ \textcolor{keywordflow}{while}((PCM-\/>CTL1\ \&\ PCM\_CTL1\_PMR\_BUSY));}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00381}00381\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00382}00382\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00383}00383\ \ \ \ \ \textcolor{comment}{//\ 1\ flash\ wait\ states\ (BANK0\ VCORE1\ max\ is\ 16\ MHz,\ BANK1\ VCORE1\ max\ is\ 32\ MHz)}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00384}00384\ \ \ \ \ FLCTL-\/>BANK0\_RDCTL\ =\ (FLCTL-\/>BANK0\_RDCTL\ \&\ \string~FLCTL\_BANK0\_RDCTL\_WAIT\_MASK)\ |\ FLCTL\_BANK0\_RDCTL\_WAIT\_1;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00385}00385\ \ \ \ \ FLCTL-\/>BANK1\_RDCTL\ =\ (FLCTL-\/>BANK1\_RDCTL\ \&\ \string~FLCTL\_BANK1\_RDCTL\_WAIT\_MASK)\ |\ FLCTL\_BANK1\_RDCTL\_WAIT\_1;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00386}00386\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00387}00387\ \ \ \ \ \textcolor{comment}{//\ DCO\ =\ 48\ MHz;\ MCLK\ =\ source}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00388}00388\ \ \ \ \ CS-\/>KEY\ =\ CS\_KEY\_VAL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Unlock\ CS\ module\ for\ register\ access}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00389}00389\ \ \ \ \ CS-\/>CTL0\ =\ CS\_CTL0\_DCORSEL\_5;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Set\ DCO\ to\ 48MHz}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00390}00390\ \ \ \ \ CS-\/>CTL1\ =\ (CS-\/>CTL1\ \&\ \string~(CS\_CTL1\_SELM\_MASK\ |\ CS\_CTL1\_DIVM\_MASK))\ |\ CS\_CTL1\_SELM\_\_DCOCLK;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00391}00391\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ Select\ MCLK\ as\ DCO\ source}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00392}00392\ \ \ \ \ CS-\/>KEY\ =\ 0;}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00393}00393\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00394}00394\ \ \ \ \ \textcolor{comment}{//\ Set\ Flash\ Bank\ read\ buffering}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00395}00395\ \ \ \ \ FLCTL-\/>BANK0\_RDCTL\ =\ FLCTL-\/>BANK0\_RDCTL\ |\ (FLCTL\_BANK0\_RDCTL\_BUFD\ |\ FLCTL\_BANK0\_RDCTL\_BUFI);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00396}00396\ \ \ \ \ FLCTL-\/>BANK1\_RDCTL\ =\ FLCTL-\/>BANK1\_RDCTL\ |\ (FLCTL\_BANK1\_RDCTL\_BUFD\ |\ FLCTL\_BANK1\_RDCTL\_BUFI);}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00397}00397\ \textcolor{preprocessor}{\ \ \ \ \#endif}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00398}00398\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00399}00399\ \}}
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00400}00400\ }
\DoxyCodeLine{\Hypertarget{system__msp432p401r_8c_source_l00401}00401\ }

\end{DoxyCode}
