

================================================================
== Vitis HLS Report for 'generic_erf_float_s'
================================================================
* Date:           Tue Oct 14 10:11:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 1, D = 76, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.05>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:429]   --->   Operation 77 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 78 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%fp_x_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 79 'partselect' 'fp_x_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%fp_x_sig_V = trunc i32 %data_V"   --->   Operation 80 'trunc' 'fp_x_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ix = trunc i32 %data_V"   --->   Operation 81 'trunc' 'ix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.84ns)   --->   "%icmp_ln40 = icmp_ne  i8 %fp_x_exp_V, i8 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fpclassify.h:40]   --->   Operation 82 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.05ns)   --->   "%icmp_ln1019 = icmp_eq  i23 %fp_x_sig_V, i23 0"   --->   Operation 83 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.28ns)   --->   "%or_ln40 = or i1 %icmp_ln40, i1 %icmp_ln1019" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fpclassify.h:40]   --->   Operation 84 'or' 'or_ln40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.77ns)   --->   "%br_ln40 = br i1 %or_ln40, void %cleanup216, void %if.end" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fpclassify.h:40]   --->   Operation 85 'br' 'br_ln40' <Predicate = true> <Delay = 0.77>
ST_1 : Operation 86 [1/1] (0.99ns)   --->   "%icmp_ln444 = icmp_ugt  i31 %ix, i31 2139095039" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:444]   --->   Operation 86 'icmp' 'icmp_ln444' <Predicate = (or_ln40)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln444 = br i1 %icmp_ln444, void %if.end8, void %if.then4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:444]   --->   Operation 87 'br' 'br_ln444' <Predicate = (or_ln40)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.99ns)   --->   "%icmp_ln452 = icmp_ult  i31 %ix, i31 1062731776" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:452]   --->   Operation 88 'icmp' 'icmp_ln452' <Predicate = (or_ln40 & !icmp_ln444)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln452 = br i1 %icmp_ln452, void %if.end52, void %if.then10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:452]   --->   Operation 89 'br' 'br_ln452' <Predicate = (or_ln40 & !icmp_ln444)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.99ns)   --->   "%icmp_ln475 = icmp_ult  i31 %ix, i31 1067450368" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:475]   --->   Operation 90 'icmp' 'icmp_ln475' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 91 'bitselect' 'tmp_4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %icmp_ln475, void %if.end103, void %if.then54" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:475]   --->   Operation 92 'br' 'br_ln475' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.99ns)   --->   "%icmp_ln495 = icmp_ugt  i31 %ix, i31 1086324735" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:495]   --->   Operation 93 'icmp' 'icmp_ln495' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln495 = br i1 %icmp_ln495, void %if.end109_ifconv, void %if.then105" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:495]   --->   Operation 94 'br' 'br_ln495' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %ix"   --->   Operation 95 'bitconcatenate' 'p_Result_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%dc = bitcast i32 %p_Result_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:356]   --->   Operation 96 'bitcast' 'dc' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 0.00>
ST_1 : Operation 97 [3/3] (7.01ns)   --->   "%mul25 = fmul i32 %dc, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499]   --->   Operation 97 'fmul' 'mul25' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.99ns)   --->   "%icmp_ln500 = icmp_ult  i31 %ix, i31 1077336942" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:500]   --->   Operation 98 'icmp' 'icmp_ln500' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %data_V, i32 12, i32 30"   --->   Operation 99 'partselect' 'tmp_3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i19.i12, i1 0, i19 %tmp_3, i12 0"   --->   Operation 100 'bitconcatenate' 'p_Result_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%z_2 = bitcast i32 %p_Result_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:356]   --->   Operation 101 'bitcast' 'z_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln545 = or i32 %p_Result_2, i32 2147483648" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 102 'or' 'or_ln545' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln545 = bitcast i32 %or_ln545" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 103 'bitcast' 'bitcast_ln545' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 0.00>
ST_1 : Operation 104 [3/3] (7.01ns)   --->   "%mul54 = fmul i32 %z_2, i32 %bitcast_ln545" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 104 'fmul' 'mul54' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [4/4] (6.43ns)   --->   "%sub5 = fsub i32 %z_2, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 105 'fsub' 'sub5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [4/4] (6.43ns)   --->   "%add19 = fadd i32 %z_2, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 106 'fadd' 'add19' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %ix"   --->   Operation 107 'bitconcatenate' 'p_Result_s' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln356 = bitcast i32 %p_Result_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:356]   --->   Operation 108 'bitcast' 'bitcast_ln356' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 109 [4/4] (6.43ns)   --->   "%s_1 = fadd i32 %bitcast_ln356, i32 -1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:477]   --->   Operation 109 'fadd' 's_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln493 = br i1 %tmp_4, void %if.then86, void %if.else89" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 110 'br' 'br_ln493' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.99ns)   --->   "%icmp_ln454 = icmp_ult  i31 %ix, i31 830472192" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:454]   --->   Operation 111 'icmp' 'icmp_ln454' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln454 = br i1 %icmp_ln454, void %if.end21, void %if.then14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:454]   --->   Operation 112 'br' 'br_ln454' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452)> <Delay = 0.00>
ST_1 : Operation 113 [3/3] (7.01ns)   --->   "%z = fmul i32 %x_read, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:459]   --->   Operation 113 'fmul' 'z' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [3/3] (7.01ns)   --->   "%mul = fmul i32 %x_read, i32 8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 114 'fmul' 'mul' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %x_read, i32 1.02703" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 115 'fmul' 'mul1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.99ns)   --->   "%icmp_ln446 = icmp_sgt  i32 %data_V, i32 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:446]   --->   Operation 116 'icmp' 'icmp_ln446' <Predicate = (or_ln40 & icmp_ln444)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [9/9] (7.05ns)   --->   "%div = fdiv i32 1, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 117 'fdiv' 'div' <Predicate = (or_ln40 & icmp_ln444)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln446 = br i1 %icmp_ln446, void %if.else, void %if.then6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:446]   --->   Operation 118 'br' 'br_ln446' <Predicate = (or_ln40 & icmp_ln444)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 119 [2/3] (7.01ns)   --->   "%mul25 = fmul i32 %dc, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499]   --->   Operation 119 'fmul' 'mul25' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [2/3] (7.01ns)   --->   "%mul54 = fmul i32 %z_2, i32 %bitcast_ln545" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 120 'fmul' 'mul54' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [3/4] (6.43ns)   --->   "%sub5 = fsub i32 %z_2, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 121 'fsub' 'sub5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [3/4] (6.43ns)   --->   "%add19 = fadd i32 %z_2, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 122 'fadd' 'add19' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [3/4] (6.43ns)   --->   "%s_1 = fadd i32 %bitcast_ln356, i32 -1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:477]   --->   Operation 123 'fadd' 's_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [2/3] (7.01ns)   --->   "%z = fmul i32 %x_read, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:459]   --->   Operation 124 'fmul' 'z' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [2/3] (7.01ns)   --->   "%mul = fmul i32 %x_read, i32 8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 125 'fmul' 'mul' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %x_read, i32 1.02703" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 126 'fmul' 'mul1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [8/9] (7.05ns)   --->   "%div = fdiv i32 1, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 127 'fdiv' 'div' <Predicate = (or_ln40 & icmp_ln444)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 128 [1/3] (7.01ns)   --->   "%mul25 = fmul i32 %dc, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499]   --->   Operation 128 'fmul' 'mul25' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/3] (7.01ns)   --->   "%mul54 = fmul i32 %z_2, i32 %bitcast_ln545" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 129 'fmul' 'mul54' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [2/4] (6.43ns)   --->   "%sub5 = fsub i32 %z_2, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 130 'fsub' 'sub5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [2/4] (6.43ns)   --->   "%add19 = fadd i32 %z_2, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 131 'fadd' 'add19' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [2/4] (6.43ns)   --->   "%s_1 = fadd i32 %bitcast_ln356, i32 -1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:477]   --->   Operation 132 'fadd' 's_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/3] (7.01ns)   --->   "%z = fmul i32 %x_read, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:459]   --->   Operation 133 'fmul' 'z' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/3] (7.01ns)   --->   "%mul = fmul i32 %x_read, i32 8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 134 'fmul' 'mul' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %x_read, i32 1.02703" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 135 'fmul' 'mul1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [7/9] (7.05ns)   --->   "%div = fdiv i32 1, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 136 'fdiv' 'div' <Predicate = (or_ln40 & icmp_ln444)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 137 [9/9] (7.05ns)   --->   "%s_2 = fdiv i32 1, i32 %mul25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499]   --->   Operation 137 'fdiv' 's_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [4/4] (6.43ns)   --->   "%x_assign = fadd i32 %mul54, i32 -0.5625" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 138 'fadd' 'x_assign' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/4] (6.43ns)   --->   "%sub5 = fsub i32 %z_2, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 139 'fsub' 'sub5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/4] (6.43ns)   --->   "%add19 = fadd i32 %z_2, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 140 'fadd' 'add19' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/4] (6.43ns)   --->   "%s_1 = fadd i32 %bitcast_ln356, i32 -1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:477]   --->   Operation 141 'fadd' 's_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [3/3] (7.01ns)   --->   "%mul4 = fmul i32 %z, i32 -0.325042" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464]   --->   Operation 142 'fmul' 'mul4' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [3/3] (7.01ns)   --->   "%z2 = fmul i32 %z, i32 %z" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464]   --->   Operation 143 'fmul' 'z2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [3/3] (7.01ns)   --->   "%mul6 = fmul i32 %z, i32 -0.00577027" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465]   --->   Operation 144 'fmul' 'mul6' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [3/3] (7.01ns)   --->   "%mul8 = fmul i32 %z, i32 0.397917" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466]   --->   Operation 145 'fmul' 'mul8' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [3/3] (7.01ns)   --->   "%mul9 = fmul i32 %z, i32 0.00508131" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467]   --->   Operation 146 'fmul' 'mul9' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [3/3] (7.01ns)   --->   "%mul3 = fmul i32 %z, i32 -3.96023e-06" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468]   --->   Operation 147 'fmul' 'mul3' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %mul, i32 %mul1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 148 'fadd' 'add1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [6/9] (7.05ns)   --->   "%div = fdiv i32 1, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 149 'fdiv' 'div' <Predicate = (or_ln40 & icmp_ln444)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 150 [8/9] (7.05ns)   --->   "%s_2 = fdiv i32 1, i32 %mul25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499]   --->   Operation 150 'fdiv' 's_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [3/4] (6.43ns)   --->   "%x_assign = fadd i32 %mul54, i32 -0.5625" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 151 'fadd' 'x_assign' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [3/3] (7.01ns)   --->   "%mul55 = fmul i32 %sub5, i32 %add19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 152 'fmul' 'mul55' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [3/3] (7.01ns)   --->   "%mul13 = fmul i32 %s_1, i32 0.414856" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482]   --->   Operation 153 'fmul' 'mul13' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [3/3] (7.01ns)   --->   "%s2_1 = fmul i32 %s_1, i32 %s_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482]   --->   Operation 154 'fmul' 's2_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [3/3] (7.01ns)   --->   "%mul14 = fmul i32 %s_1, i32 0.106421" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483]   --->   Operation 155 'fmul' 'mul14' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [3/3] (7.01ns)   --->   "%mul15 = fmul i32 %s_1, i32 0.318347" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484]   --->   Operation 156 'fmul' 'mul15' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [3/3] (7.01ns)   --->   "%mul16 = fmul i32 %s_1, i32 0.0718287" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485]   --->   Operation 157 'fmul' 'mul16' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [3/3] (7.01ns)   --->   "%mul17 = fmul i32 %s_1, i32 0.0354783" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486]   --->   Operation 158 'fmul' 'mul17' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [3/3] (7.01ns)   --->   "%mul18 = fmul i32 %s_1, i32 0.0136371" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487]   --->   Operation 159 'fmul' 'mul18' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [2/3] (7.01ns)   --->   "%mul4 = fmul i32 %z, i32 -0.325042" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464]   --->   Operation 160 'fmul' 'mul4' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [2/3] (7.01ns)   --->   "%z2 = fmul i32 %z, i32 %z" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464]   --->   Operation 161 'fmul' 'z2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [2/3] (7.01ns)   --->   "%mul6 = fmul i32 %z, i32 -0.00577027" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465]   --->   Operation 162 'fmul' 'mul6' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [2/3] (7.01ns)   --->   "%mul8 = fmul i32 %z, i32 0.397917" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466]   --->   Operation 163 'fmul' 'mul8' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [2/3] (7.01ns)   --->   "%mul9 = fmul i32 %z, i32 0.00508131" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467]   --->   Operation 164 'fmul' 'mul9' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [2/3] (7.01ns)   --->   "%mul3 = fmul i32 %z, i32 -3.96023e-06" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468]   --->   Operation 165 'fmul' 'mul3' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %mul, i32 %mul1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 166 'fadd' 'add1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [5/9] (7.05ns)   --->   "%div = fdiv i32 1, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 167 'fdiv' 'div' <Predicate = (or_ln40 & icmp_ln444)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 168 [7/9] (7.05ns)   --->   "%s_2 = fdiv i32 1, i32 %mul25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499]   --->   Operation 168 'fdiv' 's_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [2/4] (6.43ns)   --->   "%x_assign = fadd i32 %mul54, i32 -0.5625" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 169 'fadd' 'x_assign' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [2/3] (7.01ns)   --->   "%mul55 = fmul i32 %sub5, i32 %add19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 170 'fmul' 'mul55' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [2/3] (7.01ns)   --->   "%mul13 = fmul i32 %s_1, i32 0.414856" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482]   --->   Operation 171 'fmul' 'mul13' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [2/3] (7.01ns)   --->   "%s2_1 = fmul i32 %s_1, i32 %s_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482]   --->   Operation 172 'fmul' 's2_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [2/3] (7.01ns)   --->   "%mul14 = fmul i32 %s_1, i32 0.106421" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483]   --->   Operation 173 'fmul' 'mul14' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [2/3] (7.01ns)   --->   "%mul15 = fmul i32 %s_1, i32 0.318347" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484]   --->   Operation 174 'fmul' 'mul15' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [2/3] (7.01ns)   --->   "%mul16 = fmul i32 %s_1, i32 0.0718287" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485]   --->   Operation 175 'fmul' 'mul16' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [2/3] (7.01ns)   --->   "%mul17 = fmul i32 %s_1, i32 0.0354783" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486]   --->   Operation 176 'fmul' 'mul17' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [2/3] (7.01ns)   --->   "%mul18 = fmul i32 %s_1, i32 0.0136371" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487]   --->   Operation 177 'fmul' 'mul18' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/3] (7.01ns)   --->   "%mul4 = fmul i32 %z, i32 -0.325042" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464]   --->   Operation 178 'fmul' 'mul4' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/3] (7.01ns)   --->   "%z2 = fmul i32 %z, i32 %z" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464]   --->   Operation 179 'fmul' 'z2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/3] (7.01ns)   --->   "%mul6 = fmul i32 %z, i32 -0.00577027" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465]   --->   Operation 180 'fmul' 'mul6' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/3] (7.01ns)   --->   "%mul8 = fmul i32 %z, i32 0.397917" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466]   --->   Operation 181 'fmul' 'mul8' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/3] (7.01ns)   --->   "%mul9 = fmul i32 %z, i32 0.00508131" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467]   --->   Operation 182 'fmul' 'mul9' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/3] (7.01ns)   --->   "%mul3 = fmul i32 %z, i32 -3.96023e-06" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468]   --->   Operation 183 'fmul' 'mul3' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %mul, i32 %mul1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 184 'fadd' 'add1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [4/9] (7.05ns)   --->   "%div = fdiv i32 1, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 185 'fdiv' 'div' <Predicate = (or_ln40 & icmp_ln444)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 186 [6/9] (7.05ns)   --->   "%s_2 = fdiv i32 1, i32 %mul25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499]   --->   Operation 186 'fdiv' 's_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/4] (6.43ns)   --->   "%x_assign = fadd i32 %mul54, i32 -0.5625" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 187 'fadd' 'x_assign' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/3] (7.01ns)   --->   "%mul55 = fmul i32 %sub5, i32 %add19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 188 'fmul' 'mul55' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/3] (7.01ns)   --->   "%mul13 = fmul i32 %s_1, i32 0.414856" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482]   --->   Operation 189 'fmul' 'mul13' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/3] (7.01ns)   --->   "%s2_1 = fmul i32 %s_1, i32 %s_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482]   --->   Operation 190 'fmul' 's2_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/3] (7.01ns)   --->   "%mul14 = fmul i32 %s_1, i32 0.106421" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483]   --->   Operation 191 'fmul' 'mul14' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/3] (7.01ns)   --->   "%mul15 = fmul i32 %s_1, i32 0.318347" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484]   --->   Operation 192 'fmul' 'mul15' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/3] (7.01ns)   --->   "%mul16 = fmul i32 %s_1, i32 0.0718287" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485]   --->   Operation 193 'fmul' 'mul16' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/3] (7.01ns)   --->   "%mul17 = fmul i32 %s_1, i32 0.0354783" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486]   --->   Operation 194 'fmul' 'mul17' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/3] (7.01ns)   --->   "%mul18 = fmul i32 %s_1, i32 0.0136371" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487]   --->   Operation 195 'fmul' 'mul18' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [4/4] (6.43ns)   --->   "%r1 = fadd i32 %mul4, i32 0.128379" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464]   --->   Operation 196 'fadd' 'r1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [4/4] (6.43ns)   --->   "%r2 = fadd i32 %mul6, i32 -0.0284817" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465]   --->   Operation 197 'fadd' 'r2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [3/3] (7.01ns)   --->   "%z4 = fmul i32 %z2, i32 %z2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465]   --->   Operation 198 'fmul' 'z4' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [4/4] (6.43ns)   --->   "%s1 = fadd i32 %mul8, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466]   --->   Operation 199 'fadd' 's1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [4/4] (6.43ns)   --->   "%s2 = fadd i32 %mul9, i32 0.0650223" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467]   --->   Operation 200 'fadd' 's2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [4/4] (6.43ns)   --->   "%s3 = fadd i32 %mul3, i32 0.000132495" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468]   --->   Operation 201 'fadd' 's3' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %mul, i32 %mul1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 202 'fadd' 'add1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [3/9] (7.05ns)   --->   "%div = fdiv i32 1, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 203 'fdiv' 'div' <Predicate = (or_ln40 & icmp_ln444)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 204 [5/9] (7.05ns)   --->   "%s_2 = fdiv i32 1, i32 %mul25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499]   --->   Operation 204 'fdiv' 's_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [4/4] (6.43ns)   --->   "%P1 = fadd i32 %mul13, i32 -0.00236212" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482]   --->   Operation 205 'fadd' 'P1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [4/4] (6.43ns)   --->   "%Q1 = fadd i32 %mul14, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483]   --->   Operation 206 'fadd' 'Q1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [3/3] (7.01ns)   --->   "%s4 = fmul i32 %s2_1, i32 %s2_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483]   --->   Operation 207 'fmul' 's4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [4/4] (6.43ns)   --->   "%P2 = fadd i32 %mul15, i32 -0.372208" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484]   --->   Operation 208 'fadd' 'P2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [4/4] (6.43ns)   --->   "%Q2 = fadd i32 %mul16, i32 0.540398" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485]   --->   Operation 209 'fadd' 'Q2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [4/4] (6.43ns)   --->   "%P3 = fadd i32 %mul17, i32 -0.110895" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486]   --->   Operation 210 'fadd' 'P3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [4/4] (6.43ns)   --->   "%Q3 = fadd i32 %mul18, i32 0.126171" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487]   --->   Operation 211 'fadd' 'Q3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [3/4] (6.43ns)   --->   "%r1 = fadd i32 %mul4, i32 0.128379" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464]   --->   Operation 212 'fadd' 'r1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [3/4] (6.43ns)   --->   "%r2 = fadd i32 %mul6, i32 -0.0284817" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465]   --->   Operation 213 'fadd' 'r2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [2/3] (7.01ns)   --->   "%z4 = fmul i32 %z2, i32 %z2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465]   --->   Operation 214 'fmul' 'z4' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [3/4] (6.43ns)   --->   "%s1 = fadd i32 %mul8, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466]   --->   Operation 215 'fadd' 's1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [3/4] (6.43ns)   --->   "%s2 = fadd i32 %mul9, i32 0.0650223" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467]   --->   Operation 216 'fadd' 's2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [3/4] (6.43ns)   --->   "%s3 = fadd i32 %mul3, i32 0.000132495" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468]   --->   Operation 217 'fadd' 's3' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [3/3] (7.01ns)   --->   "%mul2 = fmul i32 %add1, i32 0.125" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 218 'fmul' 'mul2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [2/9] (7.05ns)   --->   "%div = fdiv i32 1, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 219 'fdiv' 'div' <Predicate = (or_ln40 & icmp_ln444)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 220 [4/9] (7.05ns)   --->   "%s_2 = fdiv i32 1, i32 %mul25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499]   --->   Operation 220 'fdiv' 's_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [3/4] (6.43ns)   --->   "%P1 = fadd i32 %mul13, i32 -0.00236212" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482]   --->   Operation 221 'fadd' 'P1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [3/4] (6.43ns)   --->   "%Q1 = fadd i32 %mul14, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483]   --->   Operation 222 'fadd' 'Q1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [2/3] (7.01ns)   --->   "%s4 = fmul i32 %s2_1, i32 %s2_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483]   --->   Operation 223 'fmul' 's4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [3/4] (6.43ns)   --->   "%P2 = fadd i32 %mul15, i32 -0.372208" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484]   --->   Operation 224 'fadd' 'P2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [3/4] (6.43ns)   --->   "%Q2 = fadd i32 %mul16, i32 0.540398" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485]   --->   Operation 225 'fadd' 'Q2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [3/4] (6.43ns)   --->   "%P3 = fadd i32 %mul17, i32 -0.110895" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486]   --->   Operation 226 'fadd' 'P3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [3/4] (6.43ns)   --->   "%Q3 = fadd i32 %mul18, i32 0.126171" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487]   --->   Operation 227 'fadd' 'Q3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [2/4] (6.43ns)   --->   "%r1 = fadd i32 %mul4, i32 0.128379" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464]   --->   Operation 228 'fadd' 'r1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [2/4] (6.43ns)   --->   "%r2 = fadd i32 %mul6, i32 -0.0284817" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465]   --->   Operation 229 'fadd' 'r2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/3] (7.01ns)   --->   "%z4 = fmul i32 %z2, i32 %z2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465]   --->   Operation 230 'fmul' 'z4' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [2/4] (6.43ns)   --->   "%s1 = fadd i32 %mul8, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466]   --->   Operation 231 'fadd' 's1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [2/4] (6.43ns)   --->   "%s2 = fadd i32 %mul9, i32 0.0650223" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467]   --->   Operation 232 'fadd' 's2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [2/4] (6.43ns)   --->   "%s3 = fadd i32 %mul3, i32 0.000132495" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468]   --->   Operation 233 'fadd' 's3' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [2/3] (7.01ns)   --->   "%mul2 = fmul i32 %add1, i32 0.125" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 234 'fmul' 'mul2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/9] (7.05ns)   --->   "%div = fdiv i32 1, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 235 'fdiv' 'div' <Predicate = (or_ln40 & icmp_ln444)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 236 [3/9] (7.05ns)   --->   "%s_2 = fdiv i32 1, i32 %mul25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499]   --->   Operation 236 'fdiv' 's_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [2/4] (6.43ns)   --->   "%P1 = fadd i32 %mul13, i32 -0.00236212" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482]   --->   Operation 237 'fadd' 'P1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [2/4] (6.43ns)   --->   "%Q1 = fadd i32 %mul14, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483]   --->   Operation 238 'fadd' 'Q1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [1/3] (7.01ns)   --->   "%s4 = fmul i32 %s2_1, i32 %s2_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483]   --->   Operation 239 'fmul' 's4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [2/4] (6.43ns)   --->   "%P2 = fadd i32 %mul15, i32 -0.372208" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484]   --->   Operation 240 'fadd' 'P2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [2/4] (6.43ns)   --->   "%Q2 = fadd i32 %mul16, i32 0.540398" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485]   --->   Operation 241 'fadd' 'Q2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [2/4] (6.43ns)   --->   "%P3 = fadd i32 %mul17, i32 -0.110895" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486]   --->   Operation 242 'fadd' 'P3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [2/4] (6.43ns)   --->   "%Q3 = fadd i32 %mul18, i32 0.126171" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487]   --->   Operation 243 'fadd' 'Q3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [1/4] (6.43ns)   --->   "%r1 = fadd i32 %mul4, i32 0.128379" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464]   --->   Operation 244 'fadd' 'r1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [1/4] (6.43ns)   --->   "%r2 = fadd i32 %mul6, i32 -0.0284817" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465]   --->   Operation 245 'fadd' 'r2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 246 [1/4] (6.43ns)   --->   "%s1 = fadd i32 %mul8, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466]   --->   Operation 246 'fadd' 's1' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/4] (6.43ns)   --->   "%s2 = fadd i32 %mul9, i32 0.0650223" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467]   --->   Operation 247 'fadd' 's2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/4] (6.43ns)   --->   "%s3 = fadd i32 %mul3, i32 0.000132495" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468]   --->   Operation 248 'fadd' 's3' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [3/3] (7.01ns)   --->   "%mul7 = fmul i32 %z4, i32 -2.3763e-05" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 249 'fmul' 'mul7' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/3] (7.01ns)   --->   "%mul2 = fmul i32 %add1, i32 0.125" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 250 'fmul' 'mul2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [4/4] (6.43ns)   --->   "%sub = fadd i32 %div, i32 -1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:449]   --->   Operation 251 'fadd' 'sub' <Predicate = (or_ln40 & icmp_ln444 & !icmp_ln446)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [4/4] (6.43ns)   --->   "%add = fadd i32 %div, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 252 'fadd' 'add' <Predicate = (or_ln40 & icmp_ln444 & icmp_ln446)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 253 [2/9] (7.05ns)   --->   "%s_2 = fdiv i32 1, i32 %mul25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499]   --->   Operation 253 'fdiv' 's_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/4] (6.43ns)   --->   "%P1 = fadd i32 %mul13, i32 -0.00236212" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482]   --->   Operation 254 'fadd' 'P1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/4] (6.43ns)   --->   "%Q1 = fadd i32 %mul14, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483]   --->   Operation 255 'fadd' 'Q1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [1/4] (6.43ns)   --->   "%P2 = fadd i32 %mul15, i32 -0.372208" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484]   --->   Operation 256 'fadd' 'P2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [3/3] (7.01ns)   --->   "%s6 = fmul i32 %s4, i32 %s2_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484]   --->   Operation 257 'fmul' 's6' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/4] (6.43ns)   --->   "%Q2 = fadd i32 %mul16, i32 0.540398" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485]   --->   Operation 258 'fadd' 'Q2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/4] (6.43ns)   --->   "%P3 = fadd i32 %mul17, i32 -0.110895" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486]   --->   Operation 259 'fadd' 'P3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/4] (6.43ns)   --->   "%Q3 = fadd i32 %mul18, i32 0.126171" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487]   --->   Operation 260 'fadd' 'Q3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [3/3] (7.01ns)   --->   "%mul5 = fmul i32 %z2, i32 %r2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 261 'fmul' 'mul5' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [2/3] (7.01ns)   --->   "%mul7 = fmul i32 %z4, i32 -2.3763e-05" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 262 'fmul' 'mul7' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [3/3] (7.01ns)   --->   "%mul10 = fmul i32 %z2, i32 %s2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 263 'fmul' 'mul10' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [3/3] (7.01ns)   --->   "%mul11 = fmul i32 %z4, i32 %s3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 264 'fmul' 'mul11' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.77ns)   --->   "%br_ln456 = br void %cleanup216" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456]   --->   Operation 265 'br' 'br_ln456' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & icmp_ln454)> <Delay = 0.77>
ST_11 : Operation 266 [3/4] (6.43ns)   --->   "%sub = fadd i32 %div, i32 -1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:449]   --->   Operation 266 'fadd' 'sub' <Predicate = (or_ln40 & icmp_ln444 & !icmp_ln446)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [3/4] (6.43ns)   --->   "%add = fadd i32 %div, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 267 'fadd' 'add' <Predicate = (or_ln40 & icmp_ln444 & icmp_ln446)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 268 [1/9] (7.05ns)   --->   "%s_2 = fdiv i32 1, i32 %mul25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499]   --->   Operation 268 'fdiv' 's_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [2/3] (7.01ns)   --->   "%s6 = fmul i32 %s4, i32 %s2_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484]   --->   Operation 269 'fmul' 's6' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [3/3] (7.01ns)   --->   "%mul19 = fmul i32 %s2_1, i32 %P2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 270 'fmul' 'mul19' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 271 [3/3] (7.01ns)   --->   "%mul20 = fmul i32 %s4, i32 %P3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 271 'fmul' 'mul20' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [3/3] (7.01ns)   --->   "%mul22 = fmul i32 %s2_1, i32 %Q2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 272 'fmul' 'mul22' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 273 [3/3] (7.01ns)   --->   "%mul23 = fmul i32 %s4, i32 %Q3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 273 'fmul' 'mul23' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [2/3] (7.01ns)   --->   "%mul5 = fmul i32 %z2, i32 %r2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 274 'fmul' 'mul5' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 275 [1/3] (7.01ns)   --->   "%mul7 = fmul i32 %z4, i32 -2.3763e-05" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 275 'fmul' 'mul7' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [2/3] (7.01ns)   --->   "%mul10 = fmul i32 %z2, i32 %s2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 276 'fmul' 'mul10' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [2/3] (7.01ns)   --->   "%mul11 = fmul i32 %z4, i32 %s3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 277 'fmul' 'mul11' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [2/4] (6.43ns)   --->   "%sub = fadd i32 %div, i32 -1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:449]   --->   Operation 278 'fadd' 'sub' <Predicate = (or_ln40 & icmp_ln444 & !icmp_ln446)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 279 [2/4] (6.43ns)   --->   "%add = fadd i32 %div, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 279 'fadd' 'add' <Predicate = (or_ln40 & icmp_ln444 & icmp_ln446)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 280 [3/3] (7.01ns)   --->   "%s2_2 = fmul i32 %s_2, i32 %s_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508]   --->   Operation 280 'fmul' 's2_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 281 [3/3] (7.01ns)   --->   "%mul26 = fmul i32 %s_2, i32 -0.693859" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508]   --->   Operation 281 'fmul' 'mul26' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [3/3] (7.01ns)   --->   "%mul27 = fmul i32 %s_2, i32 19.6513" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509]   --->   Operation 282 'fmul' 'mul27' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [3/3] (7.01ns)   --->   "%mul28 = fmul i32 %s_2, i32 -62.3753" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510]   --->   Operation 283 'fmul' 'mul28' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 284 [3/3] (7.01ns)   --->   "%mul29 = fmul i32 %s_2, i32 434.566" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511]   --->   Operation 284 'fmul' 'mul29' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 285 [3/3] (7.01ns)   --->   "%mul30 = fmul i32 %s_2, i32 -184.605" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512]   --->   Operation 285 'fmul' 'mul30' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 286 [3/3] (7.01ns)   --->   "%mul31 = fmul i32 %s_2, i32 429.008" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513]   --->   Operation 286 'fmul' 'mul31' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 287 [3/3] (7.01ns)   --->   "%mul32 = fmul i32 %s_2, i32 -9.81433" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514]   --->   Operation 287 'fmul' 'mul32' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 288 [3/3] (7.01ns)   --->   "%mul33 = fmul i32 %s_2, i32 6.57025" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515]   --->   Operation 288 'fmul' 'mul33' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 289 [3/3] (7.01ns)   --->   "%mul41 = fmul i32 %s_2, i32 -0.799283" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527]   --->   Operation 289 'fmul' 'mul41' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [3/3] (7.01ns)   --->   "%mul42 = fmul i32 %s_2, i32 30.3381" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528]   --->   Operation 290 'fmul' 'mul42' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 291 [3/3] (7.01ns)   --->   "%mul43 = fmul i32 %s_2, i32 -160.636" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529]   --->   Operation 291 'fmul' 'mul43' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 292 [3/3] (7.01ns)   --->   "%mul44 = fmul i32 %s_2, i32 1536.73" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530]   --->   Operation 292 'fmul' 'mul44' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 293 [3/3] (7.01ns)   --->   "%mul45 = fmul i32 %s_2, i32 -1025.1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531]   --->   Operation 293 'fmul' 'mul45' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [3/3] (7.01ns)   --->   "%mul46 = fmul i32 %s_2, i32 2553.05" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532]   --->   Operation 294 'fmul' 'mul46' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 295 [3/3] (7.01ns)   --->   "%mul47 = fmul i32 %s_2, i32 -22.441" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533]   --->   Operation 295 'fmul' 'mul47' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 296 [1/3] (7.01ns)   --->   "%s6 = fmul i32 %s4, i32 %s2_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484]   --->   Operation 296 'fmul' 's6' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [2/3] (7.01ns)   --->   "%mul19 = fmul i32 %s2_1, i32 %P2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 297 'fmul' 'mul19' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [2/3] (7.01ns)   --->   "%mul20 = fmul i32 %s4, i32 %P3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 298 'fmul' 'mul20' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [2/3] (7.01ns)   --->   "%mul22 = fmul i32 %s2_1, i32 %Q2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 299 'fmul' 'mul22' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 300 [2/3] (7.01ns)   --->   "%mul23 = fmul i32 %s4, i32 %Q3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 300 'fmul' 'mul23' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 301 [1/3] (7.01ns)   --->   "%mul5 = fmul i32 %z2, i32 %r2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 301 'fmul' 'mul5' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 302 [1/3] (7.01ns)   --->   "%mul10 = fmul i32 %z2, i32 %s2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 302 'fmul' 'mul10' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 303 [1/3] (7.01ns)   --->   "%mul11 = fmul i32 %z4, i32 %s3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 303 'fmul' 'mul11' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 304 [1/4] (6.43ns)   --->   "%sub = fadd i32 %div, i32 -1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:449]   --->   Operation 304 'fadd' 'sub' <Predicate = (or_ln40 & icmp_ln444 & !icmp_ln446)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [1/1] (0.77ns)   --->   "%br_ln449 = br void %cleanup216" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:449]   --->   Operation 305 'br' 'br_ln449' <Predicate = (or_ln40 & icmp_ln444 & !icmp_ln446)> <Delay = 0.77>
ST_13 : Operation 306 [1/4] (6.43ns)   --->   "%add = fadd i32 %div, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 306 'fadd' 'add' <Predicate = (or_ln40 & icmp_ln444 & icmp_ln446)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [1/1] (0.77ns)   --->   "%br_ln447 = br void %cleanup216" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 307 'br' 'br_ln447' <Predicate = (or_ln40 & icmp_ln444 & icmp_ln446)> <Delay = 0.77>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 308 [2/3] (7.01ns)   --->   "%s2_2 = fmul i32 %s_2, i32 %s_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508]   --->   Operation 308 'fmul' 's2_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [2/3] (7.01ns)   --->   "%mul26 = fmul i32 %s_2, i32 -0.693859" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508]   --->   Operation 309 'fmul' 'mul26' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 310 [2/3] (7.01ns)   --->   "%mul27 = fmul i32 %s_2, i32 19.6513" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509]   --->   Operation 310 'fmul' 'mul27' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [2/3] (7.01ns)   --->   "%mul28 = fmul i32 %s_2, i32 -62.3753" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510]   --->   Operation 311 'fmul' 'mul28' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [2/3] (7.01ns)   --->   "%mul29 = fmul i32 %s_2, i32 434.566" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511]   --->   Operation 312 'fmul' 'mul29' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [2/3] (7.01ns)   --->   "%mul30 = fmul i32 %s_2, i32 -184.605" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512]   --->   Operation 313 'fmul' 'mul30' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [2/3] (7.01ns)   --->   "%mul31 = fmul i32 %s_2, i32 429.008" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513]   --->   Operation 314 'fmul' 'mul31' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [2/3] (7.01ns)   --->   "%mul32 = fmul i32 %s_2, i32 -9.81433" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514]   --->   Operation 315 'fmul' 'mul32' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [2/3] (7.01ns)   --->   "%mul33 = fmul i32 %s_2, i32 6.57025" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515]   --->   Operation 316 'fmul' 'mul33' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 317 [2/3] (7.01ns)   --->   "%mul41 = fmul i32 %s_2, i32 -0.799283" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527]   --->   Operation 317 'fmul' 'mul41' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 318 [2/3] (7.01ns)   --->   "%mul42 = fmul i32 %s_2, i32 30.3381" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528]   --->   Operation 318 'fmul' 'mul42' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 319 [2/3] (7.01ns)   --->   "%mul43 = fmul i32 %s_2, i32 -160.636" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529]   --->   Operation 319 'fmul' 'mul43' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [2/3] (7.01ns)   --->   "%mul44 = fmul i32 %s_2, i32 1536.73" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530]   --->   Operation 320 'fmul' 'mul44' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 321 [2/3] (7.01ns)   --->   "%mul45 = fmul i32 %s_2, i32 -1025.1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531]   --->   Operation 321 'fmul' 'mul45' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 322 [2/3] (7.01ns)   --->   "%mul46 = fmul i32 %s_2, i32 2553.05" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532]   --->   Operation 322 'fmul' 'mul46' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 323 [2/3] (7.01ns)   --->   "%mul47 = fmul i32 %s_2, i32 -22.441" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533]   --->   Operation 323 'fmul' 'mul47' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 324 [1/3] (7.01ns)   --->   "%mul19 = fmul i32 %s2_1, i32 %P2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 324 'fmul' 'mul19' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 325 [1/3] (7.01ns)   --->   "%mul20 = fmul i32 %s4, i32 %P3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 325 'fmul' 'mul20' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 326 [3/3] (7.01ns)   --->   "%mul21 = fmul i32 %s6, i32 -0.00216638" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 326 'fmul' 'mul21' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 327 [1/3] (7.01ns)   --->   "%mul22 = fmul i32 %s2_1, i32 %Q2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 327 'fmul' 'mul22' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 328 [1/3] (7.01ns)   --->   "%mul23 = fmul i32 %s4, i32 %Q3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 328 'fmul' 'mul23' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 329 [3/3] (7.01ns)   --->   "%mul24 = fmul i32 %s6, i32 0.0119845" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 329 'fmul' 'mul24' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [4/4] (6.43ns)   --->   "%add7 = fadd i32 %r1, i32 %mul5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 330 'fadd' 'add7' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 331 [4/4] (6.43ns)   --->   "%add9 = fadd i32 %s1, i32 %mul10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 331 'fadd' 'add9' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 332 [1/3] (7.01ns)   --->   "%s2_2 = fmul i32 %s_2, i32 %s_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508]   --->   Operation 332 'fmul' 's2_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 333 [1/3] (7.01ns)   --->   "%mul26 = fmul i32 %s_2, i32 -0.693859" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508]   --->   Operation 333 'fmul' 'mul26' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 334 [1/3] (7.01ns)   --->   "%mul27 = fmul i32 %s_2, i32 19.6513" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509]   --->   Operation 334 'fmul' 'mul27' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 335 [1/3] (7.01ns)   --->   "%mul28 = fmul i32 %s_2, i32 -62.3753" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510]   --->   Operation 335 'fmul' 'mul28' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 336 [1/3] (7.01ns)   --->   "%mul29 = fmul i32 %s_2, i32 434.566" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511]   --->   Operation 336 'fmul' 'mul29' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 337 [1/3] (7.01ns)   --->   "%mul30 = fmul i32 %s_2, i32 -184.605" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512]   --->   Operation 337 'fmul' 'mul30' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/3] (7.01ns)   --->   "%mul31 = fmul i32 %s_2, i32 429.008" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513]   --->   Operation 338 'fmul' 'mul31' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 339 [1/3] (7.01ns)   --->   "%mul32 = fmul i32 %s_2, i32 -9.81433" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514]   --->   Operation 339 'fmul' 'mul32' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 340 [1/3] (7.01ns)   --->   "%mul33 = fmul i32 %s_2, i32 6.57025" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515]   --->   Operation 340 'fmul' 'mul33' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 341 [1/3] (7.01ns)   --->   "%mul41 = fmul i32 %s_2, i32 -0.799283" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527]   --->   Operation 341 'fmul' 'mul41' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 342 [1/3] (7.01ns)   --->   "%mul42 = fmul i32 %s_2, i32 30.3381" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528]   --->   Operation 342 'fmul' 'mul42' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [1/3] (7.01ns)   --->   "%mul43 = fmul i32 %s_2, i32 -160.636" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529]   --->   Operation 343 'fmul' 'mul43' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 344 [1/3] (7.01ns)   --->   "%mul44 = fmul i32 %s_2, i32 1536.73" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530]   --->   Operation 344 'fmul' 'mul44' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [1/3] (7.01ns)   --->   "%mul45 = fmul i32 %s_2, i32 -1025.1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531]   --->   Operation 345 'fmul' 'mul45' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 346 [1/3] (7.01ns)   --->   "%mul46 = fmul i32 %s_2, i32 2553.05" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532]   --->   Operation 346 'fmul' 'mul46' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 347 [1/3] (7.01ns)   --->   "%mul47 = fmul i32 %s_2, i32 -22.441" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533]   --->   Operation 347 'fmul' 'mul47' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 348 [4/4] (6.43ns)   --->   "%add3 = fadd i32 %P1, i32 %mul19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 348 'fadd' 'add3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 349 [2/3] (7.01ns)   --->   "%mul21 = fmul i32 %s6, i32 -0.00216638" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 349 'fmul' 'mul21' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 350 [4/4] (6.43ns)   --->   "%add5 = fadd i32 %Q1, i32 %mul22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 350 'fadd' 'add5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 351 [2/3] (7.01ns)   --->   "%mul24 = fmul i32 %s6, i32 0.0119845" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 351 'fmul' 'mul24' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 352 [3/4] (6.43ns)   --->   "%add7 = fadd i32 %r1, i32 %mul5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 352 'fadd' 'add7' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 353 [3/4] (6.43ns)   --->   "%add9 = fadd i32 %s1, i32 %mul10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 353 'fadd' 'add9' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 354 [3/3] (7.01ns)   --->   "%s4_1 = fmul i32 %s2_2, i32 %s2_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509]   --->   Operation 354 'fmul' 's4_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 355 [4/4] (6.43ns)   --->   "%R1 = fadd i32 %mul26, i32 -0.00986494" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508]   --->   Operation 355 'fadd' 'R1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 356 [4/4] (6.43ns)   --->   "%S1 = fadd i32 %mul27, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509]   --->   Operation 356 'fadd' 'S1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 357 [4/4] (6.43ns)   --->   "%R2 = fadd i32 %mul28, i32 -10.5586" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510]   --->   Operation 357 'fadd' 'R2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 358 [4/4] (6.43ns)   --->   "%S2 = fadd i32 %mul29, i32 137.658" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511]   --->   Operation 358 'fadd' 'S2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [4/4] (6.43ns)   --->   "%R3 = fadd i32 %mul30, i32 -162.397" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512]   --->   Operation 359 'fadd' 'R3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [4/4] (6.43ns)   --->   "%S3 = fadd i32 %mul31, i32 645.387" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513]   --->   Operation 360 'fadd' 'S3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 361 [4/4] (6.43ns)   --->   "%R4 = fadd i32 %mul32, i32 -81.2874" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514]   --->   Operation 361 'fadd' 'R4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 362 [4/4] (6.43ns)   --->   "%S4 = fadd i32 %mul33, i32 108.635" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515]   --->   Operation 362 'fadd' 'S4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 363 [4/4] (6.43ns)   --->   "%R1_1 = fadd i32 %mul41, i32 -0.00986494" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527]   --->   Operation 363 'fadd' 'R1_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 364 [4/4] (6.43ns)   --->   "%S1_1 = fadd i32 %mul42, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528]   --->   Operation 364 'fadd' 'S1_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [4/4] (6.43ns)   --->   "%R2_1 = fadd i32 %mul43, i32 -17.758" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529]   --->   Operation 365 'fadd' 'R2_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [4/4] (6.43ns)   --->   "%S2_1 = fadd i32 %mul44, i32 325.793" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530]   --->   Operation 366 'fadd' 'S2_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 367 [4/4] (6.43ns)   --->   "%R3_1 = fadd i32 %mul45, i32 -637.566" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531]   --->   Operation 367 'fadd' 'R3_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 368 [4/4] (6.43ns)   --->   "%S3_1 = fadd i32 %mul46, i32 3199.86" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532]   --->   Operation 368 'fadd' 'S3_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 369 [4/4] (6.43ns)   --->   "%S4_1 = fadd i32 %mul47, i32 474.529" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533]   --->   Operation 369 'fadd' 'S4_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 370 [3/4] (6.43ns)   --->   "%add3 = fadd i32 %P1, i32 %mul19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 370 'fadd' 'add3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 371 [1/3] (7.01ns)   --->   "%mul21 = fmul i32 %s6, i32 -0.00216638" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 371 'fmul' 'mul21' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 372 [3/4] (6.43ns)   --->   "%add5 = fadd i32 %Q1, i32 %mul22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 372 'fadd' 'add5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 373 [1/3] (7.01ns)   --->   "%mul24 = fmul i32 %s6, i32 0.0119845" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 373 'fmul' 'mul24' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 374 [2/4] (6.43ns)   --->   "%add7 = fadd i32 %r1, i32 %mul5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 374 'fadd' 'add7' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [2/4] (6.43ns)   --->   "%add9 = fadd i32 %s1, i32 %mul10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 375 'fadd' 'add9' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 376 [2/3] (7.01ns)   --->   "%s4_1 = fmul i32 %s2_2, i32 %s2_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509]   --->   Operation 376 'fmul' 's4_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 377 [3/4] (6.43ns)   --->   "%R1 = fadd i32 %mul26, i32 -0.00986494" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508]   --->   Operation 377 'fadd' 'R1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 378 [3/4] (6.43ns)   --->   "%S1 = fadd i32 %mul27, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509]   --->   Operation 378 'fadd' 'S1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 379 [3/4] (6.43ns)   --->   "%R2 = fadd i32 %mul28, i32 -10.5586" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510]   --->   Operation 379 'fadd' 'R2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 380 [3/4] (6.43ns)   --->   "%S2 = fadd i32 %mul29, i32 137.658" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511]   --->   Operation 380 'fadd' 'S2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 381 [3/4] (6.43ns)   --->   "%R3 = fadd i32 %mul30, i32 -162.397" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512]   --->   Operation 381 'fadd' 'R3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 382 [3/4] (6.43ns)   --->   "%S3 = fadd i32 %mul31, i32 645.387" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513]   --->   Operation 382 'fadd' 'S3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 383 [3/4] (6.43ns)   --->   "%R4 = fadd i32 %mul32, i32 -81.2874" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514]   --->   Operation 383 'fadd' 'R4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 384 [3/4] (6.43ns)   --->   "%S4 = fadd i32 %mul33, i32 108.635" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515]   --->   Operation 384 'fadd' 'S4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 385 [3/4] (6.43ns)   --->   "%R1_1 = fadd i32 %mul41, i32 -0.00986494" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527]   --->   Operation 385 'fadd' 'R1_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 386 [3/4] (6.43ns)   --->   "%S1_1 = fadd i32 %mul42, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528]   --->   Operation 386 'fadd' 'S1_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 387 [3/4] (6.43ns)   --->   "%R2_1 = fadd i32 %mul43, i32 -17.758" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529]   --->   Operation 387 'fadd' 'R2_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [3/4] (6.43ns)   --->   "%S2_1 = fadd i32 %mul44, i32 325.793" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530]   --->   Operation 388 'fadd' 'S2_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 389 [3/4] (6.43ns)   --->   "%R3_1 = fadd i32 %mul45, i32 -637.566" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531]   --->   Operation 389 'fadd' 'R3_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [3/4] (6.43ns)   --->   "%S3_1 = fadd i32 %mul46, i32 3199.86" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532]   --->   Operation 390 'fadd' 'S3_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 391 [3/4] (6.43ns)   --->   "%S4_1 = fadd i32 %mul47, i32 474.529" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533]   --->   Operation 391 'fadd' 'S4_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 392 [2/4] (6.43ns)   --->   "%add3 = fadd i32 %P1, i32 %mul19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 392 'fadd' 'add3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 393 [2/4] (6.43ns)   --->   "%add5 = fadd i32 %Q1, i32 %mul22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 393 'fadd' 'add5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 394 [1/4] (6.43ns)   --->   "%add7 = fadd i32 %r1, i32 %mul5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 394 'fadd' 'add7' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 395 [1/4] (6.43ns)   --->   "%add9 = fadd i32 %s1, i32 %mul10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 395 'fadd' 'add9' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 396 [1/3] (7.01ns)   --->   "%s4_1 = fmul i32 %s2_2, i32 %s2_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509]   --->   Operation 396 'fmul' 's4_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 397 [2/4] (6.43ns)   --->   "%R1 = fadd i32 %mul26, i32 -0.00986494" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508]   --->   Operation 397 'fadd' 'R1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 398 [2/4] (6.43ns)   --->   "%S1 = fadd i32 %mul27, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509]   --->   Operation 398 'fadd' 'S1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 399 [2/4] (6.43ns)   --->   "%R2 = fadd i32 %mul28, i32 -10.5586" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510]   --->   Operation 399 'fadd' 'R2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 400 [2/4] (6.43ns)   --->   "%S2 = fadd i32 %mul29, i32 137.658" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511]   --->   Operation 400 'fadd' 'S2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 401 [2/4] (6.43ns)   --->   "%R3 = fadd i32 %mul30, i32 -162.397" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512]   --->   Operation 401 'fadd' 'R3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 402 [2/4] (6.43ns)   --->   "%S3 = fadd i32 %mul31, i32 645.387" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513]   --->   Operation 402 'fadd' 'S3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 403 [2/4] (6.43ns)   --->   "%R4 = fadd i32 %mul32, i32 -81.2874" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514]   --->   Operation 403 'fadd' 'R4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 404 [2/4] (6.43ns)   --->   "%S4 = fadd i32 %mul33, i32 108.635" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515]   --->   Operation 404 'fadd' 'S4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 405 [2/4] (6.43ns)   --->   "%R1_1 = fadd i32 %mul41, i32 -0.00986494" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527]   --->   Operation 405 'fadd' 'R1_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 406 [2/4] (6.43ns)   --->   "%S1_1 = fadd i32 %mul42, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528]   --->   Operation 406 'fadd' 'S1_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 407 [2/4] (6.43ns)   --->   "%R2_1 = fadd i32 %mul43, i32 -17.758" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529]   --->   Operation 407 'fadd' 'R2_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 408 [2/4] (6.43ns)   --->   "%S2_1 = fadd i32 %mul44, i32 325.793" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530]   --->   Operation 408 'fadd' 'S2_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 409 [2/4] (6.43ns)   --->   "%R3_1 = fadd i32 %mul45, i32 -637.566" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531]   --->   Operation 409 'fadd' 'R3_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 410 [2/4] (6.43ns)   --->   "%S3_1 = fadd i32 %mul46, i32 3199.86" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532]   --->   Operation 410 'fadd' 'S3_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 411 [2/4] (6.43ns)   --->   "%S4_1 = fadd i32 %mul47, i32 474.529" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533]   --->   Operation 411 'fadd' 'S4_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 412 [1/4] (6.43ns)   --->   "%add3 = fadd i32 %P1, i32 %mul19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 412 'fadd' 'add3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 413 [1/4] (6.43ns)   --->   "%add5 = fadd i32 %Q1, i32 %mul22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 413 'fadd' 'add5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 414 [4/4] (6.43ns)   --->   "%r = fadd i32 %add7, i32 %mul7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 414 'fadd' 'r' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 415 [4/4] (6.43ns)   --->   "%s = fadd i32 %add9, i32 %mul11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 415 'fadd' 's' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 416 [3/3] (7.01ns)   --->   "%s6_1 = fmul i32 %s4_1, i32 %s2_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510]   --->   Operation 416 'fmul' 's6_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 417 [1/4] (6.43ns)   --->   "%R1 = fadd i32 %mul26, i32 -0.00986494" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508]   --->   Operation 417 'fadd' 'R1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 418 [1/4] (6.43ns)   --->   "%S1 = fadd i32 %mul27, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509]   --->   Operation 418 'fadd' 'S1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 419 [1/4] (6.43ns)   --->   "%R2 = fadd i32 %mul28, i32 -10.5586" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510]   --->   Operation 419 'fadd' 'R2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 420 [1/4] (6.43ns)   --->   "%S2 = fadd i32 %mul29, i32 137.658" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511]   --->   Operation 420 'fadd' 'S2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 421 [3/3] (7.01ns)   --->   "%s8 = fmul i32 %s4_1, i32 %s4_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511]   --->   Operation 421 'fmul' 's8' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 422 [1/4] (6.43ns)   --->   "%R3 = fadd i32 %mul30, i32 -162.397" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512]   --->   Operation 422 'fadd' 'R3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 423 [1/4] (6.43ns)   --->   "%S3 = fadd i32 %mul31, i32 645.387" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513]   --->   Operation 423 'fadd' 'S3' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 424 [1/4] (6.43ns)   --->   "%R4 = fadd i32 %mul32, i32 -81.2874" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514]   --->   Operation 424 'fadd' 'R4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 425 [1/4] (6.43ns)   --->   "%S4 = fadd i32 %mul33, i32 108.635" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515]   --->   Operation 425 'fadd' 'S4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 426 [1/4] (6.43ns)   --->   "%R1_1 = fadd i32 %mul41, i32 -0.00986494" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527]   --->   Operation 426 'fadd' 'R1_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 427 [1/4] (6.43ns)   --->   "%S1_1 = fadd i32 %mul42, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528]   --->   Operation 427 'fadd' 'S1_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 428 [1/4] (6.43ns)   --->   "%R2_1 = fadd i32 %mul43, i32 -17.758" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529]   --->   Operation 428 'fadd' 'R2_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 429 [1/4] (6.43ns)   --->   "%S2_1 = fadd i32 %mul44, i32 325.793" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530]   --->   Operation 429 'fadd' 'S2_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 430 [1/4] (6.43ns)   --->   "%R3_1 = fadd i32 %mul45, i32 -637.566" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531]   --->   Operation 430 'fadd' 'R3_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 431 [1/4] (6.43ns)   --->   "%S3_1 = fadd i32 %mul46, i32 3199.86" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532]   --->   Operation 431 'fadd' 'S3_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 432 [1/4] (6.43ns)   --->   "%S4_1 = fadd i32 %mul47, i32 474.529" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533]   --->   Operation 432 'fadd' 'S4_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 433 [4/4] (6.43ns)   --->   "%add4 = fadd i32 %add3, i32 %mul20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 433 'fadd' 'add4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 434 [4/4] (6.43ns)   --->   "%add6 = fadd i32 %add5, i32 %mul23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 434 'fadd' 'add6' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 435 [3/4] (6.43ns)   --->   "%r = fadd i32 %add7, i32 %mul7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 435 'fadd' 'r' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 436 [3/4] (6.43ns)   --->   "%s = fadd i32 %add9, i32 %mul11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 436 'fadd' 's' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 437 [2/3] (7.01ns)   --->   "%s6_1 = fmul i32 %s4_1, i32 %s2_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510]   --->   Operation 437 'fmul' 's6_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 438 [2/3] (7.01ns)   --->   "%s8 = fmul i32 %s4_1, i32 %s4_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511]   --->   Operation 438 'fmul' 's8' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 439 [3/3] (7.01ns)   --->   "%mul34 = fmul i32 %s2_2, i32 %R2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 439 'fmul' 'mul34' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 440 [3/3] (7.01ns)   --->   "%mul35 = fmul i32 %s4_1, i32 %R3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 440 'fmul' 'mul35' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 441 [3/3] (7.01ns)   --->   "%mul37 = fmul i32 %s2_2, i32 %S2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 441 'fmul' 'mul37' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 442 [3/3] (7.01ns)   --->   "%mul38 = fmul i32 %s4_1, i32 %S3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 442 'fmul' 'mul38' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 443 [3/3] (7.01ns)   --->   "%mul48 = fmul i32 %s2_2, i32 %R2_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 443 'fmul' 'mul48' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 444 [3/3] (7.01ns)   --->   "%mul49 = fmul i32 %s4_1, i32 %R3_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 444 'fmul' 'mul49' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 445 [3/3] (7.01ns)   --->   "%mul51 = fmul i32 %s2_2, i32 %S2_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 445 'fmul' 'mul51' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 446 [3/3] (7.01ns)   --->   "%mul52 = fmul i32 %s4_1, i32 %S3_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 446 'fmul' 'mul52' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 447 [3/4] (6.43ns)   --->   "%add4 = fadd i32 %add3, i32 %mul20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 447 'fadd' 'add4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 448 [3/4] (6.43ns)   --->   "%add6 = fadd i32 %add5, i32 %mul23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 448 'fadd' 'add6' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 449 [2/4] (6.43ns)   --->   "%r = fadd i32 %add7, i32 %mul7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 449 'fadd' 'r' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 450 [2/4] (6.43ns)   --->   "%s = fadd i32 %add9, i32 %mul11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 450 'fadd' 's' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 451 [1/3] (7.01ns)   --->   "%s6_1 = fmul i32 %s4_1, i32 %s2_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510]   --->   Operation 451 'fmul' 's6_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 452 [1/3] (7.01ns)   --->   "%s8 = fmul i32 %s4_1, i32 %s4_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511]   --->   Operation 452 'fmul' 's8' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 453 [2/3] (7.01ns)   --->   "%mul34 = fmul i32 %s2_2, i32 %R2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 453 'fmul' 'mul34' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 454 [2/3] (7.01ns)   --->   "%mul35 = fmul i32 %s4_1, i32 %R3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 454 'fmul' 'mul35' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 455 [2/3] (7.01ns)   --->   "%mul37 = fmul i32 %s2_2, i32 %S2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 455 'fmul' 'mul37' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 456 [2/3] (7.01ns)   --->   "%mul38 = fmul i32 %s4_1, i32 %S3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 456 'fmul' 'mul38' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 457 [2/3] (7.01ns)   --->   "%mul48 = fmul i32 %s2_2, i32 %R2_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 457 'fmul' 'mul48' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 458 [2/3] (7.01ns)   --->   "%mul49 = fmul i32 %s4_1, i32 %R3_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 458 'fmul' 'mul49' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 459 [2/3] (7.01ns)   --->   "%mul51 = fmul i32 %s2_2, i32 %S2_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 459 'fmul' 'mul51' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 460 [2/3] (7.01ns)   --->   "%mul52 = fmul i32 %s4_1, i32 %S3_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 460 'fmul' 'mul52' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 461 [2/4] (6.43ns)   --->   "%add4 = fadd i32 %add3, i32 %mul20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 461 'fadd' 'add4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 462 [2/4] (6.43ns)   --->   "%add6 = fadd i32 %add5, i32 %mul23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 462 'fadd' 'add6' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 463 [1/4] (6.43ns)   --->   "%r = fadd i32 %add7, i32 %mul7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469]   --->   Operation 463 'fadd' 'r' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 464 [1/4] (6.43ns)   --->   "%s = fadd i32 %add9, i32 %mul11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470]   --->   Operation 464 'fadd' 's' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 465 [1/3] (7.01ns)   --->   "%mul34 = fmul i32 %s2_2, i32 %R2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 465 'fmul' 'mul34' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 466 [1/3] (7.01ns)   --->   "%mul35 = fmul i32 %s4_1, i32 %R3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 466 'fmul' 'mul35' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 467 [3/3] (7.01ns)   --->   "%mul36 = fmul i32 %s6_1, i32 %R4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 467 'fmul' 'mul36' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 468 [1/3] (7.01ns)   --->   "%mul37 = fmul i32 %s2_2, i32 %S2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 468 'fmul' 'mul37' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 469 [1/3] (7.01ns)   --->   "%mul38 = fmul i32 %s4_1, i32 %S3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 469 'fmul' 'mul38' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 470 [3/3] (7.01ns)   --->   "%mul39 = fmul i32 %s6_1, i32 %S4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 470 'fmul' 'mul39' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 471 [3/3] (7.01ns)   --->   "%mul40 = fmul i32 %s8, i32 -0.0604244" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 471 'fmul' 'mul40' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 472 [1/3] (7.01ns)   --->   "%mul48 = fmul i32 %s2_2, i32 %R2_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 472 'fmul' 'mul48' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 473 [1/3] (7.01ns)   --->   "%mul49 = fmul i32 %s4_1, i32 %R3_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 473 'fmul' 'mul49' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 474 [3/3] (7.01ns)   --->   "%mul50 = fmul i32 %s6_1, i32 -483.519" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 474 'fmul' 'mul50' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 475 [1/3] (7.01ns)   --->   "%mul51 = fmul i32 %s2_2, i32 %S2_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 475 'fmul' 'mul51' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 476 [1/3] (7.01ns)   --->   "%mul52 = fmul i32 %s4_1, i32 %S3_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 476 'fmul' 'mul52' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 477 [3/3] (7.01ns)   --->   "%mul53 = fmul i32 %s6_1, i32 %S4_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 477 'fmul' 'mul53' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 478 [1/4] (6.43ns)   --->   "%add4 = fadd i32 %add3, i32 %mul20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 478 'fadd' 'add4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 479 [1/4] (6.43ns)   --->   "%add6 = fadd i32 %add5, i32 %mul23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 479 'fadd' 'add6' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 480 [9/9] (7.05ns)   --->   "%y = fdiv i32 %r, i32 %s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472]   --->   Operation 480 'fdiv' 'y' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.05>
ST_23 : Operation 481 [4/4] (6.43ns)   --->   "%add10 = fadd i32 %R1, i32 %mul34" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 481 'fadd' 'add10' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 482 [2/3] (7.01ns)   --->   "%mul36 = fmul i32 %s6_1, i32 %R4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 482 'fmul' 'mul36' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 483 [4/4] (6.43ns)   --->   "%add12 = fadd i32 %S1, i32 %mul37" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 483 'fadd' 'add12' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 484 [2/3] (7.01ns)   --->   "%mul39 = fmul i32 %s6_1, i32 %S4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 484 'fmul' 'mul39' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 485 [2/3] (7.01ns)   --->   "%mul40 = fmul i32 %s8, i32 -0.0604244" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 485 'fmul' 'mul40' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 486 [4/4] (6.43ns)   --->   "%add15 = fadd i32 %R1_1, i32 %mul48" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 486 'fadd' 'add15' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 487 [2/3] (7.01ns)   --->   "%mul50 = fmul i32 %s6_1, i32 -483.519" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 487 'fmul' 'mul50' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 488 [4/4] (6.43ns)   --->   "%add17 = fadd i32 %S1_1, i32 %mul51" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 488 'fadd' 'add17' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 489 [2/3] (7.01ns)   --->   "%mul53 = fmul i32 %s6_1, i32 %S4_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 489 'fmul' 'mul53' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 490 [4/4] (6.43ns)   --->   "%P = fadd i32 %add4, i32 %mul21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 490 'fadd' 'P' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 491 [4/4] (6.43ns)   --->   "%Q = fadd i32 %add6, i32 %mul24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 491 'fadd' 'Q' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 492 [8/9] (7.05ns)   --->   "%y = fdiv i32 %r, i32 %s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472]   --->   Operation 492 'fdiv' 'y' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.05>
ST_24 : Operation 493 [3/4] (6.43ns)   --->   "%add10 = fadd i32 %R1, i32 %mul34" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 493 'fadd' 'add10' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 494 [1/3] (7.01ns)   --->   "%mul36 = fmul i32 %s6_1, i32 %R4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 494 'fmul' 'mul36' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 495 [3/4] (6.43ns)   --->   "%add12 = fadd i32 %S1, i32 %mul37" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 495 'fadd' 'add12' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 496 [1/3] (7.01ns)   --->   "%mul39 = fmul i32 %s6_1, i32 %S4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 496 'fmul' 'mul39' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 497 [1/3] (7.01ns)   --->   "%mul40 = fmul i32 %s8, i32 -0.0604244" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 497 'fmul' 'mul40' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 498 [3/4] (6.43ns)   --->   "%add15 = fadd i32 %R1_1, i32 %mul48" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 498 'fadd' 'add15' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 499 [1/3] (7.01ns)   --->   "%mul50 = fmul i32 %s6_1, i32 -483.519" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 499 'fmul' 'mul50' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 500 [3/4] (6.43ns)   --->   "%add17 = fadd i32 %S1_1, i32 %mul51" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 500 'fadd' 'add17' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 501 [1/3] (7.01ns)   --->   "%mul53 = fmul i32 %s6_1, i32 %S4_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 501 'fmul' 'mul53' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 502 [3/4] (6.43ns)   --->   "%P = fadd i32 %add4, i32 %mul21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 502 'fadd' 'P' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 503 [3/4] (6.43ns)   --->   "%Q = fadd i32 %add6, i32 %mul24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 503 'fadd' 'Q' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 504 [7/9] (7.05ns)   --->   "%y = fdiv i32 %r, i32 %s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472]   --->   Operation 504 'fdiv' 'y' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.05>
ST_25 : Operation 505 [2/4] (6.43ns)   --->   "%add10 = fadd i32 %R1, i32 %mul34" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 505 'fadd' 'add10' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 506 [2/4] (6.43ns)   --->   "%add12 = fadd i32 %S1, i32 %mul37" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 506 'fadd' 'add12' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 507 [2/4] (6.43ns)   --->   "%add15 = fadd i32 %R1_1, i32 %mul48" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 507 'fadd' 'add15' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 508 [2/4] (6.43ns)   --->   "%add17 = fadd i32 %S1_1, i32 %mul51" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 508 'fadd' 'add17' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 509 [2/4] (6.43ns)   --->   "%P = fadd i32 %add4, i32 %mul21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 509 'fadd' 'P' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 510 [2/4] (6.43ns)   --->   "%Q = fadd i32 %add6, i32 %mul24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 510 'fadd' 'Q' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 511 [6/9] (7.05ns)   --->   "%y = fdiv i32 %r, i32 %s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472]   --->   Operation 511 'fdiv' 'y' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.05>
ST_26 : Operation 512 [1/4] (6.43ns)   --->   "%add10 = fadd i32 %R1, i32 %mul34" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 512 'fadd' 'add10' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 513 [1/4] (6.43ns)   --->   "%add12 = fadd i32 %S1, i32 %mul37" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 513 'fadd' 'add12' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 514 [1/4] (6.43ns)   --->   "%add15 = fadd i32 %R1_1, i32 %mul48" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 514 'fadd' 'add15' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 515 [1/4] (6.43ns)   --->   "%add17 = fadd i32 %S1_1, i32 %mul51" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 515 'fadd' 'add17' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 516 [1/4] (6.43ns)   --->   "%P = fadd i32 %add4, i32 %mul21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490]   --->   Operation 516 'fadd' 'P' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 517 [1/4] (6.43ns)   --->   "%Q = fadd i32 %add6, i32 %mul24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491]   --->   Operation 517 'fadd' 'Q' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 518 [5/9] (7.05ns)   --->   "%y = fdiv i32 %r, i32 %s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472]   --->   Operation 518 'fdiv' 'y' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.05>
ST_27 : Operation 519 [4/4] (6.43ns)   --->   "%add11 = fadd i32 %add10, i32 %mul35" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 519 'fadd' 'add11' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 520 [4/4] (6.43ns)   --->   "%add13 = fadd i32 %add12, i32 %mul38" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 520 'fadd' 'add13' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 521 [4/4] (6.43ns)   --->   "%add16 = fadd i32 %add15, i32 %mul49" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 521 'fadd' 'add16' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 522 [4/4] (6.43ns)   --->   "%add18 = fadd i32 %add17, i32 %mul52" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 522 'fadd' 'add18' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 523 [9/9] (7.05ns)   --->   "%div2 = fdiv i32 %P, i32 %Q" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 523 'fdiv' 'div2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 524 [4/9] (7.05ns)   --->   "%y = fdiv i32 %r, i32 %s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472]   --->   Operation 524 'fdiv' 'y' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.05>
ST_28 : Operation 525 [3/4] (6.43ns)   --->   "%add11 = fadd i32 %add10, i32 %mul35" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 525 'fadd' 'add11' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 526 [3/4] (6.43ns)   --->   "%add13 = fadd i32 %add12, i32 %mul38" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 526 'fadd' 'add13' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 527 [3/4] (6.43ns)   --->   "%add16 = fadd i32 %add15, i32 %mul49" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 527 'fadd' 'add16' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 528 [3/4] (6.43ns)   --->   "%add18 = fadd i32 %add17, i32 %mul52" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 528 'fadd' 'add18' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 529 [8/9] (7.05ns)   --->   "%div2 = fdiv i32 %P, i32 %Q" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 529 'fdiv' 'div2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 530 [3/9] (7.05ns)   --->   "%y = fdiv i32 %r, i32 %s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472]   --->   Operation 530 'fdiv' 'y' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.05>
ST_29 : Operation 531 [2/4] (6.43ns)   --->   "%add11 = fadd i32 %add10, i32 %mul35" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 531 'fadd' 'add11' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 532 [2/4] (6.43ns)   --->   "%add13 = fadd i32 %add12, i32 %mul38" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 532 'fadd' 'add13' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 533 [2/4] (6.43ns)   --->   "%add16 = fadd i32 %add15, i32 %mul49" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 533 'fadd' 'add16' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 534 [2/4] (6.43ns)   --->   "%add18 = fadd i32 %add17, i32 %mul52" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 534 'fadd' 'add18' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 535 [7/9] (7.05ns)   --->   "%div2 = fdiv i32 %P, i32 %Q" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 535 'fdiv' 'div2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 536 [2/9] (7.05ns)   --->   "%y = fdiv i32 %r, i32 %s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472]   --->   Operation 536 'fdiv' 'y' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.05>
ST_30 : Operation 537 [1/4] (6.43ns)   --->   "%add11 = fadd i32 %add10, i32 %mul35" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 537 'fadd' 'add11' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 538 [1/4] (6.43ns)   --->   "%add13 = fadd i32 %add12, i32 %mul38" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 538 'fadd' 'add13' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 539 [1/4] (6.43ns)   --->   "%add16 = fadd i32 %add15, i32 %mul49" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 539 'fadd' 'add16' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 540 [1/4] (6.43ns)   --->   "%add18 = fadd i32 %add17, i32 %mul52" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 540 'fadd' 'add18' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 541 [6/9] (7.05ns)   --->   "%div2 = fdiv i32 %P, i32 %Q" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 541 'fdiv' 'div2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 542 [1/9] (7.05ns)   --->   "%y = fdiv i32 %r, i32 %s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472]   --->   Operation 542 'fdiv' 'y' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.05>
ST_31 : Operation 543 [4/4] (6.43ns)   --->   "%R = fadd i32 %add11, i32 %mul36" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 543 'fadd' 'R' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 544 [4/4] (6.43ns)   --->   "%add14 = fadd i32 %add13, i32 %mul39" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 544 'fadd' 'add14' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 545 [4/4] (6.43ns)   --->   "%R_1 = fadd i32 %add16, i32 %mul50" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 545 'fadd' 'R_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 546 [4/4] (6.43ns)   --->   "%S_1 = fadd i32 %add18, i32 %mul53" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 546 'fadd' 'S_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 547 [5/9] (7.05ns)   --->   "%div2 = fdiv i32 %P, i32 %Q" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 547 'fdiv' 'div2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 548 [3/3] (7.01ns)   --->   "%mul12 = fmul i32 %y, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473]   --->   Operation 548 'fmul' 'mul12' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.05>
ST_32 : Operation 549 [3/4] (6.43ns)   --->   "%R = fadd i32 %add11, i32 %mul36" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 549 'fadd' 'R' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 550 [3/4] (6.43ns)   --->   "%add14 = fadd i32 %add13, i32 %mul39" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 550 'fadd' 'add14' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 551 [3/4] (6.43ns)   --->   "%R_1 = fadd i32 %add16, i32 %mul50" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 551 'fadd' 'R_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 552 [3/4] (6.43ns)   --->   "%S_1 = fadd i32 %add18, i32 %mul53" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 552 'fadd' 'S_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 553 [4/9] (7.05ns)   --->   "%div2 = fdiv i32 %P, i32 %Q" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 553 'fdiv' 'div2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 554 [2/3] (7.01ns)   --->   "%mul12 = fmul i32 %y, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473]   --->   Operation 554 'fmul' 'mul12' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.05>
ST_33 : Operation 555 [2/4] (6.43ns)   --->   "%R = fadd i32 %add11, i32 %mul36" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 555 'fadd' 'R' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 556 [2/4] (6.43ns)   --->   "%add14 = fadd i32 %add13, i32 %mul39" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 556 'fadd' 'add14' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 557 [2/4] (6.43ns)   --->   "%R_1 = fadd i32 %add16, i32 %mul50" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 557 'fadd' 'R_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 558 [2/4] (6.43ns)   --->   "%S_1 = fadd i32 %add18, i32 %mul53" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 558 'fadd' 'S_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 559 [3/9] (7.05ns)   --->   "%div2 = fdiv i32 %P, i32 %Q" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 559 'fdiv' 'div2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 560 [1/3] (7.01ns)   --->   "%mul12 = fmul i32 %y, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473]   --->   Operation 560 'fmul' 'mul12' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.05>
ST_34 : Operation 561 [1/4] (6.43ns)   --->   "%R = fadd i32 %add11, i32 %mul36" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516]   --->   Operation 561 'fadd' 'R' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 562 [1/4] (6.43ns)   --->   "%add14 = fadd i32 %add13, i32 %mul39" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 562 'fadd' 'add14' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 563 [1/4] (6.43ns)   --->   "%R_1 = fadd i32 %add16, i32 %mul50" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534]   --->   Operation 563 'fadd' 'R_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 564 [1/4] (6.43ns)   --->   "%S_1 = fadd i32 %add18, i32 %mul53" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535]   --->   Operation 564 'fadd' 'S_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 565 [1/1] (0.44ns)   --->   "%R_2 = select i1 %icmp_ln500, i32 %R, i32 %R_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:500]   --->   Operation 565 'select' 'R_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 566 [2/9] (7.05ns)   --->   "%div2 = fdiv i32 %P, i32 %Q" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 566 'fdiv' 'div2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 567 [4/4] (6.43ns)   --->   "%add2 = fadd i32 %mul12, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473]   --->   Operation 567 'fadd' 'add2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.05>
ST_35 : Operation 568 [4/4] (6.43ns)   --->   "%S = fadd i32 %add14, i32 %mul40" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 568 'fadd' 'S' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 569 [1/9] (7.05ns)   --->   "%div2 = fdiv i32 %P, i32 %Q" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 569 'fdiv' 'div2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 570 [3/4] (6.43ns)   --->   "%add2 = fadd i32 %mul12, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473]   --->   Operation 570 'fadd' 'add2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 571 [3/4] (6.43ns)   --->   "%S = fadd i32 %add14, i32 %mul40" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 571 'fadd' 'S' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 572 [4/4] (6.43ns)   --->   "%add8 = fadd i32 %div2, i32 0.845063" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 572 'fadd' 'add8' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475 & !tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 573 [4/4] (6.43ns)   --->   "%sub2 = fsub i32 -0.845063, i32 %div2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 573 'fsub' 'sub2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475 & tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 574 [2/4] (6.43ns)   --->   "%add2 = fadd i32 %mul12, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473]   --->   Operation 574 'fadd' 'add2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 575 [2/4] (6.43ns)   --->   "%S = fadd i32 %add14, i32 %mul40" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 575 'fadd' 'S' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 576 [3/4] (6.43ns)   --->   "%add8 = fadd i32 %div2, i32 0.845063" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 576 'fadd' 'add8' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475 & !tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 577 [3/4] (6.43ns)   --->   "%sub2 = fsub i32 -0.845063, i32 %div2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 577 'fsub' 'sub2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475 & tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 578 [1/4] (6.43ns)   --->   "%add2 = fadd i32 %mul12, i32 %x_read" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473]   --->   Operation 578 'fadd' 'add2' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 579 [1/1] (0.77ns)   --->   "%br_ln473 = br void %cleanup216" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473]   --->   Operation 579 'br' 'br_ln473' <Predicate = (or_ln40 & !icmp_ln444 & icmp_ln452 & !icmp_ln454)> <Delay = 0.77>

State 38 <SV = 37> <Delay = 6.88>
ST_38 : Operation 580 [1/4] (6.43ns)   --->   "%S = fadd i32 %add14, i32 %mul40" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517]   --->   Operation 580 'fadd' 'S' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & icmp_ln500)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 581 [1/1] (0.44ns)   --->   "%S_2 = select i1 %icmp_ln500, i32 %S, i32 %S_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:500]   --->   Operation 581 'select' 'S_2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 582 [2/4] (6.43ns)   --->   "%add8 = fadd i32 %div2, i32 0.845063" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 582 'fadd' 'add8' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475 & !tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 583 [2/4] (6.43ns)   --->   "%sub2 = fsub i32 -0.845063, i32 %div2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 583 'fsub' 'sub2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475 & tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.05>
ST_39 : Operation 584 [9/9] (7.05ns)   --->   "%div4 = fdiv i32 %R_2, i32 %S_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 584 'fdiv' 'div4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 585 [1/4] (6.43ns)   --->   "%add8 = fadd i32 %div2, i32 0.845063" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 585 'fadd' 'add8' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475 & !tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 586 [1/1] (0.77ns)   --->   "%br_ln493 = br void %cleanup216" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 586 'br' 'br_ln493' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475 & !tmp_4)> <Delay = 0.77>
ST_39 : Operation 587 [1/4] (6.43ns)   --->   "%sub2 = fsub i32 -0.845063, i32 %div2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 587 'fsub' 'sub2' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475 & tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 588 [1/1] (0.77ns)   --->   "%br_ln493 = br void %cleanup216" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493]   --->   Operation 588 'br' 'br_ln493' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & icmp_ln475 & tmp_4)> <Delay = 0.77>

State 40 <SV = 39> <Delay = 7.05>
ST_40 : Operation 589 [8/9] (7.05ns)   --->   "%div4 = fdiv i32 %R_2, i32 %S_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 589 'fdiv' 'div4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.05>
ST_41 : Operation 590 [7/9] (7.05ns)   --->   "%div4 = fdiv i32 %R_2, i32 %S_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 590 'fdiv' 'div4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.05>
ST_42 : Operation 591 [6/9] (7.05ns)   --->   "%div4 = fdiv i32 %R_2, i32 %S_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 591 'fdiv' 'div4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.05>
ST_43 : Operation 592 [5/9] (7.05ns)   --->   "%div4 = fdiv i32 %R_2, i32 %S_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 592 'fdiv' 'div4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.05>
ST_44 : Operation 593 [4/9] (7.05ns)   --->   "%div4 = fdiv i32 %R_2, i32 %S_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 593 'fdiv' 'div4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.05>
ST_45 : Operation 594 [3/9] (7.05ns)   --->   "%div4 = fdiv i32 %R_2, i32 %S_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 594 'fdiv' 'div4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.05>
ST_46 : Operation 595 [2/9] (7.05ns)   --->   "%div4 = fdiv i32 %R_2, i32 %S_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 595 'fdiv' 'div4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.05>
ST_47 : Operation 596 [1/9] (7.05ns)   --->   "%div4 = fdiv i32 %R_2, i32 %S_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 596 'fdiv' 'div4' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 597 [4/4] (6.43ns)   --->   "%x_assign_1 = fadd i32 %mul55, i32 %div4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 597 'fadd' 'x_assign_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 598 [3/4] (6.43ns)   --->   "%x_assign_1 = fadd i32 %mul55, i32 %div4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 598 'fadd' 'x_assign_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 599 [2/4] (6.43ns)   --->   "%x_assign_1 = fadd i32 %mul55, i32 %div4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 599 'fadd' 'x_assign_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 600 [1/4] (6.43ns)   --->   "%x_assign_1 = fadd i32 %mul55, i32 %div4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 600 'fadd' 'x_assign_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.91>
ST_52 : Operation 601 [8/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 601 'fexp' 'tmp' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 602 [8/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 602 'fexp' 'tmp_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.91>
ST_53 : Operation 603 [7/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 603 'fexp' 'tmp' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 604 [7/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 604 'fexp' 'tmp_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.91>
ST_54 : Operation 605 [6/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 605 'fexp' 'tmp' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 606 [6/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 606 'fexp' 'tmp_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.91>
ST_55 : Operation 607 [5/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 607 'fexp' 'tmp' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 608 [5/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 608 'fexp' 'tmp_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.91>
ST_56 : Operation 609 [4/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 609 'fexp' 'tmp' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 610 [4/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 610 'fexp' 'tmp_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.91>
ST_57 : Operation 611 [3/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 611 'fexp' 'tmp' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 612 [3/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 612 'fexp' 'tmp_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.91>
ST_58 : Operation 613 [2/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 613 'fexp' 'tmp' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 614 [2/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 614 'fexp' 'tmp_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.91>
ST_59 : Operation 615 [1/8] (4.91ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 615 'fexp' 'tmp' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 616 [1/8] (4.91ns)   --->   "%tmp_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 616 'fexp' 'tmp_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.01>
ST_60 : Operation 617 [3/3] (7.01ns)   --->   "%r_1 = fmul i32 %tmp, i32 %tmp_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 617 'fmul' 'r_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.01>
ST_61 : Operation 618 [2/3] (7.01ns)   --->   "%r_1 = fmul i32 %tmp, i32 %tmp_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 618 'fmul' 'r_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.01>
ST_62 : Operation 619 [1/3] (7.01ns)   --->   "%r_1 = fmul i32 %tmp, i32 %tmp_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545]   --->   Operation 619 'fmul' 'r_1' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.05>
ST_63 : Operation 620 [9/9] (7.05ns)   --->   "%div5 = fdiv i32 %r_1, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 620 'fdiv' 'div5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.05>
ST_64 : Operation 621 [8/9] (7.05ns)   --->   "%div5 = fdiv i32 %r_1, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 621 'fdiv' 'div5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.05>
ST_65 : Operation 622 [7/9] (7.05ns)   --->   "%div5 = fdiv i32 %r_1, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 622 'fdiv' 'div5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.05>
ST_66 : Operation 623 [6/9] (7.05ns)   --->   "%div5 = fdiv i32 %r_1, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 623 'fdiv' 'div5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.05>
ST_67 : Operation 624 [5/9] (7.05ns)   --->   "%div5 = fdiv i32 %r_1, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 624 'fdiv' 'div5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.05>
ST_68 : Operation 625 [4/9] (7.05ns)   --->   "%div5 = fdiv i32 %r_1, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 625 'fdiv' 'div5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.05>
ST_69 : Operation 626 [3/9] (7.05ns)   --->   "%div5 = fdiv i32 %r_1, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 626 'fdiv' 'div5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.05>
ST_70 : Operation 627 [2/9] (7.05ns)   --->   "%div5 = fdiv i32 %r_1, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 627 'fdiv' 'div5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.05>
ST_71 : Operation 628 [1/9] (7.05ns)   --->   "%div5 = fdiv i32 %r_1, i32 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 628 'fdiv' 'div5' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 629 [4/4] (6.43ns)   --->   "%sub6 = fsub i32 1, i32 %div5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 629 'fsub' 'sub6' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 630 [4/4] (6.43ns)   --->   "%sub7 = fadd i32 %div5, i32 -1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 630 'fadd' 'sub7' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 631 [3/4] (6.43ns)   --->   "%sub6 = fsub i32 1, i32 %div5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 631 'fsub' 'sub6' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 632 [3/4] (6.43ns)   --->   "%sub7 = fadd i32 %div5, i32 -1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 632 'fadd' 'sub7' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 633 [2/4] (6.43ns)   --->   "%sub6 = fsub i32 1, i32 %div5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 633 'fsub' 'sub6' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 634 [2/4] (6.43ns)   --->   "%sub7 = fadd i32 %div5, i32 -1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 634 'fadd' 'sub7' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.88>
ST_75 : Operation 635 [1/4] (6.43ns)   --->   "%sub6 = fsub i32 1, i32 %div5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 635 'fsub' 'sub6' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & !tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 636 [1/4] (6.43ns)   --->   "%sub7 = fadd i32 %div5, i32 -1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 636 'fadd' 'sub7' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495 & tmp_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 637 [1/1] (0.44ns)   --->   "%select_ln547 = select i1 %tmp_4, i32 %sub7, i32 %sub6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547]   --->   Operation 637 'select' 'select_ln547' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 638 [1/1] (0.44ns)   --->   "%select_ln496 = select i1 %tmp_4, i32 -1, i32 1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:496]   --->   Operation 638 'select' 'select_ln496' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & icmp_ln495)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 639 [1/1] (0.77ns)   --->   "%br_ln496 = br void %cleanup216" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:496]   --->   Operation 639 'br' 'br_ln496' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & icmp_ln495)> <Delay = 0.77>

State 76 <SV = 75> <Delay = 0.77>
ST_76 : Operation 640 [1/1] (0.77ns)   --->   "%br_ln0 = br void %cleanup216"   --->   Operation 640 'br' 'br_ln0' <Predicate = (or_ln40 & !icmp_ln444 & !icmp_ln452 & !icmp_ln475 & !icmp_ln495)> <Delay = 0.77>
ST_76 : Operation 641 [1/1] (0.00ns)   --->   "%retval_3 = phi i32 %add, void %if.then6, i32 %sub, void %if.else, i32 %select_ln547, void %if.end109_ifconv, i32 %add8, void %if.then86, i32 %sub2, void %if.else89, i32 %mul2, void %if.then14, i32 %add2, void %if.end21, i32 %select_ln496, void %if.then105, i32 0, void %entry" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447]   --->   Operation 641 'phi' 'retval_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 642 [1/1] (0.00ns)   --->   "%ret_ln548 = ret i32 %retval_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:548]   --->   Operation 642 'ret' 'ret_ln548' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.06ns
The critical path consists of the following:
	wire read operation ('x', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:429) on port 'x' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:429) [2]  (0 ns)
	'fdiv' operation ('div', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) [191]  (7.06 ns)

 <State 2>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) [191]  (7.06 ns)

 <State 3>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) [191]  (7.06 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) [191]  (7.06 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) [191]  (7.06 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) [191]  (7.06 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) [191]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) [191]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) [191]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('s', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499) [28]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('s', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499) [28]  (7.06 ns)

 <State 12>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('s', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499) [28]  (7.06 ns)

 <State 13>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('s2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508) [30]  (7.02 ns)

 <State 14>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('s2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508) [30]  (7.02 ns)

 <State 15>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('s2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508) [30]  (7.02 ns)

 <State 16>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('s4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509) [31]  (7.02 ns)

 <State 17>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('s4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509) [31]  (7.02 ns)

 <State 18>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('s4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509) [31]  (7.02 ns)

 <State 19>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('s6', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510) [32]  (7.02 ns)

 <State 20>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('s6', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510) [32]  (7.02 ns)

 <State 21>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('s6', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510) [32]  (7.02 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472) [179]  (7.06 ns)

 <State 23>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472) [179]  (7.06 ns)

 <State 24>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472) [179]  (7.06 ns)

 <State 25>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472) [179]  (7.06 ns)

 <State 26>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472) [179]  (7.06 ns)

 <State 27>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472) [179]  (7.06 ns)

 <State 28>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472) [179]  (7.06 ns)

 <State 29>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472) [179]  (7.06 ns)

 <State 30>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472) [179]  (7.06 ns)

 <State 31>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493) [146]  (7.06 ns)

 <State 32>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493) [146]  (7.06 ns)

 <State 33>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493) [146]  (7.06 ns)

 <State 34>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493) [146]  (7.06 ns)

 <State 35>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493) [146]  (7.06 ns)

 <State 36>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add8', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493) [149]  (6.44 ns)

 <State 37>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add8', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493) [149]  (6.44 ns)

 <State 38>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('S', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517) [63]  (6.44 ns)
	'select' operation ('S', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:500) [90]  (0.449 ns)

 <State 39>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [103]  (7.06 ns)

 <State 40>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [103]  (7.06 ns)

 <State 41>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [103]  (7.06 ns)

 <State 42>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [103]  (7.06 ns)

 <State 43>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [103]  (7.06 ns)

 <State 44>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [103]  (7.06 ns)

 <State 45>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [103]  (7.06 ns)

 <State 46>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [103]  (7.06 ns)

 <State 47>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [103]  (7.06 ns)

 <State 48>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [104]  (6.44 ns)

 <State 49>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [104]  (6.44 ns)

 <State 50>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [104]  (6.44 ns)

 <State 51>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [104]  (6.44 ns)

 <State 52>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [99]  (4.91 ns)

 <State 53>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [99]  (4.91 ns)

 <State 54>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [99]  (4.91 ns)

 <State 55>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [99]  (4.91 ns)

 <State 56>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [99]  (4.91 ns)

 <State 57>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [99]  (4.91 ns)

 <State 58>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [99]  (4.91 ns)

 <State 59>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [99]  (4.91 ns)

 <State 60>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('r', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [106]  (7.02 ns)

 <State 61>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('r', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [106]  (7.02 ns)

 <State 62>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('r', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545) [106]  (7.02 ns)

 <State 63>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div5', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [107]  (7.06 ns)

 <State 64>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div5', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [107]  (7.06 ns)

 <State 65>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div5', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [107]  (7.06 ns)

 <State 66>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div5', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [107]  (7.06 ns)

 <State 67>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div5', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [107]  (7.06 ns)

 <State 68>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div5', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [107]  (7.06 ns)

 <State 69>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div5', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [107]  (7.06 ns)

 <State 70>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div5', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [107]  (7.06 ns)

 <State 71>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div5', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [107]  (7.06 ns)

 <State 72>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub6', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [108]  (6.44 ns)

 <State 73>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub6', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [108]  (6.44 ns)

 <State 74>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub6', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [108]  (6.44 ns)

 <State 75>: 6.89ns
The critical path consists of the following:
	'fsub' operation ('sub6', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [108]  (6.44 ns)
	'select' operation ('select_ln547', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) [110]  (0.449 ns)

 <State 76>: 0.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_3', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) with incoming values : ('select_ln547', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) ('select_ln496', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:496) ('add8', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493) ('sub2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493) ('add2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473) ('mul2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456) ('sub', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:449) ('add', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) [200]  (0.77 ns)
	'phi' operation ('retval_3', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) with incoming values : ('select_ln547', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547) ('select_ln496', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:496) ('add8', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493) ('sub2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493) ('add2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473) ('mul2', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456) ('sub', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:449) ('add', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447) [200]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
