module top_module (
    input clk,
    input [7:0] in,
    output reg [7:0] anyedge
);

    reg [7:0] prev;

    always @(posedge clk) begin
        anyedge <= in ^ prev;   // detect both rising and falling edges
        prev <= in;             // store previous input
    end

endmodule
