// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef __conv_layer1_conv_cud_H__
#define __conv_layer1_conv_cud_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct conv_layer1_conv_cud_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 128;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(conv_layer1_conv_cud_ram) {
        ram[0] = "0b00111110000000101011100011000111";
        ram[1] = "0b10111110001100000010110011010100";
        ram[2] = "0b00111110001000111011111000100011";
        ram[3] = "0b10111110000010100100010001000001";
        ram[4] = "0b10111110001101101010001101111011";
        ram[5] = "0b00111100100101111000100100011110";
        ram[6] = "0b00111010110001111001111101100110";
        ram[7] = "0b00111110001100011001100001101100";
        ram[8] = "0b00111101100011011100001100110111";
        ram[9] = "0b00111110001100101111100101000100";
        ram[10] = "0b10111110000111011101101110011000";
        ram[11] = "0b00111110000100111010100111110100";
        ram[12] = "0b00111110001010010011011011000110";
        ram[13] = "0b00111101101011111111000010001001";
        ram[14] = "0b10111101000110111101000111101110";
        ram[15] = "0b00111100111111001010110010001110";
        ram[16] = "0b00111110000101000100111100011010";
        ram[17] = "0b00111101001000001010010100100111";
        ram[18] = "0b00111101111001101110110110101011";
        ram[19] = "0b00111110010001011011110110010100";
        ram[20] = "0b10111110001101101110101011001000";
        ram[21] = "0b10111101100010010110111001011001";
        ram[22] = "0b10111101111010001011010111001100";
        ram[23] = "0b10111101100101100011001000111100";
        ram[24] = "0b10111110010000001001111000010011";
        ram[25] = "0b10111110001101001110101100010100";
        ram[26] = "0b10111101100100001000101010101101";
        ram[27] = "0b10111011011111001101011010000000";
        ram[28] = "0b10111110001000010010010011010001";
        ram[29] = "0b10111101100000100111010110101011";
        ram[30] = "0b00111100000101001101100101000000";
        ram[31] = "0b10111101101000100110100110011100";
        ram[32] = "0b00111110000111111001100000110001";
        ram[33] = "0b00111101111111000100001110110011";
        ram[34] = "0b00111110010100001011100101010110";
        ram[35] = "0b00111101100001010100100100110000";
        ram[36] = "0b10111110000110111101010000000110";
        ram[37] = "0b10111110000000010001101010010111";
        ram[38] = "0b00111101100001010011000000000110";
        ram[39] = "0b00111101110110101001110010011001";
        ram[40] = "0b00111101110101000000011001111101";
        ram[41] = "0b10111101000011000110100100101111";
        ram[42] = "0b00111110001110110111101011100101";
        ram[43] = "0b00111110001000110011100000101110";
        ram[44] = "0b00111110001011100111001011011010";
        ram[45] = "0b10111101110000101100010111100011";
        ram[46] = "0b10111110000010000010101101100011";
        ram[47] = "0b10111110001111011101111110000111";
        ram[48] = "0b00111110010010111111111101000111";
        ram[49] = "0b10111110010000001100101111110011";
        ram[50] = "0b10111101111000101101011100110000";
        ram[51] = "0b10111110010011111000010000000010";
        ram[52] = "0b00111101001010000100101011011000";
        ram[53] = "0b10111101110011111001110000100000";
        ram[54] = "0b10111100100100010111111110000100";
        ram[55] = "0b10111101111100100011001111011111";
        ram[56] = "0b10111110000110010001001001010101";
        ram[57] = "0b00111101001110000011000001011110";
        ram[58] = "0b00111101101010001011011111100101";
        ram[59] = "0b00111100111010000101000100100010";
        ram[60] = "0b10111101110010100100111111001010";
        ram[61] = "0b10111110001010010100111100100111";
        ram[62] = "0b00111110010000011110000010000011";
        ram[63] = "0b10111101111100001101001110001101";
        ram[64] = "0b00111110001110011100100111010110";
        ram[65] = "0b10111110001111000110111101111010";
        ram[66] = "0b00111110001000100011110100001100";
        ram[67] = "0b10111101110111101110011110000010";
        ram[68] = "0b10111100101110111001000001100100";
        ram[69] = "0b10111110000110100001000000010111";
        ram[70] = "0b00111110001100011111111010101000";
        ram[71] = "0b10111101100000011110001111101011";
        ram[72] = "0b00111110010011000101000101010101";
        ram[73] = "0b00111110000100000110011100000110";
        ram[74] = "0b00111101111000001100011100111011";
        ram[75] = "0b10111101101100101100101011011110";
        ram[76] = "0b10111100010010000111100110000001";
        ram[77] = "0b00111110000011011010000010011101";
        ram[78] = "0b00111101111010000010101101100011";
        ram[79] = "0b10111101011100000100100110101010";
        ram[80] = "0b00111101110100011010000000000110";
        ram[81] = "0b10111101001110100000111110010001";
        ram[82] = "0b10111101011010011000001101010001";
        ram[83] = "0b10111110010011110000100001000110";
        ram[84] = "0b10111110000001111111111010001111";
        ram[85] = "0b00111110010011011111000100010111";
        ram[86] = "0b10111101110011001101001100010111";
        ram[87] = "0b10111101100011010110110010110101";
        ram[88] = "0b00111101100100111011011001000110";
        ram[89] = "0b10111110001100101100100000111111";
        ram[90] = "0b10111110001110010011010011110000";
        ram[91] = "0b00111110010000001111011111111101";
        ram[92] = "0b10111100010101010100010101000001";
        ram[93] = "0b00111101011101010011000011001111";
        ram[94] = "0b00111110010000000010111101110011";
        ram[95] = "0b00111110000101001010011000100010";
        ram[96] = "0b10111110000100001000011111001010";
        ram[97] = "0b10111100100010001101011011010100";
        ram[98] = "0b00111101110101111110111111100001";
        ram[99] = "0b10111101110011001100011110001111";
        ram[100] = "0b00111110000001010010111011111001";
        ram[101] = "0b10111101101101101101110110101101";
        ram[102] = "0b00111110001010101101110110011100";
        ram[103] = "0b00111101100101100101101110100111";
        ram[104] = "0b00111101000011010011111000001100";
        ram[105] = "0b00111110000001010011111010110100";
        ram[106] = "0b00111101111100111100000101001000";
        ram[107] = "0b10111100100111110000001111010001";
        ram[108] = "0b10111110000011110011110000101110";
        ram[109] = "0b10111101110001100010001101001011";
        ram[110] = "0b00111101101011011101101001001001";
        ram[111] = "0b10111101101111010101110111000100";
        ram[112] = "0b10111101101100100111000000101010";
        ram[113] = "0b00111110000010001010000110011101";
        ram[114] = "0b00111101100001011111000001101111";
        ram[115] = "0b10111101111001001011011011101001";
        ram[116] = "0b10111100011110010001101000110011";
        ram[117] = "0b00111101110100111111110010000111";
        ram[118] = "0b10111100111111100001000100010010";
        ram[119] = "0b10111101110011001011001010010110";
        ram[120] = "0b00111110001110100010011100101000";
        ram[121] = "0b10111101110100100110011111000111";
        ram[122] = "0b00111101100000010110110001100001";
        ram[123] = "0b00111101101110110110001001000001";
        ram[124] = "0b00111101111111011010011110110001";
        ram[125] = "0b00111101100100010110011011100000";
        ram[126] = "0b10111100000001000011100000001001";
        ram[127] = "0b00111110000110110110100101010101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(conv_layer1_conv_cud) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 128;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


conv_layer1_conv_cud_ram* meminst;


SC_CTOR(conv_layer1_conv_cud) {
meminst = new conv_layer1_conv_cud_ram("conv_layer1_conv_cud_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~conv_layer1_conv_cud() {
    delete meminst;
}


};//endmodule
#endif
