<module name="SYSCTRL_GENERAL_CORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CONTROL_GEN_CORE_REVISION" acronym="CONTROL_GEN_CORE_REVISION" offset="0x0" width="32" description="Control module instance revision identifier">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_GEN_CORE_HWINFO" acronym="CONTROL_GEN_CORE_HWINFO" offset="0x4" width="32" description="Information about the IP module hardware configuration">
    <bitfield id="IP_HWINFO" width="32" begin="31" end="0" resetval="0x0000 0000" description="IP-module dependent" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_GEN_CORE_SYSCONFIG" acronym="CONTROL_GEN_CORE_SYSCONFIG" offset="0x10" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="IP_SYSCONFIG_IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Select the local clock-gating strategy0x2,0x3: Clock is automatically gated when there is no access to the Control Module through L4-interconnect ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IP_SYSCONFIG_IDLEMODE_0" description="Clock is manually gated"/>
      <bitenum value="1" id="1" token="IP_SYSCONFIG_IDLEMODE_1" description="Clock is manually enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_DIE_ID_0" acronym="CONTROL_STD_FUSE_DIE_ID_0" offset="0x200" width="32" description="Die ID Register - Part 0. Access conditions. Read: unrestricted">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="Single identifier" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_ID_CODE" acronym="CONTROL_ID_CODE" offset="0x204" width="32" description="ID_CODE Key Register Access conditions. Read: unrestricted">
    <bitfield id="VERSION" width="4" begin="31" end="28" resetval="0x-" description="Revision number" range="" rwaccess="R"/>
    <bitfield id="RAMP_SYSTEM" width="16" begin="27" end="12" resetval="0x-" description="Ramp system number" range="" rwaccess="R"/>
    <bitfield id="TI_IDM" width="11" begin="11" end="1" resetval="0x17" description="Manufacturer identity(TI)" range="" rwaccess="R"/>
    <bitfield id="_" width="1" begin="0" end="0" resetval="0x1" description="Always set to 1" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_DIE_ID_1" acronym="CONTROL_STD_FUSE_DIE_ID_1" offset="0x208" width="32" description="Die ID Register - Part 1. Access conditions. Read: unrestricted">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="Single identifier" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_DIE_ID_2" acronym="CONTROL_STD_FUSE_DIE_ID_2" offset="0x20C" width="32" description="Die ID Register - Part 2. Access conditions. Read: unrestricted">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="Single identifier" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_DIE_ID_3" acronym="CONTROL_STD_FUSE_DIE_ID_3" offset="0x210" width="32" description="Die ID Register - Part 3. Access conditions. Read: unrestricted">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="Single identifier" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_PROD_ID_0" acronym="CONTROL_STD_FUSE_PROD_ID_0" offset="0x214" width="32" description="Prod ID Register - Part 0. This register shows the device type. Access conditions. Read: unrestricted">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEVICE_TYPE" width="8" begin="7" end="0" resetval="0x-" description="Define the device type 0xF0 = GP device Other values = Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_PROD_ID_1" acronym="CONTROL_STD_FUSE_PROD_ID_1" offset="0x218" width="32" description="Prod ID Register - Part 1.This register shows the device type. Access conditions. Read: unrestricted">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SILICON_TYPE" width="2" begin="17" end="16" resetval="0x-" description="Define the silicon performance type" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_USB_CONF" acronym="CONTROL_STD_FUSE_USB_CONF" offset="0x21C" width="32" description="Standard Fuse conf [31:0]. Register shows part of the chip standard eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="USB_PROD_ID" width="16" begin="31" end="16" resetval="0x0000" description="USB Product Identification" range="" rwaccess="R"/>
    <bitfield id="USB_VENDOR_ID" width="16" begin="15" end="0" resetval="0x0000" description="USB Vendor Identification" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_CONF" acronym="CONTROL_STD_FUSE_CONF" offset="0x220" width="32" description="Standard fuse configuration register. The register shows part of the chip eFuse configuration on the L4 interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read only">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_FACE_DETECT_DISABLE" width="1" begin="16" end="16" resetval="0x" description="Disables face detect" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_FACE_DETECT_DISABLE_0_r" description="Enables face detect"/>
      <bitenum value="1" id="1" token="STD_FUSE_FACE_DETECT_DISABLE_1_r" description="Disables face detect"/>
    </bitfield>
    <bitfield id="STD_FUSE_CRYPTO_DISABLE" width="1" begin="15" end="15" resetval="0x-" description="Disables cryptographic modules" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_CRYPTO_DISABLE_0_r" description="Enables cryptrographic modules"/>
      <bitenum value="1" id="1" token="STD_FUSE_CRYPTO_DISABLE_1_r" description="Disables cryptrographic modules"/>
    </bitfield>
    <bitfield id="STD_FUSE_MODEM3G_DISABLE" width="1" begin="14" end="14" resetval="0x-" description="Disables the 3G modem" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_MODEM3G_DISABLE_0_r" description="Enables 3G modem"/>
      <bitenum value="1" id="1" token="STD_FUSE_MODEM3G_DISABLE_1_r" description="Disables 3G modem"/>
    </bitfield>
    <bitfield id="STD_FUSE_CH_SPEEDUP_DISABLE" width="1" begin="13" end="13" resetval="0x-" description="ROM code settings for configuration header block and speedup block. Only software access (no hardware access)." range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_CH_SPEEDUP_DISABLE_0_r" description="Enables CH and speedup"/>
      <bitenum value="1" id="1" token="STD_FUSE_CH_SPEEDUP_DISABLE_1_r" description="Disables CH and speedup"/>
    </bitfield>
    <bitfield id="STD_FUSE_ROM_HIDE" width="1" begin="12" end="12" resetval="0x-" description="MPU BOOT ROM space (4-KB ROM code protection)" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_ROM_HIDE_0_r" description="BOOT ROM space is 128KB."/>
      <bitenum value="1" id="1" token="STD_FUSE_ROM_HIDE_1_r" description="BOOT ROM upper 4-KB region becomes reserved."/>
    </bitfield>
    <bitfield id="STD_FUSE_DPLL_CLK_TRIMMING_DISABLE" width="1" begin="11" end="11" resetval="0x-" description="Controls DPLLs" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_DPLL_CLK_TRIMMING_DISABLE_0_r" description="Enables DPLL trimming"/>
      <bitenum value="1" id="1" token="STD_FUSE_DPLL_CLK_TRIMMING_DISABLE_1_r" description="Disables DPLL trimming"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_DSS_VENC_MVENAB" width="1" begin="9" end="9" resetval="0x-" description="Enables implementation-specific features. Controls DSS_VENC_MVENAB." range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_DSS_VENC_MVENAB_0_r" description="Disables DSS_VENC_MVENAB"/>
      <bitenum value="1" id="1" token="STD_FUSE_DSS_VENC_MVENAB_1_r" description="Enables DSS_VENC_MVENAB"/>
    </bitfield>
    <bitfield id="STD_FUSE_ISS_EFUSE4_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables implementation-specific features. Controls ISS.EFUSE4_EN. Sets to 0." range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_ISS_EFUSE4_EN_0_r" description="Disables ISS EFUSE4"/>
      <bitenum value="1" id="1" token="STD_FUSE_ISS_EFUSE4_EN_1_r" description="Enables ISS EFUSE4"/>
    </bitfield>
    <bitfield id="STD_FUSE_ISS_EFUSE3_EN" width="1" begin="7" end="7" resetval="0x0" description="Enables implementation specific features. Controls ISS.EFUSE3_EN. Sets to 0." range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_ISS_EFUSE3_EN_0_r" description="Disables ISS EFUSE3"/>
      <bitenum value="1" id="1" token="STD_FUSE_ISS_EFUSE3_EN_1_r" description="Enables ISS EFUSE3"/>
    </bitfield>
    <bitfield id="STD_FUSE_ISS_EFUSE2_EN" width="1" begin="6" end="6" resetval="0x0" description="Enables implementation-specific features. Controls ISS.EFUSE2_EN. Sets to 0." range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_ISS_EFUSE2_EN_0_r" description="Disables ISS EFUSE2"/>
      <bitenum value="1" id="1" token="STD_FUSE_ISS_EFUSE2_EN_1_r" description="Enables ISS EFUSE2"/>
    </bitfield>
    <bitfield id="STD_FUSE_ISS_EFUSE1_EN" width="1" begin="5" end="5" resetval="0x1" description="Enables implementation-specific features. Controls ISS.EFUSE1_EN. Sets to 1." range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_ISS_EFUSE1_EN_0_r" description="Disables ISS EFUSE1"/>
      <bitenum value="1" id="1" token="STD_FUSE_ISS_EFUSE1_EN_1_r" description="Enables ISS EFUSE1"/>
    </bitfield>
    <bitfield id="STD_FUSE_SGX540_3D_CLOCK_SOURCE" width="1" begin="4" end="4" resetval="0x-" description="Force 3D graphic engine clock source" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_SGX540_3D_DISABLE" width="1" begin="3" end="3" resetval="0x-" description="Disable the 3D Gx engine (SGX540)" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_SGX540_3D_DISABLE_0_r" description="Enables SGX"/>
      <bitenum value="1" id="1" token="STD_FUSE_SGX540_3D_DISABLE_1_r" description="Disables SGX"/>
    </bitfield>
    <bitfield id="STD_FUSE_CORTEXA9_MPU_DISABLE" width="1" begin="2" end="2" resetval="0x-" description="Configures Cortex-A9 MPU boot mode. It disables one Cortex-A9 core." range="" rwaccess="R">
      <bitenum value="0" id="0" token="STD_FUSE_CORTEXA9_MPU_DISABLE_0_r" description="Boot SMP mode"/>
      <bitenum value="1" id="1" token="STD_FUSE_CORTEXA9_MPU_DISABLE_1_r" description="Boot IP mode"/>
    </bitfield>
    <bitfield id="BSC_ACCESS_PROTECT" width="1" begin="1" end="1" resetval="0x-" description="Reserved for bsc_access protect" range="" rwaccess="R"/>
    <bitfield id="CUST_IEEE1500_DISABLE" width="1" begin="0" end="0" resetval="0x-" description="Customer eFuse control/IEEE1500 access path disable" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_WKUP" acronym="CONTROL_STD_FUSE_OPP_VDD_WKUP" offset="0x228" width="32" description="Standard Fuse OPP VDD_WKUP [31:0]. Register shows part of the chip standard eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_VDD_WKUP" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_IVA_0" acronym="CONTROL_STD_FUSE_OPP_VDD_IVA_0" offset="0x22C" width="32" description="Standard Fuse OPP VDD_IVA_0. Register shows part of the chip eFuse configuration on the L4 interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="VDD_IVA_OPP100_SENN_REC" width="8" begin="31" end="24" resetval="0x00" description="Voltage domain VDD_IVA OPP100 [7:0] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP50_SENP_GAIN" width="4" begin="23" end="20" resetval="0x0" description="Voltage domain VDD_IVA OPP50 [23:20] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP50_SENN_GAIN" width="4" begin="19" end="16" resetval="0x0" description="Voltage domain VDD_IVA OPP50 [19:16] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP50_SENP_REC" width="8" begin="15" end="8" resetval="0x00" description="Voltage domain VDD_IVA OPP50 [15:8] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP50_SENN_REC" width="8" begin="7" end="0" resetval="0x00" description="Voltage domain VDD_IVA OPP50 [7:0] from Standard Fuse" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_IVA_1" acronym="CONTROL_STD_FUSE_OPP_VDD_IVA_1" offset="0x230" width="32" description="Standard Fuse OPP VDD_IVA_1. Register shows part of the chip eFuse configuration on the L4 interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="VDD_IVA_OPP_TURBO_SENP_REC" width="8" begin="31" end="24" resetval="0x00" description="Voltage domain VDD_IVA OPP_TURBO [15:8] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP_TURBO_SENN_REC" width="8" begin="23" end="16" resetval="0x00" description="Voltage domain VDD_IVA OPP_TURBO [7:0] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP100_SENP_GAIN" width="4" begin="15" end="12" resetval="0x0" description="Voltage domain VDD_IVA OPP100 [23:20] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP100_SENN_GAIN" width="4" begin="11" end="8" resetval="0x0" description="Voltage domain VDD_IVA OPP100 [19:16] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP100_SENP_REC" width="8" begin="7" end="0" resetval="0x00" description="Voltage domain VDD_IVA OPP100 [15:8] from Standard Fuse" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_IVA_2" acronym="CONTROL_STD_FUSE_OPP_VDD_IVA_2" offset="0x234" width="32" description="Standard Fuse OPP VDD_IVA_2. Register shows part of the chip eFuse configuration on the L4 interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="VDD_IVA_OPP_NITRO_SENP_GAIN" width="4" begin="31" end="28" resetval="0x0" description="Voltage domain VDD_IVA OPP_NITRO[23:20] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP_NITRO_SENN_GAIN" width="4" begin="27" end="24" resetval="0x0" description="Voltage domain VDD_IVA OPP_NITRO[19:16] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP_NITRO_SENP_REC" width="8" begin="23" end="16" resetval="0x00" description="Voltage domain VDD_IVA OPP_NITRO[15:8] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP_NITRO_SENN_REC" width="8" begin="15" end="8" resetval="0x00" description="Voltage domain VDD_IVA OPP_NITRO[7:0] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP_TURBO_SENP_GAIN" width="4" begin="7" end="4" resetval="0x0" description="Voltage domain VDD_IVA OPP_TURBO[23:20] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP_TURBO_SENN_GAIN" width="4" begin="3" end="0" resetval="0x0" description="Voltage domain VDD_IVA OPP_TURBO[19:16] from Standard Fuse" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_IVA_3" acronym="CONTROL_STD_FUSE_OPP_VDD_IVA_3" offset="0x238" width="32" description="Standard Fuse OPP VDD_IVA_3. Register shows part of the chip eFuse configuration on the L4 interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_SR_SENN" width="2" begin="27" end="26" resetval="0x0" description="VDD_IVA SmartReflex from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_SR_SENP" width="2" begin="25" end="24" resetval="0x0" description="VDD_IVA SmartReflex from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP_NTSB_SENP_GAIN" width="4" begin="23" end="20" resetval="0x0" description="Voltage domain VDD_IVA OPP_NTSB[23:20] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP_NTSB_SENN_GAIN" width="4" begin="19" end="16" resetval="0x0" description="Voltage domain VDD_IVA OPP_NTSB[19:16] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP_NTSB_SENP_REC" width="8" begin="15" end="8" resetval="0x00" description="Voltage domain VDD_IVA OPP_NTSB[15:8] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_IVA_OPP_NTSB_SENN_REC" width="8" begin="7" end="0" resetval="0x00" description="Voltage domain VDD_IVA OPP_NTSB[7:0] from Standard Fuse" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_0" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_0" offset="0x240" width="32" description="Standard Fuse OPP VDD_MPU_0. Register shows part of the chip eFuse configuration on the L4 interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="VDD_MPU_OPP100_SENN_REC" width="8" begin="31" end="24" resetval="0x00" description="Voltage domain VDD_MPU OPP100[7:0] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP50_SENP_GAIN" width="4" begin="23" end="20" resetval="0x0" description="Voltage domain VDD_MPU OPP50[23:20] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP50_SENN_GAIN" width="4" begin="19" end="16" resetval="0x0" description="Voltage domain VDD_MPU OPP50[19:16] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP50_SENP_REC" width="8" begin="15" end="8" resetval="0x00" description="Voltage domain VDD_MPU OPP50[15:8] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP50_SENN_REC" width="8" begin="7" end="0" resetval="0x00" description="Voltage domain VDD_MPU OPP50[7:0] from Standard Fuse" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_1" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_1" offset="0x244" width="32" description="Standard Fuse OPP VDD_MPU_1. Register shows part of the chip eFuse configuration on the L4 interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="VDD_MPU_OPP_TURBO_SENP_REC" width="8" begin="31" end="24" resetval="0x00" description="Voltage domain VDD_MPU OPP_TURBO[15:8] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP_TURBO_SENN_REC" width="8" begin="23" end="16" resetval="0x00" description="Voltage domain VDD_MPU OPP_TURBO[7:0] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP100_SENP_GAIN" width="4" begin="15" end="12" resetval="0x0" description="Voltage domain VDD_MPU OPP100[23:20] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP100_SENN_GAIN" width="4" begin="11" end="8" resetval="0x0" description="Voltage domain VDD_MPU OPP100[19:16] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP100_SENP_REC" width="8" begin="7" end="0" resetval="0x00" description="Voltage domain VDD_MPU OPP100[15:8] from Standard Fuse" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_2" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_2" offset="0x248" width="32" description="Standard Fuse OPP VDD_MPU_2. Register shows part of the chip eFuse configuration on the L4 interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="VDD_MPU_OPP_NITRO_SENP_GAIN" width="4" begin="31" end="28" resetval="0x0" description="Voltage domain VDD_MPU OPP_NITRO[23:20] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP_NITRO_SENN_GAIN" width="4" begin="27" end="24" resetval="0x0" description="Voltage domain VDD_MPU OPP_NITRO[19:16] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP_NITRO_SENP_REC" width="8" begin="23" end="16" resetval="0x00" description="Voltage domain VDD_MPU OPP_NITRO[15:8] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP_NITRO_SENN_REC" width="8" begin="15" end="8" resetval="0x00" description="Voltage domain VDD_MPU OPP_NITRO[7:0] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP_TURBO_SENP_GAIN" width="4" begin="7" end="4" resetval="0x0" description="Voltage domain VDD_MPU OPP_TURBO[23:20] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP_TURBO_SENN_GAIN" width="4" begin="3" end="0" resetval="0x0" description="Voltage domain VDD_MPU OPP_TURBO[19:16] from Standard Fuse" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_MPU_3" acronym="CONTROL_STD_FUSE_OPP_VDD_MPU_3" offset="0x24C" width="32" description="Standard Fuse OPP VDD_MPU_3. Register shows part of the chip eFuse configuration on the L4 interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_SR_SENN" width="2" begin="27" end="26" resetval="0x0" description="VDD_MPU SmartReflex from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_SR_SENP" width="2" begin="25" end="24" resetval="0x0" description="VDD_MPU SmartReflex from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP_NTSB_SENP_GAIN" width="4" begin="23" end="20" resetval="0x0" description="Voltage domain VDD_MPU OPP_NTSB[23:20] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP_NTSB_SENN_GAIN" width="4" begin="19" end="16" resetval="0x0" description="Voltage domain VDD_MPU OPP_NTSB[19:16] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP_NTSB_SENP_REC" width="8" begin="15" end="8" resetval="0x00" description="Voltage domain VDD_MPU OPP_NTSB[15:8] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_MPU_OPP_NTSB_SENN_REC" width="8" begin="7" end="0" resetval="0x00" description="Voltage domain VDD_MPU OPP_NTSB[7:0] from Standard Fuse" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_CORE_0" acronym="CONTROL_STD_FUSE_OPP_VDD_CORE_0" offset="0x254" width="32" description="Standard Fuse OPP VDD_CORE_0. Register shows part of the chip eFuse configuration on the L4 interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="VDD_CORE_OPP100_SENN_REC" width="8" begin="31" end="24" resetval="0x00" description="Voltage domain VDD_CORE OPP100[7:0] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_CORE_OPP50_SENP_GAIN" width="4" begin="23" end="20" resetval="0x0" description="Voltage domain VDD_CORE OPP50 23:20] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_CORE_OPP50_SENN_GAIN" width="4" begin="19" end="16" resetval="0x0" description="Voltage domain VDD_CORE OPP50[19:16] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_CORE_OPP50_SENP_REC" width="8" begin="15" end="8" resetval="0x00" description="Voltage domain VDD_CORE OPP50[15:8] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_CORE_OPP50_SENN_REC" width="8" begin="7" end="0" resetval="0x00" description="Voltage domain VDD_CORE OPP50[7:0] from Standard Fuse" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_CORE_1" acronym="CONTROL_STD_FUSE_OPP_VDD_CORE_1" offset="0x258" width="32" description="Standard Fuse OPP VDD_CORE_1. Register shows part of the chip eFuse configuration on the L4 interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="VDD_CORE_OPP119_SENP_REC" width="8" begin="31" end="24" resetval="0x00" description="Voltage domain VDD_CORE OPP119[15:8] from Standard Fuse (overdrive mode)" range="" rwaccess="R"/>
    <bitfield id="VDD_CORE_OPP119_SENN_REC" width="8" begin="23" end="16" resetval="0x00" description="Voltage domain VDD_CORE OPP119[7:0] from Standard Fuse (overdrive mode)" range="" rwaccess="R"/>
    <bitfield id="VDD_CORE_OPP100_SENP_GAIN" width="4" begin="15" end="12" resetval="0x0" description="Voltage domain VDD_CORE OPP100[23:20] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_CORE_OPP100_SENN_GAIN" width="4" begin="11" end="8" resetval="0x0" description="Voltage domain VDD_CORE OPP100[19:16] from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_CORE_OPP100_SENP_REC" width="8" begin="7" end="0" resetval="0x00" description="Voltage domain VDD_CORE OPP100[15:8] from Standard Fuse" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_VDD_CORE_2" acronym="CONTROL_STD_FUSE_OPP_VDD_CORE_2" offset="0x25C" width="32" description="Standard Fuse OPP VDD_CORE_2. Register shows part of the chip eFuse configuration on the L4 interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="VDD_CORE_SR_SENN" width="2" begin="11" end="10" resetval="0x0" description="VDD_CORE SmartReflex from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_CORE_SR_SENP" width="2" begin="9" end="8" resetval="0x0" description="VDD_CORE SmartReflex from Standard Fuse" range="" rwaccess="R"/>
    <bitfield id="VDD_CORE_OPP119_SENP_GAIN" width="4" begin="7" end="4" resetval="0x0" description="Voltage domain VDD_CORE OPP119[23:20] from Standard Fuse (overdrive mode)" range="" rwaccess="R"/>
    <bitfield id="VDD_CORE_OPP119_SENN_GAIN" width="4" begin="3" end="0" resetval="0x0" description="Voltage domain VDD_CORE OPP119[19:16] from Standard Fuse (overdrive mode)" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_BGAP" acronym="CONTROL_STD_FUSE_OPP_BGAP" offset="0x260" width="32" description="Standard Fuse OPP BGAP. Register shows part of the chip standard eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_BGAP" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_DPLL_0" acronym="CONTROL_STD_FUSE_OPP_DPLL_0" offset="0x264" width="32" description="Standard Fuse OPP DPLL. Register shows part of the chip standard eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_OPP_DPLL_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_OPP_DPLL_1" acronym="CONTROL_STD_FUSE_OPP_DPLL_1" offset="0x268" width="32" description="Standard Fuse OPP DPLL. Register shows part of the chip standard eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="IVA_RBB_TURBO" width="1" begin="21" end="21" resetval="0x-" description="If trimmed, ABB (Adaptive Body Bias) Set2 mode can be enabled at OPP TURBO on IVA" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IVA_RBB_TURBO_0" description="IVA ABB Set2 voltage is NOT trimmed"/>
      <bitenum value="1" id="1" token="IVA_RBB_TURBO_1" description="IVA ABB Set2 voltage is trimmed"/>
    </bitfield>
    <bitfield id="MPU_RBB_TURBO" width="1" begin="20" end="20" resetval="0x-" description="If trimmed, ABB Set2 mode can be enabled at OPP TURBO on MPU." range="" rwaccess="R">
      <bitenum value="0" id="0" token="MPU_RBB_TURBO_0" description="MPU ABB Set2 voltage is NOT trimmed."/>
      <bitenum value="1" id="1" token="MPU_RBB_TURBO_1" description="MPU ABB Set2 voltage is trimmed."/>
    </bitfield>
    <bitfield id="MPU_DPLL_TRIM_FREQ" width="2" begin="19" end="18" resetval="0x-" description="Lock frequency at which the MPU DPLL is trimmed. The DPLL can be locked at any valid frequencies up to this value." range="" rwaccess="R">
      <bitenum value="0" id="0" token="MPU_DPLL_TRIM_FREQ_0" description="2 GHz"/>
      <bitenum value="1" id="1" token="MPU_DPLL_TRIM_FREQ_1" description="2.4 GHz"/>
      <bitenum value="2" id="2" token="MPU_DPLL_TRIM_FREQ_2" description="Reserved"/>
      <bitenum value="3" id="3" token="MPU_DPLL_TRIM_FREQ_3" description="3 GHz"/>
    </bitfield>
    <bitfield id="RESERVED" width="18" begin="17" end="0" resetval="0x00000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STATUS" acronym="CONTROL_STATUS" offset="0x2C4" width="32" description="Control Module Status Register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="SYSCTRL_GENERAL_CONF" width="2" begin="12" end="11" resetval="0x0" description="Sysctrl_General_ IP configuration" range="" rwaccess="R">
      <bitenum value="1" id="1" token="SYSCTRL_GENERAL_CONF_1_r" description="SMP configuration"/>
    </bitfield>
    <bitfield id="DEVICE_TYPE" width="3" begin="10" end="8" resetval="0x0" description="Device type captured at reset time Device type value sampled at power-on reset." range="" rwaccess="R">
      <bitenum value="3" id="3" token="DEVICE_TYPE_3_r" description="General Purpose (GP)"/>
    </bitfield>
    <bitfield id="SYS_BOOT" width="8" begin="7" end="0" resetval="0x00" description="Sys.Boot pins state captured at reset time Sys.Boot pin values sampled at power-on reset" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_SEC_ERR_STATUS_FUNC" acronym="CONTROL_SEC_ERR_STATUS_FUNC" offset="0x2D0" width="32" description="Firewall Error Status functional Register Access conditions. Read Only">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="C2C_INIT_FW_ERROR" width="1" begin="20" end="20" resetval="0" description="C2C init firewall. MID config: unused (reserved)" range="" rwaccess="R">
      <bitenum value="0" id="0" token="C2C_INIT_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="C2C_INIT_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L4_AUDIOBE_FW_ERROR" width="1" begin="19" end="19" resetval="0" description="L4 AudioBE firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L4_AUDIOBE_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="L4_AUDIOBE_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="DEBUGSS_FW_ERROR" width="1" begin="18" end="18" resetval="0" description="DebugSS firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DEBUGSS_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="DEBUGSS_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L4_CONFIG_FW_ERROR" width="1" begin="17" end="17" resetval="0" description="L4 Config firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L4_CONFIG_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="L4_CONFIG_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L4_PERIPH_FW_ERROR" width="1" begin="16" end="16" resetval="0" description="L4 PER firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L4_PERIPH_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="L4_PERIPH_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="ISS_FW_ERROR" width="1" begin="15" end="15" resetval="0" description="ISS firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ISS_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="ISS_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="DSS_FW_ERROR" width="1" begin="14" end="14" resetval="0" description="DSS firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DSS_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="DSS_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="SGX_FW_ERROR" width="1" begin="13" end="13" resetval="0" description="SGX firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SGX_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="SGX_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="C2C_FW_ERROR" width="1" begin="12" end="12" resetval="0" description="C2C firewall. MID config: unused (reserved)." range="" rwaccess="R">
      <bitenum value="0" id="0" token="C2C_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="C2C_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SL2_FW_ERROR" width="1" begin="6" end="6" resetval="0" description="SL2 firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SL2_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="SL2_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="DUAL_CORTEX_M3_FW_ERROR" width="1" begin="5" end="5" resetval="0" description="Dual Cortex M3 firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DUAL_CORTEX_M3_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="DUAL_CORTEX_M3_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="IVAHD_FW_ERROR" width="1" begin="4" end="4" resetval="0" description="IVAHD firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IVAHD_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="IVAHD_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="EMIF_FW_ERROR" width="1" begin="3" end="3" resetval="0" description="EMIF firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="EMIF_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="EMIF_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="GPMC_FW_ERROR" width="1" begin="2" end="2" resetval="0" description="GPMC firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="GPMC_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="GPMC_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L3RAM_FW_ERROR" width="1" begin="1" end="1" resetval="0" description="L3RAM firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L3RAM_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="L3RAM_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_SEC_ERR_STATUS_DEBUG" acronym="CONTROL_SEC_ERR_STATUS_DEBUG" offset="0x2D4" width="32" description="Error Status debug Register. Read All / Write All. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="C2C_INIT_DBGFW_ERROR" width="1" begin="20" end="20" resetval="0" description="C2C init debug firewall. MID config: unused (reserved)" range="" rwaccess="R">
      <bitenum value="0" id="0" token="C2C_INIT_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="C2C_INIT_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L4_AUDIOBE_DBGFW_ERROR" width="1" begin="19" end="19" resetval="0" description="L4 AudioBE debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L4_AUDIOBE_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="L4_AUDIOBE_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="DEBUGSS_DBGFW_ERROR" width="1" begin="18" end="18" resetval="0" description="DebugSS debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DEBUGSS_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="DEBUGSS_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L4_CONFIG_DBGFW_ERROR" width="1" begin="17" end="17" resetval="0" description="L4 Config debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L4_CONFIG_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="L4_CONFIG_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L4_PERIPH_DBGFW_ERROR" width="1" begin="16" end="16" resetval="0" description="L4 PER debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L4_PERIPH_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="L4_PERIPH_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="ISS_DBGFW_ERROR" width="1" begin="15" end="15" resetval="0" description="ISS debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ISS_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="ISS_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="DSS_DBGFW_ERROR" width="1" begin="14" end="14" resetval="0" description="DSS debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DSS_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="DSS_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="SGX_DBGFW_ERROR" width="1" begin="13" end="13" resetval="0" description="SGX debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SGX_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="SGX_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="C2C_DBGFW_ERROR" width="1" begin="12" end="12" resetval="0" description="C2C debug firewall. MID config: unused (reserved)." range="" rwaccess="R">
      <bitenum value="0" id="0" token="C2C_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="C2C_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SL2_DBGFW_ERROR" width="1" begin="6" end="6" resetval="0" description="SL2 debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SL2_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="SL2_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="DUAL_CORTEX_M3_DBGFW_ERROR" width="1" begin="5" end="5" resetval="0" description="Dual Cortex M3 debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DUAL_CORTEX_M3_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="DUAL_CORTEX_M3_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="IVAHD_DBGFW_ERROR" width="1" begin="4" end="4" resetval="0" description="IVAHD debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IVAHD_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="IVAHD_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="EMIF_DBGFW_ERROR" width="1" begin="3" end="3" resetval="0" description="EMIF debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="EMIF_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="EMIF_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="GPMC_DBGFW_ERROR" width="1" begin="2" end="2" resetval="0" description="GPMC debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="GPMC_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="GPMC_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="L3RAM_DBGFW_ERROR" width="1" begin="1" end="1" resetval="0" description="L3RAM debug firewall" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L3RAM_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="1" token="L3RAM_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DEV_CONF" acronym="CONTROL_DEV_CONF" offset="0x300" width="32" description="Device configuration register. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="DEV_CONF" width="31" begin="31" end="1" resetval="0x0000 0000" description="Spare bits for device configuration." range="" rwaccess="RW"/>
    <bitfield id="USBPHY_PD" width="1" begin="0" end="0" resetval="0" description="Power down entire USB phy (data, common module and UTMI). controls USB2PHYCORE.PD pin." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="USBPHY_PD_0" description="Normal operation"/>
      <bitenum value="1" id="1" token="USBPHY_PD_1" description="Power down the USB PHY"/>
    </bitfield>
  </register>
  <register id="CONTROL_LDOVBB_IVA_VOLTAGE_CTRL" acronym="CONTROL_LDOVBB_IVA_VOLTAGE_CTRL" offset="0x314" width="32" description="IVA Voltage Body Bias LDO control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LDOVBBIVA_RBB_MUX_CTRL" width="1" begin="26" end="26" resetval="0" description="Override control of EFUSE Adaptive Body Bias set2 voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDOVBBIVA_RBB_MUX_CTRL_0" description="EFUSE value is used"/>
      <bitenum value="1" id="1" token="LDOVBBIVA_RBB_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOVBBIVA_RBB_VSET_IN" width="5" begin="25" end="21" resetval="0x00" description="EFUSE Adaptive Body Bias set2 voltage value" range="" rwaccess="R"/>
    <bitfield id="LDOVBBIVA_RBB_VSET_OUT" width="5" begin="20" end="16" resetval="0x00" description="Override value for Adaptive Body Bias set2 voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LDOVBBIVA_FBB_MUX_CTRL" width="1" begin="10" end="10" resetval="0" description="Override control of EFUSE Adaptive Body Bias Set1 voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDOVBBIVA_FBB_MUX_CTRL_0" description="EFUSE value is used"/>
      <bitenum value="1" id="1" token="LDOVBBIVA_FBB_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOVBBIVA_FBB_VSET_IN" width="5" begin="9" end="5" resetval="0x00" description="EFUSE Adaptive Body Bias Set1 voltage value" range="" rwaccess="R"/>
    <bitfield id="LDOVBBIVA_FBB_VSET_OUT" width="5" begin="4" end="0" resetval="0x00" description="Override value for Adaptive Body Bias Set1 voltage" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_LDOVBB_MPU_VOLTAGE_CTRL" acronym="CONTROL_LDOVBB_MPU_VOLTAGE_CTRL" offset="0x318" width="32" description="MPU Voltage Body Bias LDO control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LDOVBBMPU_RBB_MUX_CTRL" width="1" begin="26" end="26" resetval="0" description="Override control of EFUSE Adaptive Body Bias Set2 voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDOVBBMPU_RBB_MUX_CTRL_0" description="EFUSE value is used"/>
      <bitenum value="1" id="1" token="LDOVBBMPU_RBB_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOVBBMPU_RBB_VSET_IN" width="5" begin="25" end="21" resetval="0x00" description="EFUSE Adaptive Body Bias Set2 voltage value" range="" rwaccess="R"/>
    <bitfield id="LDOVBBMPU_RBB_VSET_OUT" width="5" begin="20" end="16" resetval="0x00" description="Override value for Adaptive Body Bias Set2 voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LDOVBBMPU_FBB_MUX_CTRL" width="1" begin="10" end="10" resetval="0" description="Override control of EFUSE Adaptive Body Bias Set1 voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDOVBBMPU_FBB_MUX_CTRL_0" description="EFUSE value is used"/>
      <bitenum value="1" id="1" token="LDOVBBMPU_FBB_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOVBBMPU_FBB_VSET_IN" width="5" begin="9" end="5" resetval="0x00" description="EFUSE Adaptive Body Bias Set1 voltage value" range="" rwaccess="R"/>
    <bitfield id="LDOVBBMPU_FBB_VSET_OUT" width="5" begin="4" end="0" resetval="0x00" description="Override value for Adaptive Body Bias Set1 voltage" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_LDOSRAM_IVA_VOLTAGE_CTRL" acronym="CONTROL_LDOSRAM_IVA_VOLTAGE_CTRL" offset="0x320" width="32" description="IVA SRAM LDO control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMIVA_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDOSRAMIVA_RETMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="LDOSRAMIVA_RETMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMIVA_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x00" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMIVA_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x00" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMIVA_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDOSRAMIVA_ACTMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="LDOSRAMIVA_ACTMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMIVA_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x00" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMIVA_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x00" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_LDOSRAM_MPU_VOLTAGE_CTRL" acronym="CONTROL_LDOSRAM_MPU_VOLTAGE_CTRL" offset="0x324" width="32" description="MPU SRAM LDO control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDOSRAMMPU_RETMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="LDOSRAMMPU_RETMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMPU_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x00" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x00" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDOSRAMMPU_ACTMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="LDOSRAMMPU_ACTMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMPU_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x00" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x00" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_LDOSRAM_CORE_VOLTAGE_CTRL" acronym="CONTROL_LDOSRAM_CORE_VOLTAGE_CTRL" offset="0x328" width="32" description="Core SRAM LDO control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDOSRAMCORE_RETMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="LDOSRAMCORE_RETMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x00" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x00" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LDOSRAMCORE_ACTMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="LDOSRAMCORE_ACTMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x00" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x00" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_TEMP_SENSOR" acronym="CONTROL_TEMP_SENSOR" offset="0x32C" width="32" description="Control VBGAPTS temperature sensor and thermal comparator shutdown register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="BGAP_TEMPSOFF" width="1" begin="13" end="13" resetval="0" description="Temperature sensor and thermal shutdown mode." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BGAP_TEMPSOFF_0" description="Temperature sensor and thermal shutdown is active"/>
      <bitenum value="1" id="1" token="BGAP_TEMPSOFF_1" description="Temperature sensor and thermal shutdown set in OFF mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="BGAP_TEMP_SENSOR_SOC" width="1" begin="11" end="11" resetval="0" description="ADC Start of Conversion. A transition to high starts a new ADC conversion cycle" range="" rwaccess="RW"/>
    <bitfield id="BGAP_TEMP_SENSOR_EOCZ" width="1" begin="10" end="10" resetval="0" description="ADC End of Conversion. Active low, when CTRL_ TEMP(5:0) is valid." range="" rwaccess="R"/>
    <bitfield id="BGAP_TEMP_SENSOR_DTEMP" width="10" begin="9" end="0" resetval="0x000" description="Temperature data from the ADC. Valid if EOCZ is low." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DPLL_NWELL_TRIM_0" acronym="CONTROL_DPLL_NWELL_TRIM_0" offset="0x330" width="32" description="Dpll trim (SW override) - Part 0 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_ABE_NWELL_TRIM_MUX_CTRL" width="1" begin="29" end="29" resetval="0" description="Software override selection over efuse values." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_ABE_NWELL_TRIM_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="DPLL_ABE_NWELL_TRIM_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="DPLL_ABE_NWELL_TRIM" width="5" begin="28" end="24" resetval="0x00" description="Software override value." range="" rwaccess="RW"/>
    <bitfield id="DPLL_PER_NWELL_TRIM_MUX_CTRL" width="1" begin="23" end="23" resetval="0" description="Software override selection over efuse values." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_PER_NWELL_TRIM_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="DPLL_PER_NWELL_TRIM_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="DPLL_PER_NWELL_TRIM" width="5" begin="22" end="18" resetval="0x00" description="Software override value." range="" rwaccess="RW"/>
    <bitfield id="DPLL_CORE_NWELL_TRIM_MUX_CTRL" width="1" begin="17" end="17" resetval="0" description="Software override selection over efuse values." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CORE_NWELL_TRIM_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="DPLL_CORE_NWELL_TRIM_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="DPLL_CORE_NWELL_TRIM" width="5" begin="16" end="12" resetval="0x00" description="Software override value." range="" rwaccess="RW"/>
    <bitfield id="DPLL_IVA_NWELL_TRIM_MUX_CTRL" width="1" begin="11" end="11" resetval="0" description="Software override selection over efuse values." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_IVA_NWELL_TRIM_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="DPLL_IVA_NWELL_TRIM_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="DPLL_IVA_NWELL_TRIM" width="5" begin="10" end="6" resetval="0x00" description="Software override value." range="" rwaccess="RW"/>
    <bitfield id="DPLL_MPU_NWELL_TRIM_MUX_CTRL" width="1" begin="5" end="5" resetval="0" description="Software override selection over efuse values." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_MPU_NWELL_TRIM_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="DPLL_MPU_NWELL_TRIM_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="DPLL_MPU_NWELL_TRIM" width="5" begin="4" end="0" resetval="0x00" description="Software override value." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DPLL_NWELL_TRIM_1" acronym="CONTROL_DPLL_NWELL_TRIM_1" offset="0x334" width="32" description="Dpll trim (SW override) - Part 1 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x00" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DPLL_USB_NWELL_TRIM_MUX_CTRL" width="1" begin="23" end="23" resetval="0" description="Software override selection over efuse values." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_USB_NWELL_TRIM_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="DPLL_USB_NWELL_TRIM_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="DPLL_USB_NWELL_TRIM" width="5" begin="22" end="18" resetval="0x00" description="Software override value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="17" end="12" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DPLL_DSI2_NWELL_TRIM_MUX_CTRL" width="1" begin="11" end="11" resetval="0" description="Software override selection over efuse values." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_DSI2_NWELL_TRIM_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="DPLL_DSI2_NWELL_TRIM_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="DPLL_DSI2_NWELL_TRIM" width="5" begin="10" end="6" resetval="0x00" description="Software override value." range="" rwaccess="RW"/>
    <bitfield id="DPLL_DSI1_NWELL_TRIM_MUX_CTRL" width="1" begin="5" end="5" resetval="0" description="Software override selection over efuse values." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_DSI1_NWELL_TRIM_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="1" token="DPLL_DSI1_NWELL_TRIM_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="DPLL_DSI1_NWELL_TRIM" width="5" begin="4" end="0" resetval="0x00" description="Software override value." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_USBOTGHS_CONTROL" acronym="CONTROL_USBOTGHS_CONTROL" offset="0x33C" width="32" description="USBOTGHS software control Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="DISCHRGVBUS" width="1" begin="8" end="8" resetval="0" description="USBOTGHS value for signal dischrgvbus (OTG_PD_VBUS ). controls discharging of VBUS for completing SRP." range="" rwaccess="R">
      <bitenum value="0" id="0" token="DISCHRGVBUS_0_r" description="OTG transceiver does not discharge VBUS"/>
      <bitenum value="1" id="1" token="DISCHRGVBUS_1_r" description="OTG transceiver discharges VBUS"/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="7" end="7" resetval="0" description="USBOTGHS value for signal chrgvbus (OTG_PU_VBUS). controls charging of VBUS for initiating SRP." range="" rwaccess="R">
      <bitenum value="0" id="0" token="CHRGVBUS_0_r" description="OTG transceiver does not charge VBUS"/>
      <bitenum value="1" id="1" token="CHRGVBUS_1_r" description="OTG transceiver charges VBUS"/>
    </bitfield>
    <bitfield id="DRVVBUS" width="1" begin="6" end="6" resetval="0" description="USBOTGHS value for signal drvvbus (OTG_DRV_VBUS). controls the driving of 5V power on VBUS." range="" rwaccess="R">
      <bitenum value="0" id="0" token="DRVVBUS_0_r" description="OTG transceiver does not drive VBUS"/>
      <bitenum value="1" id="1" token="DRVVBUS_1_r" description="OTG transceiver drives VBUS"/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="5" end="5" resetval="0" description="USBOTGHS value for signal Idpullup (OTG_PU_ID). Enables sampling of the ID pin of the USB connector." range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDPULLUP_0_r" description="OTG transceiver does not apply a pullup to ID"/>
      <bitenum value="1" id="1" token="IDPULLUP_1_r" description="OTG transceiver applies a pullup to ID"/>
    </bitfield>
    <bitfield id="IDDIG" width="1" begin="4" end="4" resetval="1" description="Sets the USBOTGHS signal iddig (ID). Indicates the value of the ID pin of the USB connector." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDDIG_0" description="ID pin is grounded"/>
      <bitenum value="1" id="1" token="IDDIG_1" description="ID pin is high-impedance"/>
    </bitfield>
    <bitfield id="SESSEND" width="1" begin="3" end="3" resetval="1" description="Sets the USBOTGHS signal sessend (BSESSEND). Indicates if VBUS is below the B-Device session end threshold. The threshold Vth is between 0.2V and 0.8V." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSEND_0" description="VBUS voltage is above VB_SESS_END"/>
      <bitenum value="1" id="1" token="SESSEND_1" description="VBUS voltage is below VB_SESS_END"/>
    </bitfield>
    <bitfield id="VBUSVALID" width="1" begin="2" end="2" resetval="0" description="Sets the USBOTGHS signal vbusvalid (VBUSVLD). Indicates if VBUS is above the threshold for normal operation. The threshold Vth is between 4.4V and 4.75V." range="" rwaccess="RW"/>
    <bitfield id="BVALID" width="1" begin="1" end="1" resetval="0" description="Sets the USBOTGHS signal bvalid (BSESSVLD). Signal is currently unconnected (reserved for future use)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BVALID_0" description="VBUS voltage is below VB_SESS_VLD"/>
      <bitenum value="1" id="1" token="BVALID_1" description="VBUS voltage is above VB_SESS_VLD"/>
    </bitfield>
    <bitfield id="AVALID" width="1" begin="0" end="0" resetval="0" description="Sets the USBOTGHS signal avalid (ASESSVLD). Indicates if VBUS is above the A-Device session valid threshold. The threshold Vth is between 0.8V and 2.0V." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AVALID_0" description="VBUS voltage is below VA_SESS_VLD"/>
      <bitenum value="1" id="1" token="AVALID_1" description="VBUS voltage is above VA_SESS_VLD"/>
    </bitfield>
  </register>
  <register id="CONTROL_DSS_CONTROL" acronym="CONTROL_DSS_CONTROL" offset="0x340" width="32" description="DSS software control Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_MUX6_SELECT" width="1" begin="0" end="0" resetval="0" description="Mux6 select value for DSS." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DSS_MUX6_SELECT_0" description="enables DSS_CLK as functional clock input for the DSI2 PHY bypass clock"/>
      <bitenum value="1" id="1" token="DSS_MUX6_SELECT_1" description="enables PLL1_CLK4 as functional clock input for the DSI2 PHY bypass clock"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORTEX_M3_MMUADDRTRANSLTR" acronym="CONTROL_CORTEX_M3_MMUADDRTRANSLTR" offset="0x348" width="32" description="CORTEX_M3 reg Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="CORTEX_M3_MMUADDRTRANSLTR" width="20" begin="19" end="0" resetval="0x00000" description="Used to save the mmu address boot" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CORTEX_M3_MMUADDRLOGICTR" acronym="CONTROL_CORTEX_M3_MMUADDRLOGICTR" offset="0x34C" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="CORTEX_M3_MMUADDRLOGICTR" width="20" begin="19" end="0" resetval="0x00000" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_HWOBS_CONTROL" acronym="CONTROL_HWOBS_CONTROL" offset="0x350" width="32" description="Hardware observability control. This register enables or disables hardware observability outputs (to save power primarily) Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="HWOBS_CLKDIV_SEL_2" width="5" begin="18" end="14" resetval="0x00" description="Clock divider selection on po_hwobs(2)." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="HWOBS_CLKDIV_SEL_2_1" description="output is not divided"/>
      <bitenum value="2" id="2" token="HWOBS_CLKDIV_SEL_2_2" description="output is divided by 2"/>
      <bitenum value="4" id="4" token="HWOBS_CLKDIV_SEL_2_4" description="output is divided by 4"/>
      <bitenum value="8" id="8" token="HWOBS_CLKDIV_SEL_2_8" description="output is divided by 8"/>
      <bitenum value="16" id="16" token="HWOBS_CLKDIV_SEL_2_16" description="output is divided by 16"/>
    </bitfield>
    <bitfield id="HWOBS_CLKDIV_SEL_1" width="5" begin="13" end="9" resetval="0x00" description="Clock divider selection on po_hwobs(1)." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="HWOBS_CLKDIV_SEL_1_1" description="output is not divided"/>
      <bitenum value="2" id="2" token="HWOBS_CLKDIV_SEL_1_2" description="output is divided by 2"/>
      <bitenum value="4" id="4" token="HWOBS_CLKDIV_SEL_1_4" description="output is divided by 4"/>
      <bitenum value="8" id="8" token="HWOBS_CLKDIV_SEL_1_8" description="output is divided by 8"/>
      <bitenum value="16" id="16" token="HWOBS_CLKDIV_SEL_1_16" description="output is divided by 16"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HWOBS_CLKDIV_SEL" width="5" begin="7" end="3" resetval="0x00" description="Clock divider selection on po_hwobs(0)." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="HWOBS_CLKDIV_SEL_1" description="output is not divided"/>
      <bitenum value="2" id="2" token="HWOBS_CLKDIV_SEL_2" description="output is divided by 2"/>
      <bitenum value="4" id="4" token="HWOBS_CLKDIV_SEL_4" description="output is divided by 4"/>
      <bitenum value="8" id="8" token="HWOBS_CLKDIV_SEL_8" description="output is divided by 8"/>
      <bitenum value="16" id="16" token="HWOBS_CLKDIV_SEL_16" description="output is divided by 16"/>
    </bitfield>
    <bitfield id="HWOBS_ALL_ZERO_MODE" width="1" begin="2" end="2" resetval="0" description="Used to gate observable signals. When set all outputs are set to zero (can be used to check the path from hardware observability to external pads)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWOBS_ALL_ZERO_MODE_0" description="Hardware observability ports are not gated"/>
      <bitenum value="1" id="1" token="HWOBS_ALL_ZERO_MODE_1" description="Hardware observability ports are all set to 0"/>
    </bitfield>
    <bitfield id="HWOBS_ALL_ONE_MODE" width="1" begin="1" end="1" resetval="0" description="Used to gate observable signals. When set all outputs are set to one (can be used to check the path from hardware observability to external pads)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWOBS_ALL_ONE_MODE_0" description="Hardware observability ports are not gated"/>
      <bitenum value="1" id="1" token="HWOBS_ALL_ONE_MODE_1" description="Hardware observability ports are all set to 1"/>
    </bitfield>
    <bitfield id="HWOBS_MACRO_ENABLE" width="1" begin="0" end="0" resetval="0" description="Used to gate observable signals coming from macros using the 32-bit HWOBS bus definition. When deasserted all outputs of the HWOBS busdef are set to zero." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HWOBS_MACRO_ENABLE_0" description="Hardware observability ports from macros are gated and set to zero"/>
      <bitenum value="1" id="1" token="HWOBS_MACRO_ENABLE_1" description="Hardware observability ports from macros are not gated"/>
    </bitfield>
  </register>
  <register id="CONTROL_EMIF1_OFFSET" acronym="CONTROL_EMIF1_OFFSET" offset="0x360" width="32" description="emif1 offset Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="EMIF1_DLL_OFFSET_3" width="8" begin="31" end="24" resetval="0x00" description="8-bit signed offset value (-128 ... +127) for EMIF1 DLL Slave3 delay correction." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_DLL_OFFSET_2" width="8" begin="23" end="16" resetval="0x00" description="8-bit signed offset value (-128 ... +127) for EMIF1 DLL Slave2 delay correction." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_DLL_OFFSET_1" width="8" begin="15" end="8" resetval="0x00" description="8-bit signed offset value (-128 ... +127) for EMIF1 DLL Slave1 delay correction." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_DLL_OFFSET_0" width="8" begin="7" end="0" resetval="0x00" description="8-bit signed offset value (-128 ... +127) for EMIF1 DLL Slave0 delay correction." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_EMIF2_OFFSET" acronym="CONTROL_EMIF2_OFFSET" offset="0x364" width="32" description="emif2 offset Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="EMIF2_DLL_OFFSET_3" width="8" begin="31" end="24" resetval="0x00" description="8-bit signed offset value (-128 ... +127) for EMIF2 DLL Slave3 delay correction." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_DLL_OFFSET_2" width="8" begin="23" end="16" resetval="0x00" description="8-bit signed offset value (-128 ... +127) for EMIF2 DLL Slave2 delay correction." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_DLL_OFFSET_1" width="8" begin="15" end="8" resetval="0x00" description="8-bit signed offset value (-128 ... +127) for EMIF2 DLL Slave1 delay correction." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_DLL_OFFSET_0" width="8" begin="7" end="0" resetval="0x00" description="8-bit signed offset value (-128 ... +127) for EMIF2 DLL Slave0 delay correction." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_EMIF1_MASTER_CODE_0" acronym="CONTROL_EMIF1_MASTER_CODE_0" offset="0x368" width="32" description="emif1 master code Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_MASTER_CODE_1" width="10" begin="25" end="16" resetval="0x000" description="EMIF1 DLL Master1 code" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_MASTER_CODE_0" width="10" begin="9" end="0" resetval="0x000" description="EMIF1 DLL Master0 code" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EMIF1_MASTER_CODE_1" acronym="CONTROL_EMIF1_MASTER_CODE_1" offset="0x36C" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_MASTER_CODE_3" width="10" begin="25" end="16" resetval="0x000" description="EMIF1 DLL Master3 code" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_MASTER_CODE_2" width="10" begin="9" end="0" resetval="0x000" description="EMIF1 DLL Master2 code" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EMIF2_MASTER_CODE_0" acronym="CONTROL_EMIF2_MASTER_CODE_0" offset="0x370" width="32" description="emif2 master code Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_MASTER_CODE_1" width="10" begin="25" end="16" resetval="0x000" description="EMIF2 DLL Master1 code" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_MASTER_CODE_0" width="10" begin="9" end="0" resetval="0x000" description="EMIF2 DLL Master0 code" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EMIF2_MASTER_CODE_1" acronym="CONTROL_EMIF2_MASTER_CODE_1" offset="0x374" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_MASTER_CODE_3" width="10" begin="25" end="16" resetval="0x000" description="EMIF2 DLL Master3 code" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_MASTER_CODE_2" width="10" begin="9" end="0" resetval="0x000" description="EMIF2 DLL Master2 code" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_BANDGAP_CTRL" acronym="CONTROL_BANDGAP_CTRL" offset="0x378" width="32" description="bandgap control Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SINGLE_MODE" width="1" begin="31" end="31" resetval="0" description="Toggles between single mode or continuous mode (repeated single mode)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SINGLE_MODE_0" description="Single mode selected"/>
      <bitenum value="1" id="1" token="SINGLE_MODE_1" description="Continuous mode selected"/>
    </bitfield>
    <bitfield id="RESERVED" width="29" begin="30" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MASK_HOT" width="1" begin="1" end="1" resetval="0" description="Mask for hot events" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MASK_HOT_0" description="hot event is masked"/>
      <bitenum value="1" id="1" token="MASK_HOT_1" description="hot event is enabled"/>
    </bitfield>
    <bitfield id="MASK_COLD" width="1" begin="0" end="0" resetval="0" description="Mask for cold events" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MASK_COLD_0" description="cold event is masked"/>
      <bitenum value="1" id="1" token="MASK_COLD_1" description="cold event is enabled"/>
    </bitfield>
  </register>
  <register id="CONTROL_BANDGAP_COUNTER" acronym="CONTROL_BANDGAP_COUNTER" offset="0x37C" width="32" description="bandgap counter Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="COUNTER" width="24" begin="23" end="0" resetval="0x000000" description="Counter for continous mode" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_BANDGAP_THRESHOLD" acronym="CONTROL_BANDGAP_THRESHOLD" offset="0x380" width="32" description="bandgap threshold Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="T_HOT" width="10" begin="25" end="16" resetval="0x000" description="Threshold for hot temperature" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="T_COLD" width="10" begin="9" end="0" resetval="0x000" description="Threshold for cold temperature" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_TSHUT_THRESHOLD" acronym="CONTROL_TSHUT_THRESHOLD" offset="0x384" width="32" description="bandgap tshut threshold Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="TSHUT_HOT" width="10" begin="25" end="16" resetval="0x000" description="Tshut Threshold for hot temperature. Code value must not exceed the device junction (hottest spot) maximal-allowed temperature minus the device temperature sensor offset estimated at current conditions. For more information, see , ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="TSHUT_COLD" width="10" begin="9" end="0" resetval="0x000" description="Tshut Threshold for cold temperature" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_BANDGAP_STATUS" acronym="CONTROL_BANDGAP_STATUS" offset="0x388" width="32" description="bandgap status Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLEAN_STOP" width="1" begin="3" end="3" resetval="1" description="Show when clean stop" range="" rwaccess="R"/>
    <bitfield id="BGAP_ALERT" width="1" begin="2" end="2" resetval="0" description="Show when hot or cold event" range="" rwaccess="R"/>
    <bitfield id="HOT_FLAG" width="1" begin="1" end="1" resetval="0" description="Show when hot event" range="" rwaccess="R"/>
    <bitfield id="COLD_FLAG" width="1" begin="0" end="0" resetval="0" description="Show when cold event" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_FORCEWRNP" acronym="CONTROL_FORCEWRNP" offset="0x3C0" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MPUFORCEWRNP" width="1" begin="0" end="0" resetval="0" description="0x0: Non-posted write attribute is defined by Cortex-A9 CPU 0x1: Forces only non-posted write commands from MPUSS to the L3 interconnect" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_GEN_CORE_OCPREG_SPARE" acronym="CONTROL_GEN_CORE_OCPREG_SPARE" offset="0x3FC" width="32" description="The lower 4-bits of this register are assigned to control PWRDN mode globally, and the LVCMOS buffers enable control of the EMIF1 and EMIF2 PHYs. Read: Unrestricted; Write: Unrestricted">
    <bitfield id="OCPREG_SPARE" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OCPREG_SPARE3" width="1" begin="3" end="3" resetval="0" description="emif2phydata0&#8211;emif2phydata3 power-down mode control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OCPREG_SPARE3_0" description="Normal mode selected"/>
      <bitenum value="1" id="1" token="OCPREG_SPARE3_1" description="Power-down mode selected"/>
    </bitfield>
    <bitfield id="OCPREG_SPARE2" width="1" begin="2" end="2" resetval="0" description="emif2phycmd0, emif2phydata0&#8211;emif2phydata3 I/O LVCMOS buffers enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OCPREG_SPARE2_0" description="Differential comparator is enabled."/>
      <bitenum value="1" id="1" token="OCPREG_SPARE2_1" description="Differential comparator is disabled."/>
    </bitfield>
    <bitfield id="OCPREG_SPARE1" width="1" begin="1" end="1" resetval="0" description="emif1phydata0&#8211;emif1phydata3 power-down mode control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OCPREG_SPARE1_0" description="Normal mode is selected."/>
      <bitenum value="1" id="1" token="OCPREG_SPARE1_1" description="Power-down mode is selected."/>
    </bitfield>
    <bitfield id="OCPREG_SPARE0" width="1" begin="0" end="0" resetval="0" description="emif1phycmd0, emif1phydata0&#8211;emif1phydata3 I/O LVCMOS buffers enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OCPREG_SPARE0_0" description="LVCMOS buffers are enabled."/>
      <bitenum value="1" id="1" token="OCPREG_SPARE0_1" description="LVCMOS buffers are disabled."/>
    </bitfield>
  </register>
  <register id="CONTROL_DEBOBS_FINAL_MUX_SEL" acronym="CONTROL_DEBOBS_FINAL_MUX_SEL" offset="0x400" width="32" description="Final mux select signal. It selects between core and wkup signal (controls external observability logic). Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="SELECT" width="32" begin="31" end="0" resetval="0x0000 0000" description="The i-th (i=0..31) bit from this bit field controls the multiplexing between the core and the wake-up signals to be observed at i-th hw_dbg line." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_MMR_MPU" acronym="CONTROL_DEBOBS_MMR_MPU" offset="0x408" width="32" description="Dual Cortex-A9 register to control hardware observability muxing inside dual Cortex-A9 (controls external observability logic).">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000 0000" description="Reserved. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="SELECT" width="4" begin="3" end="0" resetval="0x0" description="Control external observability logic" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CONF_SDMA_REQ_SEL0" acronym="CONTROL_CONF_SDMA_REQ_SEL0" offset="0x42C" width="32" description="System DMA requests view channel 0 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="7" begin="6" end="0" resetval="0x00" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_sdma_dma_req_0"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_sdma_dma_req_1"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_sdma_dma_req_2"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_sdma_dma_req_3"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_sdma_dma_req_4"/>
      <bitenum value="5" id="5" token="MULT_5" description="hwobs_sdma_dma_req_5"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_sdma_dma_req_6"/>
      <bitenum value="7" id="7" token="MULT_7" description="hwobs_sdma_dma_req_7"/>
      <bitenum value="8" id="8" token="MULT_8" description="hwobs_sdma_dma_req_8"/>
      <bitenum value="9" id="9" token="MULT_9" description="hwobs_sdma_dma_req_9"/>
      <bitenum value="10" id="10" token="MULT_10" description="hwobs_sdma_dma_req_10"/>
      <bitenum value="11" id="11" token="MULT_11" description="hwobs_sdma_dma_req_11"/>
      <bitenum value="12" id="12" token="MULT_12" description="hwobs_sdma_dma_req_12"/>
      <bitenum value="13" id="13" token="MULT_13" description="hwobs_sdma_dma_req_13"/>
      <bitenum value="14" id="14" token="MULT_14" description="hwobs_sdma_dma_req_14"/>
      <bitenum value="15" id="15" token="MULT_15" description="hwobs_sdma_dma_req_15"/>
      <bitenum value="16" id="16" token="MULT_16" description="hwobs_sdma_dma_req_16"/>
      <bitenum value="17" id="17" token="MULT_17" description="hwobs_sdma_dma_req_17"/>
      <bitenum value="18" id="18" token="MULT_18" description="hwobs_sdma_dma_req_18"/>
      <bitenum value="19" id="19" token="MULT_19" description="hwobs_sdma_dma_req_19"/>
      <bitenum value="20" id="20" token="MULT_20" description="hwobs_sdma_dma_req_20"/>
      <bitenum value="21" id="21" token="MULT_21" description="hwobs_sdma_dma_req_21"/>
      <bitenum value="22" id="22" token="MULT_22" description="hwobs_sdma_dma_req_22"/>
      <bitenum value="23" id="23" token="MULT_23" description="hwobs_sdma_dma_req_23"/>
      <bitenum value="24" id="24" token="MULT_24" description="hwobs_sdma_dma_req_24"/>
      <bitenum value="25" id="25" token="MULT_25" description="hwobs_sdma_dma_req_25"/>
      <bitenum value="26" id="26" token="MULT_26" description="hwobs_sdma_dma_req_26"/>
      <bitenum value="27" id="27" token="MULT_27" description="hwobs_sdma_dma_req_27"/>
      <bitenum value="28" id="28" token="MULT_28" description="hwobs_sdma_dma_req_28"/>
      <bitenum value="29" id="29" token="MULT_29" description="hwobs_sdma_dma_req_29"/>
      <bitenum value="30" id="30" token="MULT_30" description="hwobs_sdma_dma_req_30"/>
      <bitenum value="31" id="31" token="MULT_31" description="hwobs_sdma_dma_req_31"/>
      <bitenum value="32" id="32" token="MULT_32" description="hwobs_sdma_dma_req_32"/>
      <bitenum value="33" id="33" token="MULT_33" description="hwobs_sdma_dma_req_33"/>
      <bitenum value="34" id="34" token="MULT_34" description="hwobs_sdma_dma_req_34"/>
      <bitenum value="35" id="35" token="MULT_35" description="hwobs_sdma_dma_req_35"/>
      <bitenum value="36" id="36" token="MULT_36" description="hwobs_sdma_dma_req_36"/>
      <bitenum value="37" id="37" token="MULT_37" description="hwobs_sdma_dma_req_37"/>
      <bitenum value="38" id="38" token="MULT_38" description="hwobs_sdma_dma_req_38"/>
      <bitenum value="39" id="39" token="MULT_39" description="hwobs_sdma_dma_req_39"/>
      <bitenum value="40" id="40" token="MULT_40" description="hwobs_sdma_dma_req_40"/>
      <bitenum value="41" id="41" token="MULT_41" description="hwobs_sdma_dma_req_41"/>
      <bitenum value="42" id="42" token="MULT_42" description="hwobs_sdma_dma_req_42"/>
      <bitenum value="43" id="43" token="MULT_43" description="hwobs_sdma_dma_req_43"/>
      <bitenum value="44" id="44" token="MULT_44" description="hwobs_sdma_dma_req_44"/>
      <bitenum value="45" id="45" token="MULT_45" description="hwobs_sdma_dma_req_45"/>
      <bitenum value="46" id="46" token="MULT_46" description="hwobs_sdma_dma_req_46"/>
      <bitenum value="47" id="47" token="MULT_47" description="hwobs_sdma_dma_req_47"/>
      <bitenum value="48" id="48" token="MULT_48" description="hwobs_sdma_dma_req_48"/>
      <bitenum value="49" id="49" token="MULT_49" description="hwobs_sdma_dma_req_49"/>
      <bitenum value="50" id="50" token="MULT_50" description="hwobs_sdma_dma_req_50"/>
      <bitenum value="51" id="51" token="MULT_51" description="hwobs_sdma_dma_req_51"/>
      <bitenum value="52" id="52" token="MULT_52" description="hwobs_sdma_dma_req_52"/>
      <bitenum value="53" id="53" token="MULT_53" description="hwobs_sdma_dma_req_53"/>
      <bitenum value="54" id="54" token="MULT_54" description="hwobs_sdma_dma_req_54"/>
      <bitenum value="55" id="55" token="MULT_55" description="hwobs_sdma_dma_req_55"/>
      <bitenum value="56" id="56" token="MULT_56" description="hwobs_sdma_dma_req_56"/>
      <bitenum value="57" id="57" token="MULT_57" description="hwobs_sdma_dma_req_57"/>
      <bitenum value="58" id="58" token="MULT_58" description="hwobs_sdma_dma_req_58"/>
      <bitenum value="59" id="59" token="MULT_59" description="hwobs_sdma_dma_req_59"/>
      <bitenum value="60" id="60" token="MULT_60" description="hwobs_sdma_dma_req_60"/>
      <bitenum value="61" id="61" token="MULT_61" description="hwobs_sdma_dma_req_61"/>
      <bitenum value="62" id="62" token="MULT_62" description="hwobs_sdma_dma_req_62"/>
      <bitenum value="63" id="63" token="MULT_63" description="hwobs_sdma_dma_req_63"/>
      <bitenum value="64" id="64" token="MULT_64" description="hwobs_sdma_dma_req_64"/>
      <bitenum value="65" id="65" token="MULT_65" description="hwobs_sdma_dma_req_65"/>
      <bitenum value="66" id="66" token="MULT_66" description="hwobs_sdma_dma_req_66"/>
      <bitenum value="67" id="67" token="MULT_67" description="hwobs_sdma_dma_req_67"/>
      <bitenum value="68" id="68" token="MULT_68" description="hwobs_sdma_dma_req_68"/>
      <bitenum value="69" id="69" token="MULT_69" description="hwobs_sdma_dma_req_69"/>
      <bitenum value="70" id="70" token="MULT_70" description="hwobs_sdma_dma_req_70"/>
      <bitenum value="71" id="71" token="MULT_71" description="hwobs_sdma_dma_req_71"/>
      <bitenum value="72" id="72" token="MULT_72" description="hwobs_sdma_dma_req_72"/>
      <bitenum value="73" id="73" token="MULT_73" description="hwobs_sdma_dma_req_73"/>
      <bitenum value="74" id="74" token="MULT_74" description="hwobs_sdma_dma_req_74"/>
      <bitenum value="75" id="75" token="MULT_75" description="hwobs_sdma_dma_req_75"/>
      <bitenum value="76" id="76" token="MULT_76" description="hwobs_sdma_dma_req_76"/>
      <bitenum value="77" id="77" token="MULT_77" description="hwobs_sdma_dma_req_77"/>
      <bitenum value="78" id="78" token="MULT_78" description="hwobs_sdma_dma_req_78"/>
      <bitenum value="79" id="79" token="MULT_79" description="hwobs_sdma_dma_req_79"/>
      <bitenum value="80" id="80" token="MULT_80" description="hwobs_sdma_dma_req_80"/>
      <bitenum value="81" id="81" token="MULT_81" description="hwobs_sdma_dma_req_81"/>
      <bitenum value="82" id="82" token="MULT_82" description="hwobs_sdma_dma_req_82"/>
      <bitenum value="83" id="83" token="MULT_83" description="hwobs_sdma_dma_req_83"/>
      <bitenum value="84" id="84" token="MULT_84" description="hwobs_sdma_dma_req_84"/>
      <bitenum value="85" id="85" token="MULT_85" description="hwobs_sdma_dma_req_85"/>
      <bitenum value="86" id="86" token="MULT_86" description="hwobs_sdma_dma_req_86"/>
      <bitenum value="87" id="87" token="MULT_87" description="hwobs_sdma_dma_req_87"/>
      <bitenum value="88" id="88" token="MULT_88" description="hwobs_sdma_dma_req_88"/>
      <bitenum value="89" id="89" token="MULT_89" description="hwobs_sdma_dma_req_89"/>
      <bitenum value="90" id="90" token="MULT_90" description="hwobs_sdma_dma_req_90"/>
      <bitenum value="91" id="91" token="MULT_91" description="hwobs_sdma_dma_req_91"/>
      <bitenum value="92" id="92" token="MULT_92" description="hwobs_sdma_dma_req_92"/>
      <bitenum value="93" id="93" token="MULT_93" description="hwobs_sdma_dma_req_93"/>
      <bitenum value="94" id="94" token="MULT_94" description="hwobs_sdma_dma_req_94"/>
      <bitenum value="95" id="95" token="MULT_95" description="hwobs_sdma_dma_req_95"/>
      <bitenum value="96" id="96" token="MULT_96" description="hwobs_sdma_dma_req_96"/>
      <bitenum value="97" id="97" token="MULT_97" description="hwobs_sdma_dma_req_97"/>
      <bitenum value="98" id="98" token="MULT_98" description="hwobs_sdma_dma_req_98"/>
      <bitenum value="99" id="99" token="MULT_99" description="hwobs_sdma_dma_req_99"/>
      <bitenum value="100" id="100" token="MULT_100" description="hwobs_sdma_dma_req_100"/>
      <bitenum value="101" id="101" token="MULT_101" description="hwobs_sdma_dma_req_101"/>
      <bitenum value="102" id="102" token="MULT_102" description="hwobs_sdma_dma_req_102"/>
      <bitenum value="103" id="103" token="MULT_103" description="hwobs_sdma_dma_req_103"/>
      <bitenum value="104" id="104" token="MULT_104" description="hwobs_sdma_dma_req_104"/>
      <bitenum value="105" id="105" token="MULT_105" description="hwobs_sdma_dma_req_105"/>
      <bitenum value="106" id="106" token="MULT_106" description="hwobs_sdma_dma_req_106"/>
      <bitenum value="107" id="107" token="MULT_107" description="hwobs_sdma_dma_req_107"/>
      <bitenum value="108" id="108" token="MULT_108" description="hwobs_sdma_dma_req_108"/>
      <bitenum value="109" id="109" token="MULT_109" description="hwobs_sdma_dma_req_109"/>
      <bitenum value="110" id="110" token="MULT_110" description="hwobs_sdma_dma_req_110"/>
      <bitenum value="111" id="111" token="MULT_111" description="hwobs_sdma_dma_req_111"/>
      <bitenum value="112" id="112" token="MULT_112" description="hwobs_sdma_dma_req_112"/>
      <bitenum value="113" id="113" token="MULT_113" description="hwobs_sdma_dma_req_113"/>
      <bitenum value="114" id="114" token="MULT_114" description="hwobs_sdma_dma_req_114"/>
      <bitenum value="115" id="115" token="MULT_115" description="hwobs_sdma_dma_req_115"/>
      <bitenum value="116" id="116" token="MULT_116" description="hwobs_sdma_dma_req_116"/>
      <bitenum value="117" id="117" token="MULT_117" description="hwobs_sdma_dma_req_117"/>
      <bitenum value="118" id="118" token="MULT_118" description="hwobs_sdma_dma_req_118"/>
      <bitenum value="119" id="119" token="MULT_119" description="hwobs_sdma_dma_req_119"/>
      <bitenum value="120" id="120" token="MULT_120" description="hwobs_sdma_dma_req_120"/>
      <bitenum value="121" id="121" token="MULT_121" description="hwobs_sdma_dma_req_121"/>
      <bitenum value="122" id="122" token="MULT_122" description="hwobs_sdma_dma_req_122"/>
      <bitenum value="123" id="123" token="MULT_123" description="hwobs_sdma_dma_req_123"/>
      <bitenum value="124" id="124" token="MULT_124" description="hwobs_sdma_dma_req_124"/>
      <bitenum value="125" id="125" token="MULT_125" description="hwobs_sdma_dma_req_125"/>
      <bitenum value="126" id="126" token="MULT_126" description="hwobs_sdma_dma_req_126"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_SDMA_REQ_SEL1" acronym="CONTROL_CONF_SDMA_REQ_SEL1" offset="0x430" width="32" description="System DMA requests view channel 1 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="7" begin="6" end="0" resetval="0x01" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_sdma_dma_req_0"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_sdma_dma_req_1"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_sdma_dma_req_2"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_sdma_dma_req_3"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_sdma_dma_req_4"/>
      <bitenum value="5" id="5" token="MULT_5" description="hwobs_sdma_dma_req_5"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_sdma_dma_req_6"/>
      <bitenum value="7" id="7" token="MULT_7" description="hwobs_sdma_dma_req_7"/>
      <bitenum value="8" id="8" token="MULT_8" description="hwobs_sdma_dma_req_8"/>
      <bitenum value="9" id="9" token="MULT_9" description="hwobs_sdma_dma_req_9"/>
      <bitenum value="10" id="10" token="MULT_10" description="hwobs_sdma_dma_req_10"/>
      <bitenum value="11" id="11" token="MULT_11" description="hwobs_sdma_dma_req_11"/>
      <bitenum value="12" id="12" token="MULT_12" description="hwobs_sdma_dma_req_12"/>
      <bitenum value="13" id="13" token="MULT_13" description="hwobs_sdma_dma_req_13"/>
      <bitenum value="14" id="14" token="MULT_14" description="hwobs_sdma_dma_req_14"/>
      <bitenum value="15" id="15" token="MULT_15" description="hwobs_sdma_dma_req_15"/>
      <bitenum value="16" id="16" token="MULT_16" description="hwobs_sdma_dma_req_16"/>
      <bitenum value="17" id="17" token="MULT_17" description="hwobs_sdma_dma_req_17"/>
      <bitenum value="18" id="18" token="MULT_18" description="hwobs_sdma_dma_req_18"/>
      <bitenum value="19" id="19" token="MULT_19" description="hwobs_sdma_dma_req_19"/>
      <bitenum value="20" id="20" token="MULT_20" description="hwobs_sdma_dma_req_20"/>
      <bitenum value="21" id="21" token="MULT_21" description="hwobs_sdma_dma_req_21"/>
      <bitenum value="22" id="22" token="MULT_22" description="hwobs_sdma_dma_req_22"/>
      <bitenum value="23" id="23" token="MULT_23" description="hwobs_sdma_dma_req_23"/>
      <bitenum value="24" id="24" token="MULT_24" description="hwobs_sdma_dma_req_24"/>
      <bitenum value="25" id="25" token="MULT_25" description="hwobs_sdma_dma_req_25"/>
      <bitenum value="26" id="26" token="MULT_26" description="hwobs_sdma_dma_req_26"/>
      <bitenum value="27" id="27" token="MULT_27" description="hwobs_sdma_dma_req_27"/>
      <bitenum value="28" id="28" token="MULT_28" description="hwobs_sdma_dma_req_28"/>
      <bitenum value="29" id="29" token="MULT_29" description="hwobs_sdma_dma_req_29"/>
      <bitenum value="30" id="30" token="MULT_30" description="hwobs_sdma_dma_req_30"/>
      <bitenum value="31" id="31" token="MULT_31" description="hwobs_sdma_dma_req_31"/>
      <bitenum value="32" id="32" token="MULT_32" description="hwobs_sdma_dma_req_32"/>
      <bitenum value="33" id="33" token="MULT_33" description="hwobs_sdma_dma_req_33"/>
      <bitenum value="34" id="34" token="MULT_34" description="hwobs_sdma_dma_req_34"/>
      <bitenum value="35" id="35" token="MULT_35" description="hwobs_sdma_dma_req_35"/>
      <bitenum value="36" id="36" token="MULT_36" description="hwobs_sdma_dma_req_36"/>
      <bitenum value="37" id="37" token="MULT_37" description="hwobs_sdma_dma_req_37"/>
      <bitenum value="38" id="38" token="MULT_38" description="hwobs_sdma_dma_req_38"/>
      <bitenum value="39" id="39" token="MULT_39" description="hwobs_sdma_dma_req_39"/>
      <bitenum value="40" id="40" token="MULT_40" description="hwobs_sdma_dma_req_40"/>
      <bitenum value="41" id="41" token="MULT_41" description="hwobs_sdma_dma_req_41"/>
      <bitenum value="42" id="42" token="MULT_42" description="hwobs_sdma_dma_req_42"/>
      <bitenum value="43" id="43" token="MULT_43" description="hwobs_sdma_dma_req_43"/>
      <bitenum value="44" id="44" token="MULT_44" description="hwobs_sdma_dma_req_44"/>
      <bitenum value="45" id="45" token="MULT_45" description="hwobs_sdma_dma_req_45"/>
      <bitenum value="46" id="46" token="MULT_46" description="hwobs_sdma_dma_req_46"/>
      <bitenum value="47" id="47" token="MULT_47" description="hwobs_sdma_dma_req_47"/>
      <bitenum value="48" id="48" token="MULT_48" description="hwobs_sdma_dma_req_48"/>
      <bitenum value="49" id="49" token="MULT_49" description="hwobs_sdma_dma_req_49"/>
      <bitenum value="50" id="50" token="MULT_50" description="hwobs_sdma_dma_req_50"/>
      <bitenum value="51" id="51" token="MULT_51" description="hwobs_sdma_dma_req_51"/>
      <bitenum value="52" id="52" token="MULT_52" description="hwobs_sdma_dma_req_52"/>
      <bitenum value="53" id="53" token="MULT_53" description="hwobs_sdma_dma_req_53"/>
      <bitenum value="54" id="54" token="MULT_54" description="hwobs_sdma_dma_req_54"/>
      <bitenum value="55" id="55" token="MULT_55" description="hwobs_sdma_dma_req_55"/>
      <bitenum value="56" id="56" token="MULT_56" description="hwobs_sdma_dma_req_56"/>
      <bitenum value="57" id="57" token="MULT_57" description="hwobs_sdma_dma_req_57"/>
      <bitenum value="58" id="58" token="MULT_58" description="hwobs_sdma_dma_req_58"/>
      <bitenum value="59" id="59" token="MULT_59" description="hwobs_sdma_dma_req_59"/>
      <bitenum value="60" id="60" token="MULT_60" description="hwobs_sdma_dma_req_60"/>
      <bitenum value="61" id="61" token="MULT_61" description="hwobs_sdma_dma_req_61"/>
      <bitenum value="62" id="62" token="MULT_62" description="hwobs_sdma_dma_req_62"/>
      <bitenum value="63" id="63" token="MULT_63" description="hwobs_sdma_dma_req_63"/>
      <bitenum value="64" id="64" token="MULT_64" description="hwobs_sdma_dma_req_64"/>
      <bitenum value="65" id="65" token="MULT_65" description="hwobs_sdma_dma_req_65"/>
      <bitenum value="66" id="66" token="MULT_66" description="hwobs_sdma_dma_req_66"/>
      <bitenum value="67" id="67" token="MULT_67" description="hwobs_sdma_dma_req_67"/>
      <bitenum value="68" id="68" token="MULT_68" description="hwobs_sdma_dma_req_68"/>
      <bitenum value="69" id="69" token="MULT_69" description="hwobs_sdma_dma_req_69"/>
      <bitenum value="70" id="70" token="MULT_70" description="hwobs_sdma_dma_req_70"/>
      <bitenum value="71" id="71" token="MULT_71" description="hwobs_sdma_dma_req_71"/>
      <bitenum value="72" id="72" token="MULT_72" description="hwobs_sdma_dma_req_72"/>
      <bitenum value="73" id="73" token="MULT_73" description="hwobs_sdma_dma_req_73"/>
      <bitenum value="74" id="74" token="MULT_74" description="hwobs_sdma_dma_req_74"/>
      <bitenum value="75" id="75" token="MULT_75" description="hwobs_sdma_dma_req_75"/>
      <bitenum value="76" id="76" token="MULT_76" description="hwobs_sdma_dma_req_76"/>
      <bitenum value="77" id="77" token="MULT_77" description="hwobs_sdma_dma_req_77"/>
      <bitenum value="78" id="78" token="MULT_78" description="hwobs_sdma_dma_req_78"/>
      <bitenum value="79" id="79" token="MULT_79" description="hwobs_sdma_dma_req_79"/>
      <bitenum value="80" id="80" token="MULT_80" description="hwobs_sdma_dma_req_80"/>
      <bitenum value="81" id="81" token="MULT_81" description="hwobs_sdma_dma_req_81"/>
      <bitenum value="82" id="82" token="MULT_82" description="hwobs_sdma_dma_req_82"/>
      <bitenum value="83" id="83" token="MULT_83" description="hwobs_sdma_dma_req_83"/>
      <bitenum value="84" id="84" token="MULT_84" description="hwobs_sdma_dma_req_84"/>
      <bitenum value="85" id="85" token="MULT_85" description="hwobs_sdma_dma_req_85"/>
      <bitenum value="86" id="86" token="MULT_86" description="hwobs_sdma_dma_req_86"/>
      <bitenum value="87" id="87" token="MULT_87" description="hwobs_sdma_dma_req_87"/>
      <bitenum value="88" id="88" token="MULT_88" description="hwobs_sdma_dma_req_88"/>
      <bitenum value="89" id="89" token="MULT_89" description="hwobs_sdma_dma_req_89"/>
      <bitenum value="90" id="90" token="MULT_90" description="hwobs_sdma_dma_req_90"/>
      <bitenum value="91" id="91" token="MULT_91" description="hwobs_sdma_dma_req_91"/>
      <bitenum value="92" id="92" token="MULT_92" description="hwobs_sdma_dma_req_92"/>
      <bitenum value="93" id="93" token="MULT_93" description="hwobs_sdma_dma_req_93"/>
      <bitenum value="94" id="94" token="MULT_94" description="hwobs_sdma_dma_req_94"/>
      <bitenum value="95" id="95" token="MULT_95" description="hwobs_sdma_dma_req_95"/>
      <bitenum value="96" id="96" token="MULT_96" description="hwobs_sdma_dma_req_96"/>
      <bitenum value="97" id="97" token="MULT_97" description="hwobs_sdma_dma_req_97"/>
      <bitenum value="98" id="98" token="MULT_98" description="hwobs_sdma_dma_req_98"/>
      <bitenum value="99" id="99" token="MULT_99" description="hwobs_sdma_dma_req_99"/>
      <bitenum value="100" id="100" token="MULT_100" description="hwobs_sdma_dma_req_100"/>
      <bitenum value="101" id="101" token="MULT_101" description="hwobs_sdma_dma_req_101"/>
      <bitenum value="102" id="102" token="MULT_102" description="hwobs_sdma_dma_req_102"/>
      <bitenum value="103" id="103" token="MULT_103" description="hwobs_sdma_dma_req_103"/>
      <bitenum value="104" id="104" token="MULT_104" description="hwobs_sdma_dma_req_104"/>
      <bitenum value="105" id="105" token="MULT_105" description="hwobs_sdma_dma_req_105"/>
      <bitenum value="106" id="106" token="MULT_106" description="hwobs_sdma_dma_req_106"/>
      <bitenum value="107" id="107" token="MULT_107" description="hwobs_sdma_dma_req_107"/>
      <bitenum value="108" id="108" token="MULT_108" description="hwobs_sdma_dma_req_108"/>
      <bitenum value="109" id="109" token="MULT_109" description="hwobs_sdma_dma_req_109"/>
      <bitenum value="110" id="110" token="MULT_110" description="hwobs_sdma_dma_req_110"/>
      <bitenum value="111" id="111" token="MULT_111" description="hwobs_sdma_dma_req_111"/>
      <bitenum value="112" id="112" token="MULT_112" description="hwobs_sdma_dma_req_112"/>
      <bitenum value="113" id="113" token="MULT_113" description="hwobs_sdma_dma_req_113"/>
      <bitenum value="114" id="114" token="MULT_114" description="hwobs_sdma_dma_req_114"/>
      <bitenum value="115" id="115" token="MULT_115" description="hwobs_sdma_dma_req_115"/>
      <bitenum value="116" id="116" token="MULT_116" description="hwobs_sdma_dma_req_116"/>
      <bitenum value="117" id="117" token="MULT_117" description="hwobs_sdma_dma_req_117"/>
      <bitenum value="118" id="118" token="MULT_118" description="hwobs_sdma_dma_req_118"/>
      <bitenum value="119" id="119" token="MULT_119" description="hwobs_sdma_dma_req_119"/>
      <bitenum value="120" id="120" token="MULT_120" description="hwobs_sdma_dma_req_120"/>
      <bitenum value="121" id="121" token="MULT_121" description="hwobs_sdma_dma_req_121"/>
      <bitenum value="122" id="122" token="MULT_122" description="hwobs_sdma_dma_req_122"/>
      <bitenum value="123" id="123" token="MULT_123" description="hwobs_sdma_dma_req_123"/>
      <bitenum value="124" id="124" token="MULT_124" description="hwobs_sdma_dma_req_124"/>
      <bitenum value="125" id="125" token="MULT_125" description="hwobs_sdma_dma_req_125"/>
      <bitenum value="126" id="126" token="MULT_126" description="hwobs_sdma_dma_req_126"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_SDMA_REQ_SEL2" acronym="CONTROL_CONF_SDMA_REQ_SEL2" offset="0x434" width="32" description="System DMA requests view channel 2 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="7" begin="6" end="0" resetval="0x02" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_sdma_dma_req_0"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_sdma_dma_req_1"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_sdma_dma_req_2"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_sdma_dma_req_3"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_sdma_dma_req_4"/>
      <bitenum value="5" id="5" token="MULT_5" description="hwobs_sdma_dma_req_5"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_sdma_dma_req_6"/>
      <bitenum value="7" id="7" token="MULT_7" description="hwobs_sdma_dma_req_7"/>
      <bitenum value="8" id="8" token="MULT_8" description="hwobs_sdma_dma_req_8"/>
      <bitenum value="9" id="9" token="MULT_9" description="hwobs_sdma_dma_req_9"/>
      <bitenum value="10" id="10" token="MULT_10" description="hwobs_sdma_dma_req_10"/>
      <bitenum value="11" id="11" token="MULT_11" description="hwobs_sdma_dma_req_11"/>
      <bitenum value="12" id="12" token="MULT_12" description="hwobs_sdma_dma_req_12"/>
      <bitenum value="13" id="13" token="MULT_13" description="hwobs_sdma_dma_req_13"/>
      <bitenum value="14" id="14" token="MULT_14" description="hwobs_sdma_dma_req_14"/>
      <bitenum value="15" id="15" token="MULT_15" description="hwobs_sdma_dma_req_15"/>
      <bitenum value="16" id="16" token="MULT_16" description="hwobs_sdma_dma_req_16"/>
      <bitenum value="17" id="17" token="MULT_17" description="hwobs_sdma_dma_req_17"/>
      <bitenum value="18" id="18" token="MULT_18" description="hwobs_sdma_dma_req_18"/>
      <bitenum value="19" id="19" token="MULT_19" description="hwobs_sdma_dma_req_19"/>
      <bitenum value="20" id="20" token="MULT_20" description="hwobs_sdma_dma_req_20"/>
      <bitenum value="21" id="21" token="MULT_21" description="hwobs_sdma_dma_req_21"/>
      <bitenum value="22" id="22" token="MULT_22" description="hwobs_sdma_dma_req_22"/>
      <bitenum value="23" id="23" token="MULT_23" description="hwobs_sdma_dma_req_23"/>
      <bitenum value="24" id="24" token="MULT_24" description="hwobs_sdma_dma_req_24"/>
      <bitenum value="25" id="25" token="MULT_25" description="hwobs_sdma_dma_req_25"/>
      <bitenum value="26" id="26" token="MULT_26" description="hwobs_sdma_dma_req_26"/>
      <bitenum value="27" id="27" token="MULT_27" description="hwobs_sdma_dma_req_27"/>
      <bitenum value="28" id="28" token="MULT_28" description="hwobs_sdma_dma_req_28"/>
      <bitenum value="29" id="29" token="MULT_29" description="hwobs_sdma_dma_req_29"/>
      <bitenum value="30" id="30" token="MULT_30" description="hwobs_sdma_dma_req_30"/>
      <bitenum value="31" id="31" token="MULT_31" description="hwobs_sdma_dma_req_31"/>
      <bitenum value="32" id="32" token="MULT_32" description="hwobs_sdma_dma_req_32"/>
      <bitenum value="33" id="33" token="MULT_33" description="hwobs_sdma_dma_req_33"/>
      <bitenum value="34" id="34" token="MULT_34" description="hwobs_sdma_dma_req_34"/>
      <bitenum value="35" id="35" token="MULT_35" description="hwobs_sdma_dma_req_35"/>
      <bitenum value="36" id="36" token="MULT_36" description="hwobs_sdma_dma_req_36"/>
      <bitenum value="37" id="37" token="MULT_37" description="hwobs_sdma_dma_req_37"/>
      <bitenum value="38" id="38" token="MULT_38" description="hwobs_sdma_dma_req_38"/>
      <bitenum value="39" id="39" token="MULT_39" description="hwobs_sdma_dma_req_39"/>
      <bitenum value="40" id="40" token="MULT_40" description="hwobs_sdma_dma_req_40"/>
      <bitenum value="41" id="41" token="MULT_41" description="hwobs_sdma_dma_req_41"/>
      <bitenum value="42" id="42" token="MULT_42" description="hwobs_sdma_dma_req_42"/>
      <bitenum value="43" id="43" token="MULT_43" description="hwobs_sdma_dma_req_43"/>
      <bitenum value="44" id="44" token="MULT_44" description="hwobs_sdma_dma_req_44"/>
      <bitenum value="45" id="45" token="MULT_45" description="hwobs_sdma_dma_req_45"/>
      <bitenum value="46" id="46" token="MULT_46" description="hwobs_sdma_dma_req_46"/>
      <bitenum value="47" id="47" token="MULT_47" description="hwobs_sdma_dma_req_47"/>
      <bitenum value="48" id="48" token="MULT_48" description="hwobs_sdma_dma_req_48"/>
      <bitenum value="49" id="49" token="MULT_49" description="hwobs_sdma_dma_req_49"/>
      <bitenum value="50" id="50" token="MULT_50" description="hwobs_sdma_dma_req_50"/>
      <bitenum value="51" id="51" token="MULT_51" description="hwobs_sdma_dma_req_51"/>
      <bitenum value="52" id="52" token="MULT_52" description="hwobs_sdma_dma_req_52"/>
      <bitenum value="53" id="53" token="MULT_53" description="hwobs_sdma_dma_req_53"/>
      <bitenum value="54" id="54" token="MULT_54" description="hwobs_sdma_dma_req_54"/>
      <bitenum value="55" id="55" token="MULT_55" description="hwobs_sdma_dma_req_55"/>
      <bitenum value="56" id="56" token="MULT_56" description="hwobs_sdma_dma_req_56"/>
      <bitenum value="57" id="57" token="MULT_57" description="hwobs_sdma_dma_req_57"/>
      <bitenum value="58" id="58" token="MULT_58" description="hwobs_sdma_dma_req_58"/>
      <bitenum value="59" id="59" token="MULT_59" description="hwobs_sdma_dma_req_59"/>
      <bitenum value="60" id="60" token="MULT_60" description="hwobs_sdma_dma_req_60"/>
      <bitenum value="61" id="61" token="MULT_61" description="hwobs_sdma_dma_req_61"/>
      <bitenum value="62" id="62" token="MULT_62" description="hwobs_sdma_dma_req_62"/>
      <bitenum value="63" id="63" token="MULT_63" description="hwobs_sdma_dma_req_63"/>
      <bitenum value="64" id="64" token="MULT_64" description="hwobs_sdma_dma_req_64"/>
      <bitenum value="65" id="65" token="MULT_65" description="hwobs_sdma_dma_req_65"/>
      <bitenum value="66" id="66" token="MULT_66" description="hwobs_sdma_dma_req_66"/>
      <bitenum value="67" id="67" token="MULT_67" description="hwobs_sdma_dma_req_67"/>
      <bitenum value="68" id="68" token="MULT_68" description="hwobs_sdma_dma_req_68"/>
      <bitenum value="69" id="69" token="MULT_69" description="hwobs_sdma_dma_req_69"/>
      <bitenum value="70" id="70" token="MULT_70" description="hwobs_sdma_dma_req_70"/>
      <bitenum value="71" id="71" token="MULT_71" description="hwobs_sdma_dma_req_71"/>
      <bitenum value="72" id="72" token="MULT_72" description="hwobs_sdma_dma_req_72"/>
      <bitenum value="73" id="73" token="MULT_73" description="hwobs_sdma_dma_req_73"/>
      <bitenum value="74" id="74" token="MULT_74" description="hwobs_sdma_dma_req_74"/>
      <bitenum value="75" id="75" token="MULT_75" description="hwobs_sdma_dma_req_75"/>
      <bitenum value="76" id="76" token="MULT_76" description="hwobs_sdma_dma_req_76"/>
      <bitenum value="77" id="77" token="MULT_77" description="hwobs_sdma_dma_req_77"/>
      <bitenum value="78" id="78" token="MULT_78" description="hwobs_sdma_dma_req_78"/>
      <bitenum value="79" id="79" token="MULT_79" description="hwobs_sdma_dma_req_79"/>
      <bitenum value="80" id="80" token="MULT_80" description="hwobs_sdma_dma_req_80"/>
      <bitenum value="81" id="81" token="MULT_81" description="hwobs_sdma_dma_req_81"/>
      <bitenum value="82" id="82" token="MULT_82" description="hwobs_sdma_dma_req_82"/>
      <bitenum value="83" id="83" token="MULT_83" description="hwobs_sdma_dma_req_83"/>
      <bitenum value="84" id="84" token="MULT_84" description="hwobs_sdma_dma_req_84"/>
      <bitenum value="85" id="85" token="MULT_85" description="hwobs_sdma_dma_req_85"/>
      <bitenum value="86" id="86" token="MULT_86" description="hwobs_sdma_dma_req_86"/>
      <bitenum value="87" id="87" token="MULT_87" description="hwobs_sdma_dma_req_87"/>
      <bitenum value="88" id="88" token="MULT_88" description="hwobs_sdma_dma_req_88"/>
      <bitenum value="89" id="89" token="MULT_89" description="hwobs_sdma_dma_req_89"/>
      <bitenum value="90" id="90" token="MULT_90" description="hwobs_sdma_dma_req_90"/>
      <bitenum value="91" id="91" token="MULT_91" description="hwobs_sdma_dma_req_91"/>
      <bitenum value="92" id="92" token="MULT_92" description="hwobs_sdma_dma_req_92"/>
      <bitenum value="93" id="93" token="MULT_93" description="hwobs_sdma_dma_req_93"/>
      <bitenum value="94" id="94" token="MULT_94" description="hwobs_sdma_dma_req_94"/>
      <bitenum value="95" id="95" token="MULT_95" description="hwobs_sdma_dma_req_95"/>
      <bitenum value="96" id="96" token="MULT_96" description="hwobs_sdma_dma_req_96"/>
      <bitenum value="97" id="97" token="MULT_97" description="hwobs_sdma_dma_req_97"/>
      <bitenum value="98" id="98" token="MULT_98" description="hwobs_sdma_dma_req_98"/>
      <bitenum value="99" id="99" token="MULT_99" description="hwobs_sdma_dma_req_99"/>
      <bitenum value="100" id="100" token="MULT_100" description="hwobs_sdma_dma_req_100"/>
      <bitenum value="101" id="101" token="MULT_101" description="hwobs_sdma_dma_req_101"/>
      <bitenum value="102" id="102" token="MULT_102" description="hwobs_sdma_dma_req_102"/>
      <bitenum value="103" id="103" token="MULT_103" description="hwobs_sdma_dma_req_103"/>
      <bitenum value="104" id="104" token="MULT_104" description="hwobs_sdma_dma_req_104"/>
      <bitenum value="105" id="105" token="MULT_105" description="hwobs_sdma_dma_req_105"/>
      <bitenum value="106" id="106" token="MULT_106" description="hwobs_sdma_dma_req_106"/>
      <bitenum value="107" id="107" token="MULT_107" description="hwobs_sdma_dma_req_107"/>
      <bitenum value="108" id="108" token="MULT_108" description="hwobs_sdma_dma_req_108"/>
      <bitenum value="109" id="109" token="MULT_109" description="hwobs_sdma_dma_req_109"/>
      <bitenum value="110" id="110" token="MULT_110" description="hwobs_sdma_dma_req_110"/>
      <bitenum value="111" id="111" token="MULT_111" description="hwobs_sdma_dma_req_111"/>
      <bitenum value="112" id="112" token="MULT_112" description="hwobs_sdma_dma_req_112"/>
      <bitenum value="113" id="113" token="MULT_113" description="hwobs_sdma_dma_req_113"/>
      <bitenum value="114" id="114" token="MULT_114" description="hwobs_sdma_dma_req_114"/>
      <bitenum value="115" id="115" token="MULT_115" description="hwobs_sdma_dma_req_115"/>
      <bitenum value="116" id="116" token="MULT_116" description="hwobs_sdma_dma_req_116"/>
      <bitenum value="117" id="117" token="MULT_117" description="hwobs_sdma_dma_req_117"/>
      <bitenum value="118" id="118" token="MULT_118" description="hwobs_sdma_dma_req_118"/>
      <bitenum value="119" id="119" token="MULT_119" description="hwobs_sdma_dma_req_119"/>
      <bitenum value="120" id="120" token="MULT_120" description="hwobs_sdma_dma_req_120"/>
      <bitenum value="121" id="121" token="MULT_121" description="hwobs_sdma_dma_req_121"/>
      <bitenum value="122" id="122" token="MULT_122" description="hwobs_sdma_dma_req_122"/>
      <bitenum value="123" id="123" token="MULT_123" description="hwobs_sdma_dma_req_123"/>
      <bitenum value="124" id="124" token="MULT_124" description="hwobs_sdma_dma_req_124"/>
      <bitenum value="125" id="125" token="MULT_125" description="hwobs_sdma_dma_req_125"/>
      <bitenum value="126" id="126" token="MULT_126" description="hwobs_sdma_dma_req_126"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_SDMA_REQ_SEL3" acronym="CONTROL_CONF_SDMA_REQ_SEL3" offset="0x438" width="32" description="System DMA requests view channel 3 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="7" begin="6" end="0" resetval="0x03" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_sdma_dma_req_0"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_sdma_dma_req_1"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_sdma_dma_req_2"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_sdma_dma_req_3"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_sdma_dma_req_4"/>
      <bitenum value="5" id="5" token="MULT_5" description="hwobs_sdma_dma_req_5"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_sdma_dma_req_6"/>
      <bitenum value="7" id="7" token="MULT_7" description="hwobs_sdma_dma_req_7"/>
      <bitenum value="8" id="8" token="MULT_8" description="hwobs_sdma_dma_req_8"/>
      <bitenum value="9" id="9" token="MULT_9" description="hwobs_sdma_dma_req_9"/>
      <bitenum value="10" id="10" token="MULT_10" description="hwobs_sdma_dma_req_10"/>
      <bitenum value="11" id="11" token="MULT_11" description="hwobs_sdma_dma_req_11"/>
      <bitenum value="12" id="12" token="MULT_12" description="hwobs_sdma_dma_req_12"/>
      <bitenum value="13" id="13" token="MULT_13" description="hwobs_sdma_dma_req_13"/>
      <bitenum value="14" id="14" token="MULT_14" description="hwobs_sdma_dma_req_14"/>
      <bitenum value="15" id="15" token="MULT_15" description="hwobs_sdma_dma_req_15"/>
      <bitenum value="16" id="16" token="MULT_16" description="hwobs_sdma_dma_req_16"/>
      <bitenum value="17" id="17" token="MULT_17" description="hwobs_sdma_dma_req_17"/>
      <bitenum value="18" id="18" token="MULT_18" description="hwobs_sdma_dma_req_18"/>
      <bitenum value="19" id="19" token="MULT_19" description="hwobs_sdma_dma_req_19"/>
      <bitenum value="20" id="20" token="MULT_20" description="hwobs_sdma_dma_req_20"/>
      <bitenum value="21" id="21" token="MULT_21" description="hwobs_sdma_dma_req_21"/>
      <bitenum value="22" id="22" token="MULT_22" description="hwobs_sdma_dma_req_22"/>
      <bitenum value="23" id="23" token="MULT_23" description="hwobs_sdma_dma_req_23"/>
      <bitenum value="24" id="24" token="MULT_24" description="hwobs_sdma_dma_req_24"/>
      <bitenum value="25" id="25" token="MULT_25" description="hwobs_sdma_dma_req_25"/>
      <bitenum value="26" id="26" token="MULT_26" description="hwobs_sdma_dma_req_26"/>
      <bitenum value="27" id="27" token="MULT_27" description="hwobs_sdma_dma_req_27"/>
      <bitenum value="28" id="28" token="MULT_28" description="hwobs_sdma_dma_req_28"/>
      <bitenum value="29" id="29" token="MULT_29" description="hwobs_sdma_dma_req_29"/>
      <bitenum value="30" id="30" token="MULT_30" description="hwobs_sdma_dma_req_30"/>
      <bitenum value="31" id="31" token="MULT_31" description="hwobs_sdma_dma_req_31"/>
      <bitenum value="32" id="32" token="MULT_32" description="hwobs_sdma_dma_req_32"/>
      <bitenum value="33" id="33" token="MULT_33" description="hwobs_sdma_dma_req_33"/>
      <bitenum value="34" id="34" token="MULT_34" description="hwobs_sdma_dma_req_34"/>
      <bitenum value="35" id="35" token="MULT_35" description="hwobs_sdma_dma_req_35"/>
      <bitenum value="36" id="36" token="MULT_36" description="hwobs_sdma_dma_req_36"/>
      <bitenum value="37" id="37" token="MULT_37" description="hwobs_sdma_dma_req_37"/>
      <bitenum value="38" id="38" token="MULT_38" description="hwobs_sdma_dma_req_38"/>
      <bitenum value="39" id="39" token="MULT_39" description="hwobs_sdma_dma_req_39"/>
      <bitenum value="40" id="40" token="MULT_40" description="hwobs_sdma_dma_req_40"/>
      <bitenum value="41" id="41" token="MULT_41" description="hwobs_sdma_dma_req_41"/>
      <bitenum value="42" id="42" token="MULT_42" description="hwobs_sdma_dma_req_42"/>
      <bitenum value="43" id="43" token="MULT_43" description="hwobs_sdma_dma_req_43"/>
      <bitenum value="44" id="44" token="MULT_44" description="hwobs_sdma_dma_req_44"/>
      <bitenum value="45" id="45" token="MULT_45" description="hwobs_sdma_dma_req_45"/>
      <bitenum value="46" id="46" token="MULT_46" description="hwobs_sdma_dma_req_46"/>
      <bitenum value="47" id="47" token="MULT_47" description="hwobs_sdma_dma_req_47"/>
      <bitenum value="48" id="48" token="MULT_48" description="hwobs_sdma_dma_req_48"/>
      <bitenum value="49" id="49" token="MULT_49" description="hwobs_sdma_dma_req_49"/>
      <bitenum value="50" id="50" token="MULT_50" description="hwobs_sdma_dma_req_50"/>
      <bitenum value="51" id="51" token="MULT_51" description="hwobs_sdma_dma_req_51"/>
      <bitenum value="52" id="52" token="MULT_52" description="hwobs_sdma_dma_req_52"/>
      <bitenum value="53" id="53" token="MULT_53" description="hwobs_sdma_dma_req_53"/>
      <bitenum value="54" id="54" token="MULT_54" description="hwobs_sdma_dma_req_54"/>
      <bitenum value="55" id="55" token="MULT_55" description="hwobs_sdma_dma_req_55"/>
      <bitenum value="56" id="56" token="MULT_56" description="hwobs_sdma_dma_req_56"/>
      <bitenum value="57" id="57" token="MULT_57" description="hwobs_sdma_dma_req_57"/>
      <bitenum value="58" id="58" token="MULT_58" description="hwobs_sdma_dma_req_58"/>
      <bitenum value="59" id="59" token="MULT_59" description="hwobs_sdma_dma_req_59"/>
      <bitenum value="60" id="60" token="MULT_60" description="hwobs_sdma_dma_req_60"/>
      <bitenum value="61" id="61" token="MULT_61" description="hwobs_sdma_dma_req_61"/>
      <bitenum value="62" id="62" token="MULT_62" description="hwobs_sdma_dma_req_62"/>
      <bitenum value="63" id="63" token="MULT_63" description="hwobs_sdma_dma_req_63"/>
      <bitenum value="64" id="64" token="MULT_64" description="hwobs_sdma_dma_req_64"/>
      <bitenum value="65" id="65" token="MULT_65" description="hwobs_sdma_dma_req_65"/>
      <bitenum value="66" id="66" token="MULT_66" description="hwobs_sdma_dma_req_66"/>
      <bitenum value="67" id="67" token="MULT_67" description="hwobs_sdma_dma_req_67"/>
      <bitenum value="68" id="68" token="MULT_68" description="hwobs_sdma_dma_req_68"/>
      <bitenum value="69" id="69" token="MULT_69" description="hwobs_sdma_dma_req_69"/>
      <bitenum value="70" id="70" token="MULT_70" description="hwobs_sdma_dma_req_70"/>
      <bitenum value="71" id="71" token="MULT_71" description="hwobs_sdma_dma_req_71"/>
      <bitenum value="72" id="72" token="MULT_72" description="hwobs_sdma_dma_req_72"/>
      <bitenum value="73" id="73" token="MULT_73" description="hwobs_sdma_dma_req_73"/>
      <bitenum value="74" id="74" token="MULT_74" description="hwobs_sdma_dma_req_74"/>
      <bitenum value="75" id="75" token="MULT_75" description="hwobs_sdma_dma_req_75"/>
      <bitenum value="76" id="76" token="MULT_76" description="hwobs_sdma_dma_req_76"/>
      <bitenum value="77" id="77" token="MULT_77" description="hwobs_sdma_dma_req_77"/>
      <bitenum value="78" id="78" token="MULT_78" description="hwobs_sdma_dma_req_78"/>
      <bitenum value="79" id="79" token="MULT_79" description="hwobs_sdma_dma_req_79"/>
      <bitenum value="80" id="80" token="MULT_80" description="hwobs_sdma_dma_req_80"/>
      <bitenum value="81" id="81" token="MULT_81" description="hwobs_sdma_dma_req_81"/>
      <bitenum value="82" id="82" token="MULT_82" description="hwobs_sdma_dma_req_82"/>
      <bitenum value="83" id="83" token="MULT_83" description="hwobs_sdma_dma_req_83"/>
      <bitenum value="84" id="84" token="MULT_84" description="hwobs_sdma_dma_req_84"/>
      <bitenum value="85" id="85" token="MULT_85" description="hwobs_sdma_dma_req_85"/>
      <bitenum value="86" id="86" token="MULT_86" description="hwobs_sdma_dma_req_86"/>
      <bitenum value="87" id="87" token="MULT_87" description="hwobs_sdma_dma_req_87"/>
      <bitenum value="88" id="88" token="MULT_88" description="hwobs_sdma_dma_req_88"/>
      <bitenum value="89" id="89" token="MULT_89" description="hwobs_sdma_dma_req_89"/>
      <bitenum value="90" id="90" token="MULT_90" description="hwobs_sdma_dma_req_90"/>
      <bitenum value="91" id="91" token="MULT_91" description="hwobs_sdma_dma_req_91"/>
      <bitenum value="92" id="92" token="MULT_92" description="hwobs_sdma_dma_req_92"/>
      <bitenum value="93" id="93" token="MULT_93" description="hwobs_sdma_dma_req_93"/>
      <bitenum value="94" id="94" token="MULT_94" description="hwobs_sdma_dma_req_94"/>
      <bitenum value="95" id="95" token="MULT_95" description="hwobs_sdma_dma_req_95"/>
      <bitenum value="96" id="96" token="MULT_96" description="hwobs_sdma_dma_req_96"/>
      <bitenum value="97" id="97" token="MULT_97" description="hwobs_sdma_dma_req_97"/>
      <bitenum value="98" id="98" token="MULT_98" description="hwobs_sdma_dma_req_98"/>
      <bitenum value="99" id="99" token="MULT_99" description="hwobs_sdma_dma_req_99"/>
      <bitenum value="100" id="100" token="MULT_100" description="hwobs_sdma_dma_req_100"/>
      <bitenum value="101" id="101" token="MULT_101" description="hwobs_sdma_dma_req_101"/>
      <bitenum value="102" id="102" token="MULT_102" description="hwobs_sdma_dma_req_102"/>
      <bitenum value="103" id="103" token="MULT_103" description="hwobs_sdma_dma_req_103"/>
      <bitenum value="104" id="104" token="MULT_104" description="hwobs_sdma_dma_req_104"/>
      <bitenum value="105" id="105" token="MULT_105" description="hwobs_sdma_dma_req_105"/>
      <bitenum value="106" id="106" token="MULT_106" description="hwobs_sdma_dma_req_106"/>
      <bitenum value="107" id="107" token="MULT_107" description="hwobs_sdma_dma_req_107"/>
      <bitenum value="108" id="108" token="MULT_108" description="hwobs_sdma_dma_req_108"/>
      <bitenum value="109" id="109" token="MULT_109" description="hwobs_sdma_dma_req_109"/>
      <bitenum value="110" id="110" token="MULT_110" description="hwobs_sdma_dma_req_110"/>
      <bitenum value="111" id="111" token="MULT_111" description="hwobs_sdma_dma_req_111"/>
      <bitenum value="112" id="112" token="MULT_112" description="hwobs_sdma_dma_req_112"/>
      <bitenum value="113" id="113" token="MULT_113" description="hwobs_sdma_dma_req_113"/>
      <bitenum value="114" id="114" token="MULT_114" description="hwobs_sdma_dma_req_114"/>
      <bitenum value="115" id="115" token="MULT_115" description="hwobs_sdma_dma_req_115"/>
      <bitenum value="116" id="116" token="MULT_116" description="hwobs_sdma_dma_req_116"/>
      <bitenum value="117" id="117" token="MULT_117" description="hwobs_sdma_dma_req_117"/>
      <bitenum value="118" id="118" token="MULT_118" description="hwobs_sdma_dma_req_118"/>
      <bitenum value="119" id="119" token="MULT_119" description="hwobs_sdma_dma_req_119"/>
      <bitenum value="120" id="120" token="MULT_120" description="hwobs_sdma_dma_req_120"/>
      <bitenum value="121" id="121" token="MULT_121" description="hwobs_sdma_dma_req_121"/>
      <bitenum value="122" id="122" token="MULT_122" description="hwobs_sdma_dma_req_122"/>
      <bitenum value="123" id="123" token="MULT_123" description="hwobs_sdma_dma_req_123"/>
      <bitenum value="124" id="124" token="MULT_124" description="hwobs_sdma_dma_req_124"/>
      <bitenum value="125" id="125" token="MULT_125" description="hwobs_sdma_dma_req_125"/>
      <bitenum value="126" id="126" token="MULT_126" description="hwobs_sdma_dma_req_126"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_CLK_SEL0" acronym="CONTROL_CONF_CLK_SEL0" offset="0x440" width="32" description="clk view channel 0 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_coredpll_clkout"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_abedpll_clkout"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_perdpll_clkout"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_dsi1dpll_clkout"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_dsi2dpll_clkout"/>
      <bitenum value="5" id="5" token="MULT_5" description="reserved"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_usbdpll_clkout"/>
      <bitenum value="7" id="7" token="MULT_7" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_CLK_SEL1" acronym="CONTROL_CONF_CLK_SEL1" offset="0x444" width="32" description="clk view channel 1 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x1" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_coredpll_clkout"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_abedpll_clkout"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_perdpll_clkout"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_dsi1dpll_clkout"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_dsi2dpll_clkout"/>
      <bitenum value="5" id="5" token="MULT_5" description="reserved"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_usbdpll_clkout"/>
      <bitenum value="7" id="7" token="MULT_7" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_CLK_SEL2" acronym="CONTROL_CONF_CLK_SEL2" offset="0x448" width="32" description="clk view channel 2 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x2" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_coredpll_clkout"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_abedpll_clkout"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_perdpll_clkout"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_dsi1dpll_clkout"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_dsi2dpll_clkout"/>
      <bitenum value="5" id="5" token="MULT_5" description="reserved"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_usbdpll_clkout"/>
      <bitenum value="7" id="7" token="MULT_7" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_FREQLOCK_SEL" acronym="CONTROL_CONF_DPLL_FREQLOCK_SEL" offset="0x44C" width="32" description="dpll_freqlock view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_coredpll_freqlock"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_abedpll_freqlock"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_perdpll_freqlock"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_dsi1dpll_freqlock"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_dsi2dpll_freqlock"/>
      <bitenum value="5" id="5" token="MULT_5" description="reserved"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_usbdpll_freqlock"/>
      <bitenum value="7" id="7" token="MULT_7" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_TINITZ_SEL" acronym="CONTROL_CONF_DPLL_TINITZ_SEL" offset="0x450" width="32" description="dpll_tinitz view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_coredpll_tinitz"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_PHASELOCK_SEL" acronym="CONTROL_CONF_DPLL_PHASELOCK_SEL" offset="0x454" width="32" description="dpll_phaselock view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_coredpll_phaselock"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_abedpll_phaselock"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_perdpll_phaselock"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_dsi1dpll_phaselock"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_dsi2dpll_phaselock"/>
      <bitenum value="5" id="5" token="MULT_5" description="reserved"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_usbdpll_phaselock"/>
      <bitenum value="7" id="7" token="MULT_7" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_TENABLE_SEL" acronym="CONTROL_CONF_DPLL_TENABLE_SEL" offset="0x45C" width="32" description="dpll_tenable view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_coredpll_tenable"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_abedpll_tenable"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_perdpll_tenable"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_dsi1dpll_tenable"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_dsi2dpll_tenable"/>
      <bitenum value="5" id="5" token="MULT_5" description="reserved"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_usbdpll_tenable"/>
      <bitenum value="7" id="7" token="MULT_7" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_TENABLEDIV_SEL" acronym="CONTROL_CONF_DPLL_TENABLEDIV_SEL" offset="0x460" width="32" description="dpll_tenablediv view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_coredpll_tenablediv"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_abedpll_tenablediv"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_perdpll_tenablediv"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_dsi1dpll_tenablediv"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_dsi2dpll_tenablediv"/>
      <bitenum value="5" id="5" token="MULT_5" description="reserved"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_usbdpll_tenablediv"/>
      <bitenum value="7" id="7" token="MULT_7" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_BYPASSACK_SEL" acronym="CONTROL_CONF_DPLL_BYPASSACK_SEL" offset="0x464" width="32" description="dpll_bypassack view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_coredpll_bypassack"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_abedpll_bypassack"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_perdpll_bypassack"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_dsi1dpll_bypassack"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_dsi2dpll_bypassack"/>
      <bitenum value="5" id="5" token="MULT_5" description="reserved"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_usbdpll_bypassack"/>
      <bitenum value="7" id="7" token="MULT_7" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CONF_DPLL_IDLE_SEL" acronym="CONTROL_CONF_DPLL_IDLE_SEL" offset="0x468" width="32" description="dpll_idle view Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MULT" width="3" begin="2" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MULT_0" description="hwobs_coredpll_idle"/>
      <bitenum value="1" id="1" token="MULT_1" description="hwobs_abedpll_idle"/>
      <bitenum value="2" id="2" token="MULT_2" description="hwobs_perdpll_idle"/>
      <bitenum value="3" id="3" token="MULT_3" description="hwobs_dsi1dpll_idle"/>
      <bitenum value="4" id="4" token="MULT_4" description="hwobs_dsi2dpll_idle"/>
      <bitenum value="5" id="5" token="MULT_5" description="reserved"/>
      <bitenum value="6" id="6" token="MULT_6" description="hwobs_usbdpll_idle"/>
      <bitenum value="7" id="7" token="MULT_7" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_0" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_0" offset="0x480" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_0"/>
      <bitenum value="1" id="1" token="MODE_1" description="clk_view_0"/>
      <bitenum value="2" id="2" token="MODE_2" description="reserved"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="This information is not available in the public domain."/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_0"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_0"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_0"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
      <bitenum value="12" id="12" token="MODE_12" description="This information is not available in the public domain."/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_1" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_1" offset="0x484" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_1"/>
      <bitenum value="1" id="1" token="MODE_1" description="clk_view_1"/>
      <bitenum value="2" id="2" token="MODE_2" description="reserved"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_1"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_1"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_1"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_2" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_2" offset="0x488" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_2"/>
      <bitenum value="1" id="1" token="MODE_1" description="clk_view_2"/>
      <bitenum value="2" id="2" token="MODE_2" description="reserved"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_2"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_2"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_2"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_3" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_3" offset="0x48C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_3"/>
      <bitenum value="1" id="1" token="MODE_1" description="dpll_freqlock"/>
      <bitenum value="2" id="2" token="MODE_2" description="reserved"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_3"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_3"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_3"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_4" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_4" offset="0x490" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_4"/>
      <bitenum value="1" id="1" token="MODE_1" description="dpll_tinitz"/>
      <bitenum value="2" id="2" token="MODE_2" description="reserved"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_4"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_4"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_4"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_5" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_5" offset="0x494" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_5"/>
      <bitenum value="1" id="1" token="MODE_1" description="dpll_phaselock"/>
      <bitenum value="2" id="2" token="MODE_2" description="reserved"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_5"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_5"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_5"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_6" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_6" offset="0x498" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_6"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="reserved"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_6"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_6"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_6"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_7" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_7" offset="0x49C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_7"/>
      <bitenum value="1" id="1" token="MODE_1" description="dpll_tenable"/>
      <bitenum value="2" id="2" token="MODE_2" description="sdma_req_view_0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_7"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_7"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_7"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_8" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_8" offset="0x4A0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_8"/>
      <bitenum value="1" id="1" token="MODE_1" description="dpll_tenablediv"/>
      <bitenum value="2" id="2" token="MODE_2" description="sdma_req_view_1"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_8"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_8"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_8"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_9" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_9" offset="0x4A4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_9"/>
      <bitenum value="1" id="1" token="MODE_1" description="dpll_bypassack"/>
      <bitenum value="2" id="2" token="MODE_2" description="sdma_req_view_2"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_9"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_9"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_9"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="hwobs_dssvenctvdetgp"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_10" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_10" offset="0x4A8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_10"/>
      <bitenum value="1" id="1" token="MODE_1" description="dpll_idle"/>
      <bitenum value="2" id="2" token="MODE_2" description="sdma_req_view_3"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_10"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_10"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_10"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="hwobs_dssdacpwrdndaczcvbs_y"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_11" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_11" offset="0x4AC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_11"/>
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_hsusbotg_sofpulse"/>
      <bitenum value="2" id="2" token="MODE_2" description="sdma_req_view_all"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_11"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_11"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_11"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="hwobs_dssdacpwrdndaczchroma"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_12" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_12" offset="0x4B0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_12"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="hwobs_coredivider_clkout3"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_12"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_12"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_12"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="hwobs_dssdacpwrdndaccvbs"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_13" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_13" offset="0x4B4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_13"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="hwobs_perdivider_clkout4"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_13"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_13"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_13"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="hwobs_dssdacpwrdnbgz"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_14" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_14" offset="0x4B8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_14"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="hwobs_pd_l4_per_per32k_gfclk"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_14"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_14"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_14"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_15" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_15" offset="0x4BC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_15"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_15"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_15"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_15"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_16" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_16" offset="0x4C0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_16"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_16"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_16"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_16"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_17" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_17" offset="0x4C4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_17"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_17"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_17"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_17"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_18" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_18" offset="0x4C8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_18"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_18"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_18"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_18"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_19" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_19" offset="0x4CC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_19"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_19"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_19"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_19"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_20" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_20" offset="0x4D0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_20"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_20"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_20"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_20"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_21" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_21" offset="0x4D4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_21"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_21"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_21"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_21"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_22" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_22" offset="0x4D8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_22"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_22"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_22"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_22"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_23" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_23" offset="0x4DC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_23"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_23"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_23"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_23"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_24" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_24" offset="0x4E0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_24"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_24"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_24"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_24"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_25" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_25" offset="0x4E4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_25"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="reserved"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_25"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_25"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_25"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_26" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_26" offset="0x4E8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_26"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="0"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_26"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_26"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_26"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_27" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_27" offset="0x4EC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_27"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="0"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_27"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_27"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_27"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="0"/>
      <bitenum value="12" id="12" token="MODE_12" description="sdma_req_view_0"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_28" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_28" offset="0x4F0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_28"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="0"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_28"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_28"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_28"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="0"/>
      <bitenum value="12" id="12" token="MODE_12" description="sdma_req_view_1"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_29" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_29" offset="0x4F4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_29"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="0"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_29"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_29"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_29"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="0"/>
      <bitenum value="12" id="12" token="MODE_12" description="sdma_req_view_2"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_30" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_30" offset="0x4F8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_30"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="0"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_30"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_30"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_30"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="0"/>
      <bitenum value="12" id="12" token="MODE_12" description="sdma_req_view_3"/>
    </bitfield>
  </register>
  <register id="CONTROL_CORE_CONF_DEBUG_SEL_TST_31" acronym="CONTROL_CORE_CONF_DEBUG_SEL_TST_31" offset="0x4FC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="4" begin="3" end="0" resetval="0x0" description="Select one of the following signals:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="hwobs_int_mpu_31"/>
      <bitenum value="1" id="1" token="MODE_1" description="reserved"/>
      <bitenum value="2" id="2" token="MODE_2" description="0"/>
      <bitenum value="3" id="3" token="MODE_3" description="reserved"/>
      <bitenum value="4" id="4" token="MODE_4" description="0"/>
      <bitenum value="5" id="5" token="MODE_5" description="hwobs_int_cm2_31"/>
      <bitenum value="6" id="6" token="MODE_6" description="hwobs_int_ivahd_31"/>
      <bitenum value="7" id="7" token="MODE_7" description="reserved"/>
      <bitenum value="8" id="8" token="MODE_8" description="hwobs_int_abe_31"/>
      <bitenum value="9" id="9" token="MODE_9" description="This information is not available in the public domain."/>
      <bitenum value="10" id="10" token="MODE_10" description="reserved"/>
      <bitenum value="11" id="11" token="MODE_11" description="0"/>
      <bitenum value="12" id="12" token="MODE_12" description="sdma_req_view_all"/>
    </bitfield>
  </register>
</module>
