<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: MachineScheduler.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_9d1c68ef0dc704dcdd9f5558cbff727e.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">MachineScheduler.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="PriorityQueue_8h_source.html">llvm/ADT/PriorityQueue.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AliasAnalysis_8h_source.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="LiveIntervalAnalysis_8h_source.html">llvm/CodeGen/LiveIntervalAnalysis.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="CodeGen_2Passes_8h_source.html">llvm/CodeGen/Passes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="RegisterClassInfo_8h_source.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ScheduleDFS_8h_source.html">llvm/CodeGen/ScheduleDFS.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ScheduleHazardRecognizer_8h_source.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="GraphWriter_8h_source.html">llvm/Support/GraphWriter.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/Target/TargetInstrInfo.h</a>&quot;</code><br/>
<code>#include &lt;queue&gt;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for MachineScheduler.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="MachineScheduler_8cpp__incl.png" border="0" usemap="#MachineScheduler_8cpp" alt=""/></div>
<map name="MachineScheduler_8cpp" id="MachineScheduler_8cpp">
<area shape="rect" id="node2" href="MachineScheduler_8h.html" title="llvm/CodeGen/MachineScheduler.h" alt="" coords="1018,87,1261,114"/><area shape="rect" id="node4" href="CodeGen_2Passes_8h.html" title="llvm/CodeGen/Passes.h" alt="" coords="70,341,241,367"/><area shape="rect" id="node8" href="CommandLine_8h.html" title="llvm/Support/CommandLine.h" alt="" coords="467,341,679,367"/><area shape="rect" id="node21" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="36,512,243,539"/><area shape="rect" id="node27" href="PriorityQueue_8h.html" title="llvm/ADT/PriorityQueue.h" alt="" coords="3368,87,3548,114"/><area shape="rect" id="node29" href="AliasAnalysis_8h.html" title="llvm/Analysis/AliasAnalysis.h" alt="" coords="3397,341,3599,367"/><area shape="rect" id="node31" href="LiveIntervalAnalysis_8h.html" title="llvm/CodeGen/LiveInterval\lAnalysis.h" alt="" coords="1989,80,2175,121"/><area shape="rect" id="node35" href="MachineDominators_8h.html" title="llvm/CodeGen/MachineDominators.h" alt="" coords="2640,251,2895,278"/><area shape="rect" id="node38" href="raw__ostream_8h.html" title="llvm/Support/raw_ostream.h" alt="" coords="3345,512,3547,539"/><area shape="rect" id="node40" href="MachineLoopInfo_8h.html" title="llvm/CodeGen/MachineLoop\lInfo.h" alt="" coords="1708,244,1907,285"/><area shape="rect" id="node42" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="913,244,1131,285"/><area shape="rect" id="node45" href="RegisterClassInfo_8h.html" title="llvm/CodeGen/RegisterClass\lInfo.h" alt="" coords="638,244,838,285"/><area shape="rect" id="node46" href="ScheduleDFS_8h.html" title="llvm/CodeGen/ScheduleDFS.h" alt="" coords="445,169,657,196"/><area shape="rect" id="node47" href="ScheduleHazardRecognizer_8h.html" title="llvm/CodeGen/ScheduleHazard\lRecognizer.h" alt="" coords="3860,80,4080,121"/><area shape="rect" id="node48" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="3675,87,3836,114"/><area shape="rect" id="node49" href="GraphWriter_8h.html" title="llvm/Support/GraphWriter.h" alt="" coords="3179,341,3372,367"/><area shape="rect" id="node50" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="2418,251,2615,278"/><area shape="rect" id="node3" href="MachinePassRegistry_8h.html" title="llvm/CodeGen/MachinePass\lRegistry.h" alt="" coords="417,244,614,285"/><area shape="rect" id="node15" href="RegisterPressure_8h.html" title="llvm/CodeGen/RegisterPressure.h" alt="" coords="1339,169,1574,196"/><area shape="rect" id="node26" href="ScheduleDAGInstrs_8h.html" title="llvm/CodeGen/ScheduleDAGInstrs.h" alt="" coords="1014,169,1265,196"/><area shape="rect" id="node5" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="267,512,361,539"/><area shape="rect" id="node7" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="56,430,255,457"/><area shape="rect" id="node9" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="2251,512,2422,539"/><area shape="rect" id="node10" href="iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="1937,587,2123,613"/><area shape="rect" id="node16" href="SlotIndexes_8h.html" title="llvm/CodeGen/SlotIndexes.h" alt="" coords="1981,251,2183,278"/><area shape="rect" id="node25" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="1221,333,1407,375"/><area shape="rect" id="node17" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="2557,512,2719,539"/><area shape="rect" id="node18" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="2101,341,2335,367"/><area shape="rect" id="node22" href="Allocator_8h.html" title="llvm/Support/Allocator.h" alt="" coords="2425,430,2600,457"/><area shape="rect" id="node23" href="MachineFunctionPass_8h.html" title="llvm/CodeGen/MachineFunction\lPass.h" alt="" coords="1805,333,2026,375"/><area shape="rect" id="node24" href="MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="1483,333,1679,375"/><area shape="rect" id="node19" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="1509,423,1711,464"/><area shape="rect" id="node20" href="Metadata_8h.html" title="llvm/IR/Metadata.h" alt="" coords="1960,430,2100,457"/><area shape="rect" id="node30" href="CallSite_8h.html" title="llvm/IR/CallSite.h" alt="" coords="3435,430,3561,457"/><area shape="rect" id="node32" href="IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="1026,341,1197,367"/><area shape="rect" id="node33" href="LiveInterval_8h.html" title="llvm/CodeGen/LiveInterval.h" alt="" coords="2137,169,2336,196"/><area shape="rect" id="node36" href="SmallSet_8h.html" title="llvm/ADT/SmallSet.h" alt="" coords="2562,341,2714,367"/><area shape="rect" id="node37" href="GenericDomTree_8h.html" title="llvm/Support/GenericDomTree.h" alt="" coords="2725,430,2951,457"/><area shape="rect" id="node39" href="GenericDomTreeConstruction_8h.html" title="llvm/Support/GenericDomTree\lConstruction.h" alt="" coords="2839,333,3053,375"/><area shape="rect" id="node41" href="LoopInfo_8h.html" title="llvm/Analysis/LoopInfo.h" alt="" coords="2124,430,2299,457"/><area shape="rect" id="node43" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="380,430,531,457"/><area shape="rect" id="node44" href="TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="703,333,901,375"/></map>
</div>
</div>
<p><a href="MachineScheduler_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GraphTraits_3_01ScheduleDAGMI_01_5_01_4.html">llvm::GraphTraits&lt; ScheduleDAGMI * &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;misched&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a2b1040e2e228e12763ad8a207db4778a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a2b1040e2e228e12763ad8a207db4778a">llvm::ForceTopDown</a> (&quot;misched-topdown&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force top-down list scheduling&quot;))</td></tr>
<tr class="separator:a2b1040e2e228e12763ad8a207db4778a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b0e391583413438da4e046f7c1ba13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#af6b0e391583413438da4e046f7c1ba13">llvm::ForceBottomUp</a> (&quot;misched-bottomup&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force bottom-up list scheduling&quot;))</td></tr>
<tr class="separator:af6b0e391583413438da4e046f7c1ba13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9615d583e0ee3e098d693999e29c1c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a1c9615d583e0ee3e098d693999e29c1c">INITIALIZE_PASS_BEGIN</a> (MachineScheduler,&quot;machine-<a class="el" href="MachineScheduler_8cpp.html#a1d934565f08cba6018cb2349232b7bf3">scheduler</a>&quot;,&quot;<a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> <a class="el" href="MachineScheduler_8cpp.html#ae4daf9807dcfa53c9c1a0074f3da6ad4">Scheduler</a>&quot;, false, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="JumpInstrTables_8cpp.html#afdca0f03e5390cb037c356a5e4ab4363">INITIALIZE_PASS_END</a>(MachineScheduler</td></tr>
<tr class="separator:a1c9615d583e0ee3e098d693999e29c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4c06aa3975aaa781f159e1d4f683b7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a7a4c06aa3975aaa781f159e1d4f683b7">INITIALIZE_PASS</a> (PostMachineScheduler,&quot;postmisched&quot;,&quot;PostRA <a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> <a class="el" href="MachineScheduler_8cpp.html#ae4daf9807dcfa53c9c1a0074f3da6ad4">Scheduler</a>&quot;, false, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) PostMachineScheduler</td></tr>
<tr class="separator:a7a4c06aa3975aaa781f159e1d4f683b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83b174a9cb37fb56517e8be0eda21ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *C)</td></tr>
<tr class="separator:ac83b174a9cb37fb56517e8be0eda21ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f4b3874d2a48fc15b49b5a90b6e4f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a13f4b3874d2a48fc15b49b5a90b6e4f8">createGenericSchedLive</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *C)</td></tr>
<tr class="separator:a13f4b3874d2a48fc15b49b5a90b6e4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbcf7aed2ae34483414e4b1c6c3b55fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#acbcf7aed2ae34483414e4b1c6c3b55fb">createGenericSchedPostRA</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *C)</td></tr>
<tr class="memdesc:acbcf7aed2ae34483414e4b1c6c3b55fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a generic scheduler with no vreg liveness or DAG mutation passes.  <a href="#acbcf7aed2ae34483414e4b1c6c3b55fb">More...</a><br/></td></tr>
<tr class="separator:acbcf7aed2ae34483414e4b1c6c3b55fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459acab05344caa836aa036f1829c928"><td class="memItemLeft" align="right" valign="top">static <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> Beg)</td></tr>
<tr class="memdesc:a459acab05344caa836aa036f1829c928"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement this iterator until reaching the top or a non-debug instr.  <a href="#a459acab05344caa836aa036f1829c928">More...</a><br/></td></tr>
<tr class="separator:a459acab05344caa836aa036f1829c928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24aad0e646c24622750ff2ee10b74109"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a24aad0e646c24622750ff2ee10b74109">priorNonDebug</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> Beg)</td></tr>
<tr class="memdesc:a24aad0e646c24622750ff2ee10b74109"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-const version.  <a href="#a24aad0e646c24622750ff2ee10b74109">More...</a><br/></td></tr>
<tr class="separator:a24aad0e646c24622750ff2ee10b74109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8a9363a3eb113ca42064a03636b135"><td class="memItemLeft" align="right" valign="top">static <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> End)</td></tr>
<tr class="separator:a1c8a9363a3eb113ca42064a03636b135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9432402dc18539818e3dae69e135ed4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aa9432402dc18539818e3dae69e135ed4">nextIfDebug</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> End)</td></tr>
<tr class="memdesc:aa9432402dc18539818e3dae69e135ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-const version.  <a href="#aa9432402dc18539818e3dae69e135ed4">More...</a><br/></td></tr>
<tr class="separator:aa9432402dc18539818e3dae69e135ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d5a3f6f13be5a14c946cdafdd203a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#af6d5a3f6f13be5a14c946cdafdd203a6">isSchedBoundary</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classbool.html">bool</a> IsPostRA)</td></tr>
<tr class="separator:af6d5a3f6f13be5a14c946cdafdd203a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b112d0cb3309a5fda2d6b7601e89e3f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a9b112d0cb3309a5fda2d6b7601e89e3f">tryLess</a> (int TryVal, int CandVal, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a> Reason)</td></tr>
<tr class="memdesc:a9b112d0cb3309a5fda2d6b7601e89e3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this heuristic determines order.  <a href="#a9b112d0cb3309a5fda2d6b7601e89e3f">More...</a><br/></td></tr>
<tr class="separator:a9b112d0cb3309a5fda2d6b7601e89e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3b444760387388a34c7d6ced7aa762"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#afa3b444760387388a34c7d6ced7aa762">tryGreater</a> (int TryVal, int CandVal, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a> Reason)</td></tr>
<tr class="separator:afa3b444760387388a34c7d6ced7aa762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a06ae113685f27ca88596c4e03ccfa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ad8a06ae113685f27ca88596c4e03ccfa">tryLatency</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;Zone)</td></tr>
<tr class="separator:ad8a06ae113685f27ca88596c4e03ccfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f4bc637c1294a7a0db2442027ffbc83"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a4f4bc637c1294a7a0db2442027ffbc83">tracePick</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="classbool.html">bool</a> IsTop)</td></tr>
<tr class="separator:a4f4bc637c1294a7a0db2442027ffbc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951196d153d96f7f1d328069cf7c42fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a951196d153d96f7f1d328069cf7c42fd">tryPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;TryP, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;CandP, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a> Reason)</td></tr>
<tr class="separator:a951196d153d96f7f1d328069cf7c42fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb7284c69275f864efd7c7553aa48f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a2eb7284c69275f864efd7c7553aa48f3">getWeakLeft</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> isTop)</td></tr>
<tr class="separator:a2eb7284c69275f864efd7c7553aa48f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a852c75810cd23cef346d37386347fadd"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a852c75810cd23cef346d37386347fadd">biasPhysRegCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> isTop)</td></tr>
<tr class="separator:a852c75810cd23cef346d37386347fadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6316f8d737e021684c096eeca388355d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a6316f8d737e021684c096eeca388355d">createILPMaxScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *C)</td></tr>
<tr class="separator:a6316f8d737e021684c096eeca388355d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2782eab453776e43a005124f2cae0cbb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a2782eab453776e43a005124f2cae0cbb">createILPMinScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *C)</td></tr>
<tr class="separator:a2782eab453776e43a005124f2cae0cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4799f3fecebc3138d88035ee5b010c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a1b4799f3fecebc3138d88035ee5b010c">createInstructionShuffler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *C)</td></tr>
<tr class="separator:a1b4799f3fecebc3138d88035ee5b010c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a455ac3fd012d8bacf625cd1982bd5a7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a455ac3fd012d8bacf625cd1982bd5a7e">llvm::DumpCriticalPathLength</a> (&quot;misched-dcpl&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Print critical path length to stdout&quot;))</td></tr>
<tr class="separator:a455ac3fd012d8bacf625cd1982bd5a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2ddb9eae33f2f515e1c42238c48fb5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#add2ddb9eae33f2f515e1c42238c48fb5">ViewMISchedDAGs</a> (&quot;view-misched-dags&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Pop up a window to show MISched dags after they are processed&quot;))</td></tr>
<tr class="separator:add2ddb9eae33f2f515e1c42238c48fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549e985295c118aca3fc7af4a4c67037"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a549e985295c118aca3fc7af4a4c67037">MISchedCutoff</a> (&quot;misched-cutoff&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Stop scheduling after <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <a class="el" href="SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a>&quot;), cl::init(~0U))</td></tr>
<tr class="separator:a549e985295c118aca3fc7af4a4c67037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0c8f9b006854b2c069414b77deeac8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a1b0c8f9b006854b2c069414b77deeac8">SchedOnlyFunc</a> (&quot;misched-only-func&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this <a class="el" href="RegionPrinter_8cpp.html#a0f5fa683b66233cfe2fbf09ae8168ffe">function</a>&quot;))</td></tr>
<tr class="separator:a1b0c8f9b006854b2c069414b77deeac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae184cde008c1662dc7396fde53656ec6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ae184cde008c1662dc7396fde53656ec6">SchedOnlyBlock</a> (&quot;misched-only-block&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this MBB#&quot;))</td></tr>
<tr class="separator:ae184cde008c1662dc7396fde53656ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad840f8a48c1b46e2ee7f721ed2df03a5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ad840f8a48c1b46e2ee7f721ed2df03a5">EnableRegPressure</a> (&quot;misched-regpressure&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable register pressure scheduling.&quot;), cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>))</td></tr>
<tr class="separator:ad840f8a48c1b46e2ee7f721ed2df03a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49932eb220bdb66c8f164f4e7163d59e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a49932eb220bdb66c8f164f4e7163d59e">EnableCyclicPath</a> (&quot;misched-cyclicpath&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable cyclic critical path analysis.&quot;), cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>))</td></tr>
<tr class="separator:a49932eb220bdb66c8f164f4e7163d59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d400fc4e500117eeeecae914d07c83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ad3d400fc4e500117eeeecae914d07c83">EnableLoadCluster</a> (&quot;misched-cluster&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable load clustering.&quot;), cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>))</td></tr>
<tr class="separator:ad3d400fc4e500117eeeecae914d07c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4aa66841017d1379f7b46fd4f6e024a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ad4aa66841017d1379f7b46fd4f6e024a">EnableMacroFusion</a> (&quot;misched-fusion&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable scheduling <a class="el" href="GlobalMerge_8cpp.html#ac16d0ba14eb60334c1bfc84c4b00734a">for</a> macro fusion.&quot;), cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>))</td></tr>
<tr class="separator:ad4aa66841017d1379f7b46fd4f6e024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f19a4fcf5a639613c954e6da2dfaaf3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a5f19a4fcf5a639613c954e6da2dfaaf3">VerifyScheduling</a> (&quot;verify-misched&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Verify machine instrs before and after machine scheduling&quot;))</td></tr>
<tr class="separator:a5f19a4fcf5a639613c954e6da2dfaaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20646b5e577c00ae6fc2912a4081f9d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a20646b5e577c00ae6fc2912a4081f9d5">MinSubtreeSize</a> = 8</td></tr>
<tr class="separator:a20646b5e577c00ae6fc2912a4081f9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d934565f08cba6018cb2349232b7bf3"><td class="memItemLeft" align="right" valign="top">machine&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a1d934565f08cba6018cb2349232b7bf3">scheduler</a></td></tr>
<tr class="separator:a1d934565f08cba6018cb2349232b7bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4daf9807dcfa53c9c1a0074f3da6ad4"><td class="memItemLeft" align="right" valign="top">machine <a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ae4daf9807dcfa53c9c1a0074f3da6ad4">Scheduler</a></td></tr>
<tr class="separator:ae4daf9807dcfa53c9c1a0074f3da6ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca374ccb68df1fbf83505d975c26ef08"><td class="memItemLeft" align="right" valign="top">machine <a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aca374ccb68df1fbf83505d975c26ef08">false</a></td></tr>
<tr class="separator:aca374ccb68df1fbf83505d975c26ef08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75da6925072c8c7c9f5d762b149a254"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a><br class="typebreak"/>
&lt; MachineSchedRegistry::ScheduleDAGCtor, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="classllvm_1_1RegisterPassParser.html">RegisterPassParser</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#af75da6925072c8c7c9f5d762b149a254">MachineSchedOpt</a> (&quot;misched&quot;, cl::init(&amp;<a class="el" href="MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a>), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Machine instruction <a class="el" href="MachineScheduler_8cpp.html#a1d934565f08cba6018cb2349232b7bf3">scheduler</a> to use&quot;))</td></tr>
<tr class="memdesc:af75da6925072c8c7c9f5d762b149a254"><td class="mdescLeft">&#160;</td><td class="mdescRight">MachineSchedOpt allows command line selection of the scheduler.  <a href="#af75da6925072c8c7c9f5d762b149a254">More...</a><br/></td></tr>
<tr class="separator:af75da6925072c8c7c9f5d762b149a254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac447d226fe7e7b220a6616b2c21ce190"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ac447d226fe7e7b220a6616b2c21ce190">DefaultSchedRegistry</a> (&quot;default&quot;,&quot;<a class="el" href="classllvm_1_1Use.html">Use</a> the target's default <a class="el" href="MachineScheduler_8cpp.html#a1d934565f08cba6018cb2349232b7bf3">scheduler</a> choice.&quot;, useDefaultMachineSched)</td></tr>
<tr class="separator:ac447d226fe7e7b220a6616b2c21ce190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2876d288bd148637a0e8d79ce3f0f3fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a2876d288bd148637a0e8d79ce3f0f3fb">InvalidCycle</a> = ~0U</td></tr>
<tr class="separator:a2876d288bd148637a0e8d79ce3f0f3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabcfb3fca9cd56b2bf46292eef232eba"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aabcfb3fca9cd56b2bf46292eef232eba">GenericSchedRegistry</a> (&quot;converge&quot;,&quot;Standard converging scheduler.&quot;, createGenericSchedLive)</td></tr>
<tr class="separator:aabcfb3fca9cd56b2bf46292eef232eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528ddb429bfb6c87f0eb6d07893640e1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a528ddb429bfb6c87f0eb6d07893640e1">ILPMaxRegistry</a> (&quot;ilpmax&quot;,&quot;Schedule bottom-up <a class="el" href="GlobalMerge_8cpp.html#ac16d0ba14eb60334c1bfc84c4b00734a">for</a> max ILP&quot;, createILPMaxScheduler)</td></tr>
<tr class="separator:a528ddb429bfb6c87f0eb6d07893640e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef18d242eef950812f8f491246439ad4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aef18d242eef950812f8f491246439ad4">ILPMinRegistry</a> (&quot;ilpmin&quot;,&quot;Schedule bottom-up <a class="el" href="GlobalMerge_8cpp.html#ac16d0ba14eb60334c1bfc84c4b00734a">for</a> min ILP&quot;, createILPMinScheduler)</td></tr>
<tr class="separator:aef18d242eef950812f8f491246439ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0919f9fcc340092528e88bd7fde42c61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a0919f9fcc340092528e88bd7fde42c61">ShufflerRegistry</a> (&quot;shuffle&quot;,&quot;Shuffle machine <a class="el" href="SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> alternating directions&quot;, createInstructionShuffler)</td></tr>
<tr class="separator:a0919f9fcc340092528e88bd7fde42c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;misched&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00036">36</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a852c75810cd23cef346d37386347fadd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int biasPhysRegCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isTop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Minimize physical register live ranges. Regalloc wants them adjacent to their physreg def/use.</p>
<p>FIXME: This is an unnecessary check on the critical path. Most are root/leaf copies which can be prescheduled. The rest (e.g. x86 MUL) could be bundled with the operation that produces or consumes the physreg. We'll do this when regalloc has support for parallel copies. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02520">2520</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00782">llvm::MachineInstr::isCopy()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00284">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00287">llvm::SUnit::NumPredsLeft</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00288">llvm::SUnit::NumSuccsLeft</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02552">llvm::GenericScheduler::tryCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="a13f4b3874d2a48fc15b49b5a90b6e4f8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> * createGenericSchedLive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Forward declare the standard machine scheduler. This will be used as the default scheduler if the target does not set a default.</p>
<p>Create the standard converging machine scheduler. This will be used as the default scheduler if the target does not set a default. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02867">2867</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00272">llvm::ScheduleDAGMI::addMutation()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00850">llvm::TargetInstrInfo::enableClusterLoads()</a>, <a class="el" href="MachineScheduler_8cpp.html#ad3d400fc4e500117eeeecae914d07c83">EnableLoadCluster</a>, <a class="el" href="MachineScheduler_8cpp.html#ad4aa66841017d1379f7b46fd4f6e024a">EnableMacroFusion</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::TII</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>.</p>

</div>
</div>
<a class="anchor" id="acbcf7aed2ae34483414e4b1c6c3b55fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> * createGenericSchedPostRA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a generic scheduler with no vreg liveness or DAG mutation passes. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03016">3016</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a6316f8d737e021684c096eeca388355d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* createILPMaxScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03121">3121</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a2782eab453776e43a005124f2cae0cbb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* createILPMinScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03124">3124</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a1b4799f3fecebc3138d88035ee5b010c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* createInstructionShuffler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03209">3209</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a>, and <a class="el" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a>.</p>

</div>
</div>
<a class="anchor" id="a2eb7284c69275f864efd7c7553aa48f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getWeakLeft </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isTop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02509">2509</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00289">llvm::SUnit::WeakPredsLeft</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00290">llvm::SUnit::WeakSuccsLeft</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02552">llvm::GenericScheduler::tryCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a4c06aa3975aaa781f159e1d4f683b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">PostMachineScheduler&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;postmisched&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;PostRA <a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> <a class="el" href="MachineScheduler_8cpp.html#ae4daf9807dcfa53c9c1a0074f3da6ad4">Scheduler</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00177">177</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="PassRegistry_8cpp_source.html#l00031">llvm::PassRegistry::getPassRegistry()</a>, and <a class="el" href="namespacellvm.html#a4620b31befc2e9df66eeb669568332c6">llvm::initializePostMachineSchedulerPass()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c9615d583e0ee3e098d693999e29c1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">MachineScheduler&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;machine-<a class="el" href="MachineScheduler_8cpp.html#a1d934565f08cba6018cb2349232b7bf3">scheduler</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Machine <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> <a class="el" href="MachineScheduler_8cpp.html#ae4daf9807dcfa53c9c1a0074f3da6ad4">Scheduler</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6d5a3f6f13be5a14c946cdafdd203a6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSchedBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsPostRA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Return true of the given instruction should not be included in a scheduling region.</p>
<p>MachineScheduler does not currently support scheduling across calls. To handle calls, the DAG builder needs to be modified to create register anti/output dependencies on the registers clobbered by the call's regmask operand. In PreRA scheduling, the stack pointer adjustment already prevents scheduling across calls. In PostRA scheduling, we need the isCall to enforce the boundary, but there would be no benefit to postRA scheduling across calls this late anyway. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00374">374</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00673">llvm::TargetInstrInfo::isSchedulingBoundary()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c8a9363a3eb113ca42064a03636b135"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> nextIfDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>If this iterator is a debug value, increment until reaching the End or a non-debug instruction. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00240">240</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00751">llvm::ScheduleDAGMI::initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00251">nextIfDebug()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">llvm::ScheduleDAGMI::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01179">llvm::ScheduleDAGMILive::scheduleMI()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00945">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>.</p>

</div>
</div>
<a class="anchor" id="aa9432402dc18539818e3dae69e135ed4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> nextIfDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-const version. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00251">251</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8cpp_source.html#l00240">nextIfDebug()</a>.</p>

</div>
</div>
<a class="anchor" id="a459acab05344caa836aa036f1829c928"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> priorNonDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>Beg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decrement this iterator until reaching the top or a non-debug instr. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00219">219</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, and <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00231">priorNonDebug()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">llvm::ScheduleDAGMI::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01179">llvm::ScheduleDAGMILive::scheduleMI()</a>.</p>

</div>
</div>
<a class="anchor" id="a24aad0e646c24622750ff2ee10b74109"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> priorNonDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>Beg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-const version. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00231">231</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8cpp_source.html#l00219">priorNonDebug()</a>.</p>

</div>
</div>
<a class="anchor" id="a4f4bc637c1294a7a0db2442027ffbc83"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void tracePick </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02346">2346</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02209">llvm::GenericSchedulerBase::getReasonStr()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00792">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02772">llvm::GenericScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02980">llvm::PostGenericScheduler::pickNode()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02713">llvm::GenericScheduler::pickNodeBidirectional()</a>.</p>

</div>
</div>
<a class="anchor" id="afa3b444760387388a34c7d6ced7aa762"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> tryGreater </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>TryVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CandVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a>&#160;</td>
          <td class="paramname"><em>Reason</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02303">2303</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00792">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00818">llvm::GenericSchedulerBase::SchedCandidate::setRepeat()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02552">llvm::GenericScheduler::tryCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02929">llvm::PostGenericScheduler::tryCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02320">tryLatency()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02485">tryPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="ad8a06ae113685f27ca88596c4e03ccfa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> tryLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;&#160;</td>
          <td class="paramname"><em>Zone</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02320">2320</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00748">llvm::GenericSchedulerBase::BotHeightReduce</a>, <a class="el" href="MachineScheduler_8h_source.html#l00748">llvm::GenericSchedulerBase::BotPathReduce</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00423">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00431">llvm::SUnit::getHeight()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00666">llvm::SchedBoundary::getScheduledLatency()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00646">llvm::SchedBoundary::isTop()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00789">llvm::GenericSchedulerBase::SchedCandidate::SU</a>, <a class="el" href="MachineScheduler_8h_source.html#l00749">llvm::GenericSchedulerBase::TopDepthReduce</a>, <a class="el" href="MachineScheduler_8h_source.html#l00749">llvm::GenericSchedulerBase::TopPathReduce</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02303">tryGreater()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02286">tryLess()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02552">llvm::GenericScheduler::tryCandidate()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02929">llvm::PostGenericScheduler::tryCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="a9b112d0cb3309a5fda2d6b7601e89e3f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> tryLess </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>TryVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CandVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a>&#160;</td>
          <td class="paramname"><em>Reason</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this heuristic determines order. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02286">2286</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00792">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00818">llvm::GenericSchedulerBase::SchedCandidate::setRepeat()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02552">llvm::GenericScheduler::tryCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02929">llvm::PostGenericScheduler::tryCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02320">tryLatency()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02485">tryPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="a951196d153d96f7f1d328069cf7c42fd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> tryPressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;&#160;</td>
          <td class="paramname"><em>TryP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;&#160;</td>
          <td class="paramname"><em>CandP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a>&#160;</td>
          <td class="paramname"><em>Reason</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02485">2485</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="RegisterPressure_8h_source.html#l00116">llvm::PressureChange::getPSetOrMax()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00118">llvm::PressureChange::getUnitInc()</a>, <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02303">tryGreater()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02286">tryLess()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02552">llvm::GenericScheduler::tryCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="ac83b174a9cb37fb56517e8be0eda21ed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* useDefaultMachineSched </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>A dummy default scheduler factory indicates whether the scheduler is overridden on the command line. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00197">197</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ac447d226fe7e7b220a6616b2c21ce190"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> DefaultSchedRegistry(&quot;default&quot;,&quot;<a class="el" href="classllvm_1_1Use.html">Use</a> the target's default <a class="el" href="MachineScheduler_8cpp.html#a1d934565f08cba6018cb2349232b7bf3">scheduler</a> choice.&quot;, useDefaultMachineSched)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49932eb220bdb66c8f164f4e7163d59e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; EnableCyclicPath(&quot;misched-cyclicpath&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable cyclic critical path analysis.&quot;), cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02465">llvm::GenericScheduler::registerRoots()</a>.</p>

</div>
</div>
<a class="anchor" id="ad3d400fc4e500117eeeecae914d07c83"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; EnableLoadCluster(&quot;misched-cluster&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable load clustering.&quot;), cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02867">createGenericSchedLive()</a>.</p>

</div>
</div>
<a class="anchor" id="ad4aa66841017d1379f7b46fd4f6e024a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; EnableMacroFusion(&quot;misched-fusion&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable scheduling <a class="el" href="GlobalMerge_8cpp.html#ac16d0ba14eb60334c1bfc84c4b00734a">for</a> macro fusion.&quot;), cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02867">createGenericSchedLive()</a>.</p>

</div>
</div>
<a class="anchor" id="ad840f8a48c1b46e2ee7f721ed2df03a5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; EnableRegPressure(&quot;misched-regpressure&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable register pressure scheduling.&quot;), cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02381">llvm::GenericScheduler::initPolicy()</a>.</p>

</div>
</div>
<a class="anchor" id="aca374ccb68df1fbf83505d975c26ef08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">machine <a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00152">152</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="aabcfb3fca9cd56b2bf46292eef232eba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> GenericSchedRegistry(&quot;converge&quot;,&quot;Standard converging scheduler.&quot;, createGenericSchedLive)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a528ddb429bfb6c87f0eb6d07893640e1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> ILPMaxRegistry(&quot;ilpmax&quot;,&quot;Schedule bottom-up <a class="el" href="GlobalMerge_8cpp.html#ac16d0ba14eb60334c1bfc84c4b00734a">for</a> max ILP&quot;, createILPMaxScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef18d242eef950812f8f491246439ad4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> ILPMinRegistry(&quot;ilpmin&quot;,&quot;Schedule bottom-up <a class="el" href="GlobalMerge_8cpp.html#ac16d0ba14eb60334c1bfc84c4b00734a">for</a> min ILP&quot;, createILPMinScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2876d288bd148637a0e8d79ce3f0f3fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> InvalidCycle = ~0U</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01569">1569</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01659">llvm::SchedBoundary::getNextResourceCycle()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01628">llvm::SchedBoundary::init()</a>.</p>

</div>
</div>
<a class="anchor" id="af75da6925072c8c7c9f5d762b149a254"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;MachineSchedRegistry::ScheduleDAGCtor, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="classllvm_1_1RegisterPassParser.html">RegisterPassParser</a>&lt;<a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&gt; &gt; MachineSchedOpt(&quot;misched&quot;, cl::init(&amp;<a class="el" href="MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a>), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Machine instruction <a class="el" href="MachineScheduler_8cpp.html#a1d934565f08cba6018cb2349232b7bf3">scheduler</a> to use&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>MachineSchedOpt allows command line selection of the scheduler. </p>

</div>
</div>
<a class="anchor" id="a20646b5e577c00ae6fc2912a4081f9d5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> MinSubtreeSize = 8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00080">80</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01080">llvm::ScheduleDAGMILive::computeDFSResult()</a>.</p>

</div>
</div>
<a class="anchor" id="a549e985295c118aca3fc7af4a4c67037"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; MISchedCutoff(&quot;misched-cutoff&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Stop scheduling after <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <a class="el" href="SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a>&quot;), cl::init(~0U))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00638">llvm::ScheduleDAGMI::checkSchedLimit()</a>.</p>

</div>
</div>
<a class="anchor" id="ae184cde008c1662dc7396fde53656ec6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; SchedOnlyBlock(&quot;misched-only-block&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this MBB#&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b0c8f9b006854b2c069414b77deeac8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;std::string&gt; SchedOnlyFunc(&quot;misched-only-func&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this <a class="el" href="RegionPrinter_8cpp.html#a0f5fa683b66233cfe2fbf09ae8168ffe">function</a>&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d934565f08cba6018cb2349232b7bf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">machine scheduler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00152">152</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ae4daf9807dcfa53c9c1a0074f3da6ad4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">machine <a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Scheduler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00152">152</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a0919f9fcc340092528e88bd7fde42c61"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> ShufflerRegistry(&quot;shuffle&quot;,&quot;Shuffle machine <a class="el" href="SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> alternating directions&quot;, createInstructionShuffler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f19a4fcf5a639613c954e6da2dfaaf3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; VerifyScheduling(&quot;verify-misched&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Verify machine instrs before and after machine scheduling&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02552">llvm::GenericScheduler::tryCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="add2ddb9eae33f2f515e1c42238c48fb5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; ViewMISchedDAGs(&quot;view-misched-dags&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Pop up a window to show MISched dags after they are processed&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00653">llvm::ScheduleDAGMI::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:51 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
