#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: QA3JPRE
Generated by Fabric Compiler (version 2020.3 build 62942) at Fri Jul  5 02:02:06 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/top.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/top.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/top.v(line number: 1)] Analyzing module top (library work)
W: Verilog-2015: [F:/longxindaima/test3/test/source/top.v(line number: 129)] ad_clk_1 is already declared in this scope
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/top.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/div.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/div.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/div.v(line number: 1)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/div.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/AN9238.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/AN9238.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/AN9238.v(line number: 29)] Analyzing module an9238_sample (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/AN9238.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/SPI_slave_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/SPI_slave_module.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/SPI_slave_module.v(line number: 23)] Analyzing module SPI_slave_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/SPI_slave_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/detect_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/detect_module.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/detect_module.v(line number: 23)] Analyzing module detect_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/detect_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/mux2_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/mux2_module.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/mux2_module.v(line number: 23)] Analyzing module mux2_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/mux2_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/cymometer_direct.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/cymometer_direct.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/cymometer_direct.v(line number: 2)] Analyzing module cymometer_direct (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/cymometer_direct.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/MyFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/MyFIFO.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/MyFIFO.v(line number: 1)] Analyzing module MyFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/MyFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/source/fifo_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/source/fifo_module.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/source/fifo_module.v(line number: 23)] Analyzing module fifo_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/source/fifo_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/ADC_get_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/ADC_get_module.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/ADC_get_module.v(line number: 23)] Analyzing module ADC_get_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/ADC_get_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/divFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/divFIFO.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/divFIFO.v(line number: 1)] Analyzing module divFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/divFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/88rev.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/88rev.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/88rev.v(line number: 1)] Analyzing module rev88 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/88rev.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/FIFORST.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/FIFORST.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/FIFORST.v(line number: 1)] Analyzing module FIFORST (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/FIFORST.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/ad_delay_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/ad_delay_module.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/ad_delay_module.v(line number: 23)] Analyzing module ad_delay_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/ad_delay_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/div2.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/div2.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/div2.v(line number: 1)] Analyzing module div2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/div2.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/transfer_module.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/source/transfer_module.v
I: Verilog-0002: [F:/longxindaima/test3/test/source/transfer_module.v(line number: 23)] Analyzing module transfer_module (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/source/transfer_module.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_DRMFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/ipcore/DRMFIFO/DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/ipcore/DRMFIFO/DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test3/test/ipcore/DRMFIFO/DRMFIFO.v(line number: 18)] Analyzing module DRMFIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/ipcore/DRMFIFO/DRMFIFO.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v
I: Verilog-0002: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 20)] Analyzing module clk_wiz_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v
I: Verilog-0001: Analyzing file F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v
I: Verilog-0002: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DRMFIFO (library work)
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/longxindaima/test3/test} F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v successfully.
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [F:/longxindaima/test3/test/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0003: [F:/longxindaima/test3/test/source/FIFORST.v(line number: 1)] Elaborating module FIFORST
I: Verilog-0003: [F:/longxindaima/test3/test/source/88rev.v(line number: 1)] Elaborating module rev88
I: Verilog-0003: [F:/longxindaima/test3/test/source/ADC_get_module.v(line number: 23)] Elaborating module ADC_get_module
I: Verilog-0003: [F:/longxindaima/test3/test/source/source/fifo_module.v(line number: 23)] Elaborating module fifo_module
I: Verilog-0003: [F:/longxindaima/test3/test/ipcore/DRMFIFO/DRMFIFO.v(line number: 18)] Elaborating module DRMFIFO
I: Verilog-0003: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_v1_5_DRMFIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_DRMFIFO
I: Verilog-0003: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DRMFIFO
W: Verilog-2039: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 616)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 676)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 677)] Case condition never applies
W: Verilog-2038: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 678)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[1] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[2] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[3] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[4] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[5] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[6] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[7] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[9] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[10] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[11] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[12] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[13] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[14] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[15] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[16] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[19] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[20] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[21] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[22] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[23] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[24] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[25] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[27] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[28] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[29] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[30] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[31] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[32] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[33] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[34] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[37] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[38] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[39] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[40] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[41] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[42] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[43] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[44] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[45] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[46] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[47] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[48] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[49] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[50] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[51] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[52] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[53] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[55] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[56] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[57] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[58] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[59] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[60] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[61] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[62] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[63] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[64] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[65] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[66] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[67] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[68] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[69] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[70] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[71] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[73] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[74] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[75] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[76] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[77] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[78] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[79] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[80] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[81] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[82] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[83] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[84] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[85] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[86] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[87] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[88] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[89] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[91] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[92] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[93] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[94] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[95] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[96] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[97] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[98] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[99] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[100] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[101] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[102] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[103] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[104] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[105] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[106] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[107] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[109] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[110] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[111] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[112] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[113] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[114] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[115] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[116] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[117] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[118] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[119] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[120] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[121] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[122] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[123] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[124] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[125] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[127] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[128] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[129] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[130] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[131] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[132] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[133] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[134] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[135] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[136] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[137] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[138] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[139] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[140] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[141] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[142] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 767)] Net DA_bus[143] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[9] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[10] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[11] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[12] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[13] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[14] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[15] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[16] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[27] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[28] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[29] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[30] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[31] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[32] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[33] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[34] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[44] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[45] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[46] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[47] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[48] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[49] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[50] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[51] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[52] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[53] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[62] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[63] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[64] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[65] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[66] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[67] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[68] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[69] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[70] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[71] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[80] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[81] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[82] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[83] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[84] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[85] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[86] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[87] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[88] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[89] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[98] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[99] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[100] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[101] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[102] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[103] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[104] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[105] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[106] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[107] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[116] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[117] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[118] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[119] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[120] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[121] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[122] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[123] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[124] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[125] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[134] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[135] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[136] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[137] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[138] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[139] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[140] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[141] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[142] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_sdpram_v1_5_DRMFIFO.v(line number: 768)] Net DB_bus[143] in module ipml_sdpram_v1_5_DRMFIFO does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/DRMFIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/DRMFIFO/DRMFIFO.v(line number: 112)] Net wr_byte_en in module DRMFIFO does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/DRMFIFO/DRMFIFO.v(line number: 120)] Net rd_oce in module DRMFIFO does not have a driver, tie it to 0
W: Verilog-2019: [F:/longxindaima/test3/test/source/source/fifo_module.v(line number: 50)] Width mismatch between port almost_full and signal bound to it for instantiated module DRMFIFO
W: Verilog-2019: [F:/longxindaima/test3/test/source/source/fifo_module.v(line number: 50)] Width mismatch between port almost_empty and signal bound to it for instantiated module DRMFIFO
I: Verilog-0003: [F:/longxindaima/test3/test/source/mux2_module.v(line number: 23)] Elaborating module mux2_module
W: Verilog-2021: [F:/longxindaima/test3/test/source/mux2_module.v(line number: 33)] Net sel in module mux2_module does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test3/test/source/transfer_module.v(line number: 23)] Elaborating module transfer_module
I: Verilog-0003: [F:/longxindaima/test3/test/source/ad_delay_module.v(line number: 23)] Elaborating module ad_delay_module
W: Verilog-2021: [F:/longxindaima/test3/test/source/ad_delay_module.v(line number: 32)] Net add_cnt1 in module ad_delay_module does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/ad_delay_module.v(line number: 32)] Net end_cnt1 in module ad_delay_module does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/ad_delay_module.v(line number: 59)] Net cnt in module ad_delay_module does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test3/test/source/div2.v(line number: 1)] Elaborating module div2
I: Verilog-0003: [F:/longxindaima/test3/test/source/div.v(line number: 1)] Elaborating module div
I: Verilog-0003: [F:/longxindaima/test3/test/source/divFIFO.v(line number: 1)] Elaborating module divFIFO
I: Verilog-0003: [F:/longxindaima/test3/test/source/cymometer_direct.v(line number: 2)] Elaborating module cymometer_direct
W: Verilog-2019: [F:/longxindaima/test3/test/source/top.v(line number: 163)] Width mismatch between port fre and signal bound to it for instantiated module cymometer_direct
I: Verilog-0003: [F:/longxindaima/test3/test/source/AN9238.v(line number: 29)] Elaborating module an9238_sample
W: Verilog-2019: [F:/longxindaima/test3/test/source/top.v(line number: 171)] Width mismatch between port adc_data and signal bound to it for instantiated module an9238_sample
W: Verilog-2019: [F:/longxindaima/test3/test/source/top.v(line number: 171)] Width mismatch between port adc_buf_addr and signal bound to it for instantiated module an9238_sample
W: Verilog-2019: [F:/longxindaima/test3/test/source/top.v(line number: 171)] Width mismatch between port adc_buf_data and signal bound to it for instantiated module an9238_sample
I: Verilog-0003: [F:/longxindaima/test3/test/source/SPI_slave_module.v(line number: 23)] Elaborating module SPI_slave_module
W: Verilog-2019: [F:/longxindaima/test3/test/source/top.v(line number: 192)] Width mismatch between port data_out and signal bound to it for instantiated module SPI_slave_module
I: Verilog-0003: [F:/longxindaima/test3/test/source/detect_module.v(line number: 23)] Elaborating module detect_module
W: Verilog-2021: [F:/longxindaima/test3/test/source/detect_module.v(line number: 33)] Net spi_sck_r0 in module detect_module does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/detect_module.v(line number: 33)] Net spi_sck_r1 in module detect_module does not have a driver, tie it to 0
I: Verilog-0003: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 20)] Elaborating module clk_wiz_1
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 126)] Net clkfb in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 129)] Net pfden in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 130)] Net clkout0_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 131)] Net clkout0_2pad_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 132)] Net clkout1_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 133)] Net clkout2_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 134)] Net clkout3_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 135)] Net clkout4_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 136)] Net clkout5_gate in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 137)] Net dyn_idiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 138)] Net dyn_odiv0 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 139)] Net dyn_odiv1 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 140)] Net dyn_odiv2 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 141)] Net dyn_odiv3 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 142)] Net dyn_odiv4 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 143)] Net dyn_fdiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 144)] Net dyn_duty0 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 145)] Net dyn_duty1 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 146)] Net dyn_duty2 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 147)] Net dyn_duty3 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 148)] Net dyn_duty4 in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 149)] Net dyn_phase0[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 150)] Net dyn_phase1[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 151)] Net dyn_phase2[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 152)] Net dyn_phase3[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[0] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[1] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[2] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[3] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[4] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[5] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[6] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[7] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[8] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[9] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[10] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[11] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 153)] Net dyn_phase4[12] in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 157)] Net icp_base in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 158)] Net icp_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 159)] Net lpfres_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 160)] Net cripple_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 161)] Net phase_sel in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 162)] Net phase_dir in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 163)] Net phase_step_n in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 164)] Net load_phase in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/ipcore/clk_wiz_1/clk_wiz_1.v(line number: 165)] Net dyn_mdiv in module clk_wiz_1 does not have a driver, tie it to 0
W: Verilog-2024: [F:/longxindaima/test3/test/source/top.v(line number: 1)] Give an initial value for the no drive output pin adc_data_reve in graph of sdm module top
W: Verilog-2024: [F:/longxindaima/test3/test/source/top.v(line number: 1)] Give an initial value for the no drive output pin LEDTEST in graph of sdm module top
W: Verilog-2024: [F:/longxindaima/test3/test/source/top.v(line number: 1)] Give an initial value for the no drive output pin uart_tx in graph of sdm module top
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 27)] Net adc2_buf_wr in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 28)] Net adc2_buf_addr in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 29)] Net adc2_buf_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 36)] Net tx_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 37)] Net tx_str in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 38)] Net tx_data_valid in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 39)] Net tx_data_ready in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 40)] Net tx_cnt in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 41)] Net rx_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 42)] Net rx_data_valid in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 43)] Net rx_data_ready in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 44)] Net wait_cnt in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 45)] Net state in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 160)] Net data_fx_reg in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 161)] Net flag in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 191)] Net outdata in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/longxindaima/test3/test/source/top.v(line number: 174)] Net adc_data in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
Start rtl-prep.
Executing : rtl-prep successfully.
Start rtl-infer.
I: Removed inst rstFlag that is redundant to fifo_rd_rst.
Executing : rtl-infer successfully.
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
Start FSM inference.
I: FSM state[2:0]_fsm[2:0] inferred.
Executing : FSM inference successfully.
Start sdm2adm.
I: Constant propagation done on N7_15 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N94_12 (bmsREDXOR).
I: Constant propagation done on N126 (bmsREDXOR).
I: Constant propagation done on N176 (bmsREDXOR).
I: Constant propagation done on N136 (bmsREDXOR).
I: Constant propagation done on N39 (bmsREDXOR).
I: Constant propagation done on N146 (bmsREDXOR).
I: Constant propagation done on N69 (bmsREDXOR).
I: Constant propagation done on N49 (bmsREDXOR).
Executing : sdm2adm successfully.
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.563 sec
Current time: Fri Jul  5 02:02:07 2024
Action compile: Peak memory pool usage is 85,639,168 bytes
