<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="MPU_CESR" description="Control/Error Status Register">
    <alias type="id" value="CESR"/>
    <alias type="CMSIS" value="CESR"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0x1" description="Valid">
      <alias type="CMSIS" value="SYSMPU_CESR_VLD(x)"/>
      <bit_field_value name="MPU_CESR_VLD_0b0" value="0b0" description="MPU is disabled. All accesses from all bus masters are allowed."/>
      <bit_field_value name="MPU_CESR_VLD_0b1" value="0b1" description="MPU is enabled"/>
    </bit_field>
    <reserved_bit_field offset="1" width="7" reset_value="0"/>
    <bit_field offset="8" width="4" name="NRGD" access="RO" reset_value="0x1" description="Number Of Region Descriptors">
      <alias type="CMSIS" value="SYSMPU_CESR_NRGD(x)"/>
      <bit_field_value name="MPU_CESR_NRGD_0b0000" value="0b0000" description="8 region descriptors"/>
      <bit_field_value name="MPU_CESR_NRGD_0b0001" value="0b0001" description="12 region descriptors"/>
      <bit_field_value name="MPU_CESR_NRGD_0b0010" value="0b0010" description="16 region descriptors"/>
    </bit_field>
    <bit_field offset="12" width="4" name="NSP" access="RO" reset_value="0x5" description="Number Of Slave Ports">
      <alias type="CMSIS" value="SYSMPU_CESR_NSP(x)"/>
    </bit_field>
    <bit_field offset="16" width="4" name="HRL" access="RO" reset_value="0x1" description="Hardware Revision Level">
      <alias type="CMSIS" value="SYSMPU_CESR_HRL(x)"/>
    </bit_field>
    <reserved_bit_field offset="20" width="3" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0x1"/>
    <reserved_bit_field offset="24" width="3" reset_value="0"/>
    <bit_field offset="27" width="5" name="SPERR" access="W1C" reset_value="0" description="Slave Port n Error">
      <alias type="CMSIS" value="SYSMPU_CESR_SPERR(x)"/>
      <bit_field_value name="MPU_CESR_SPERR_0b00000" value="0b00000" description="No error has occurred for slave port n."/>
      <bit_field_value name="MPU_CESR_SPERR_0b00001" value="0b00001" description="An error has occurred for slave port n."/>
    </bit_field>
  </register>
  <register offset="0x10" width="32" name="MPU_EAR0" description="Error Address Register, slave port n">
    <alias type="id" value="EAR0"/>
    <alias type="CMSIS" value="SP[0].EAR"/>
    <bit_field offset="0" width="32" name="EADDR" access="RO" reset_value="0" description="Error Address">
      <alias type="CMSIS" value="SYSMPU_EAR_EADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x14" width="32" name="MPU_EDR0" description="Error Detail Register, slave port n">
    <alias type="id" value="EDR0"/>
    <alias type="CMSIS" value="SP[0].EDR"/>
    <bit_field offset="0" width="1" name="ERW" access="RO" reset_value="0" description="Error Read/Write">
      <alias type="CMSIS" value="SYSMPU_EDR_ERW(x)"/>
      <bit_field_value name="SP_ERW_0b0" value="0b0" description="Read"/>
      <bit_field_value name="SP_ERW_0b1" value="0b1" description="Write"/>
    </bit_field>
    <bit_field offset="1" width="3" name="EATTR" access="RO" reset_value="0" description="Error Attributes">
      <alias type="CMSIS" value="SYSMPU_EDR_EATTR(x)"/>
      <bit_field_value name="SP_EATTR_0b000" value="0b000" description="User mode, instruction access"/>
      <bit_field_value name="SP_EATTR_0b001" value="0b001" description="User mode, data access"/>
      <bit_field_value name="SP_EATTR_0b010" value="0b010" description="Supervisor mode, instruction access"/>
      <bit_field_value name="SP_EATTR_0b011" value="0b011" description="Supervisor mode, data access"/>
    </bit_field>
    <bit_field offset="4" width="4" name="EMN" access="RO" reset_value="0" description="Error Master Number">
      <alias type="CMSIS" value="SYSMPU_EDR_EMN(x)"/>
    </bit_field>
    <bit_field offset="8" width="8" name="EPID" access="RO" reset_value="0" description="Error Process Identification">
      <alias type="CMSIS" value="SYSMPU_EDR_EPID(x)"/>
    </bit_field>
    <bit_field offset="16" width="16" name="EACD" access="RO" reset_value="0" description="Error Access Control Detail">
      <alias type="CMSIS" value="SYSMPU_EDR_EACD(x)"/>
    </bit_field>
  </register>
  <register offset="0x18" width="32" name="MPU_EAR1" description="Error Address Register, slave port n">
    <alias type="id" value="EAR1"/>
    <alias type="CMSIS" value="SP[1].EAR"/>
    <bit_field offset="0" width="32" name="EADDR" access="RO" reset_value="0" description="Error Address">
      <alias type="CMSIS" value="SYSMPU_EAR_EADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1C" width="32" name="MPU_EDR1" description="Error Detail Register, slave port n">
    <alias type="id" value="EDR1"/>
    <alias type="CMSIS" value="SP[1].EDR"/>
    <bit_field offset="0" width="1" name="ERW" access="RO" reset_value="0" description="Error Read/Write">
      <alias type="CMSIS" value="SYSMPU_EDR_ERW(x)"/>
      <bit_field_value name="SP_ERW_0b0" value="0b0" description="Read"/>
      <bit_field_value name="SP_ERW_0b1" value="0b1" description="Write"/>
    </bit_field>
    <bit_field offset="1" width="3" name="EATTR" access="RO" reset_value="0" description="Error Attributes">
      <alias type="CMSIS" value="SYSMPU_EDR_EATTR(x)"/>
      <bit_field_value name="SP_EATTR_0b000" value="0b000" description="User mode, instruction access"/>
      <bit_field_value name="SP_EATTR_0b001" value="0b001" description="User mode, data access"/>
      <bit_field_value name="SP_EATTR_0b010" value="0b010" description="Supervisor mode, instruction access"/>
      <bit_field_value name="SP_EATTR_0b011" value="0b011" description="Supervisor mode, data access"/>
    </bit_field>
    <bit_field offset="4" width="4" name="EMN" access="RO" reset_value="0" description="Error Master Number">
      <alias type="CMSIS" value="SYSMPU_EDR_EMN(x)"/>
    </bit_field>
    <bit_field offset="8" width="8" name="EPID" access="RO" reset_value="0" description="Error Process Identification">
      <alias type="CMSIS" value="SYSMPU_EDR_EPID(x)"/>
    </bit_field>
    <bit_field offset="16" width="16" name="EACD" access="RO" reset_value="0" description="Error Access Control Detail">
      <alias type="CMSIS" value="SYSMPU_EDR_EACD(x)"/>
    </bit_field>
  </register>
  <register offset="0x20" width="32" name="MPU_EAR2" description="Error Address Register, slave port n">
    <alias type="id" value="EAR2"/>
    <alias type="CMSIS" value="SP[2].EAR"/>
    <bit_field offset="0" width="32" name="EADDR" access="RO" reset_value="0" description="Error Address">
      <alias type="CMSIS" value="SYSMPU_EAR_EADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x24" width="32" name="MPU_EDR2" description="Error Detail Register, slave port n">
    <alias type="id" value="EDR2"/>
    <alias type="CMSIS" value="SP[2].EDR"/>
    <bit_field offset="0" width="1" name="ERW" access="RO" reset_value="0" description="Error Read/Write">
      <alias type="CMSIS" value="SYSMPU_EDR_ERW(x)"/>
      <bit_field_value name="SP_ERW_0b0" value="0b0" description="Read"/>
      <bit_field_value name="SP_ERW_0b1" value="0b1" description="Write"/>
    </bit_field>
    <bit_field offset="1" width="3" name="EATTR" access="RO" reset_value="0" description="Error Attributes">
      <alias type="CMSIS" value="SYSMPU_EDR_EATTR(x)"/>
      <bit_field_value name="SP_EATTR_0b000" value="0b000" description="User mode, instruction access"/>
      <bit_field_value name="SP_EATTR_0b001" value="0b001" description="User mode, data access"/>
      <bit_field_value name="SP_EATTR_0b010" value="0b010" description="Supervisor mode, instruction access"/>
      <bit_field_value name="SP_EATTR_0b011" value="0b011" description="Supervisor mode, data access"/>
    </bit_field>
    <bit_field offset="4" width="4" name="EMN" access="RO" reset_value="0" description="Error Master Number">
      <alias type="CMSIS" value="SYSMPU_EDR_EMN(x)"/>
    </bit_field>
    <bit_field offset="8" width="8" name="EPID" access="RO" reset_value="0" description="Error Process Identification">
      <alias type="CMSIS" value="SYSMPU_EDR_EPID(x)"/>
    </bit_field>
    <bit_field offset="16" width="16" name="EACD" access="RO" reset_value="0" description="Error Access Control Detail">
      <alias type="CMSIS" value="SYSMPU_EDR_EACD(x)"/>
    </bit_field>
  </register>
  <register offset="0x28" width="32" name="MPU_EAR3" description="Error Address Register, slave port n">
    <alias type="id" value="EAR3"/>
    <alias type="CMSIS" value="SP[3].EAR"/>
    <bit_field offset="0" width="32" name="EADDR" access="RO" reset_value="0" description="Error Address">
      <alias type="CMSIS" value="SYSMPU_EAR_EADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x2C" width="32" name="MPU_EDR3" description="Error Detail Register, slave port n">
    <alias type="id" value="EDR3"/>
    <alias type="CMSIS" value="SP[3].EDR"/>
    <bit_field offset="0" width="1" name="ERW" access="RO" reset_value="0" description="Error Read/Write">
      <alias type="CMSIS" value="SYSMPU_EDR_ERW(x)"/>
      <bit_field_value name="SP_ERW_0b0" value="0b0" description="Read"/>
      <bit_field_value name="SP_ERW_0b1" value="0b1" description="Write"/>
    </bit_field>
    <bit_field offset="1" width="3" name="EATTR" access="RO" reset_value="0" description="Error Attributes">
      <alias type="CMSIS" value="SYSMPU_EDR_EATTR(x)"/>
      <bit_field_value name="SP_EATTR_0b000" value="0b000" description="User mode, instruction access"/>
      <bit_field_value name="SP_EATTR_0b001" value="0b001" description="User mode, data access"/>
      <bit_field_value name="SP_EATTR_0b010" value="0b010" description="Supervisor mode, instruction access"/>
      <bit_field_value name="SP_EATTR_0b011" value="0b011" description="Supervisor mode, data access"/>
    </bit_field>
    <bit_field offset="4" width="4" name="EMN" access="RO" reset_value="0" description="Error Master Number">
      <alias type="CMSIS" value="SYSMPU_EDR_EMN(x)"/>
    </bit_field>
    <bit_field offset="8" width="8" name="EPID" access="RO" reset_value="0" description="Error Process Identification">
      <alias type="CMSIS" value="SYSMPU_EDR_EPID(x)"/>
    </bit_field>
    <bit_field offset="16" width="16" name="EACD" access="RO" reset_value="0" description="Error Access Control Detail">
      <alias type="CMSIS" value="SYSMPU_EDR_EACD(x)"/>
    </bit_field>
  </register>
  <register offset="0x30" width="32" name="MPU_EAR4" description="Error Address Register, slave port n">
    <alias type="id" value="EAR4"/>
    <alias type="CMSIS" value="SP[4].EAR"/>
    <bit_field offset="0" width="32" name="EADDR" access="RO" reset_value="0" description="Error Address">
      <alias type="CMSIS" value="SYSMPU_EAR_EADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x34" width="32" name="MPU_EDR4" description="Error Detail Register, slave port n">
    <alias type="id" value="EDR4"/>
    <alias type="CMSIS" value="SP[4].EDR"/>
    <bit_field offset="0" width="1" name="ERW" access="RO" reset_value="0" description="Error Read/Write">
      <alias type="CMSIS" value="SYSMPU_EDR_ERW(x)"/>
      <bit_field_value name="SP_ERW_0b0" value="0b0" description="Read"/>
      <bit_field_value name="SP_ERW_0b1" value="0b1" description="Write"/>
    </bit_field>
    <bit_field offset="1" width="3" name="EATTR" access="RO" reset_value="0" description="Error Attributes">
      <alias type="CMSIS" value="SYSMPU_EDR_EATTR(x)"/>
      <bit_field_value name="SP_EATTR_0b000" value="0b000" description="User mode, instruction access"/>
      <bit_field_value name="SP_EATTR_0b001" value="0b001" description="User mode, data access"/>
      <bit_field_value name="SP_EATTR_0b010" value="0b010" description="Supervisor mode, instruction access"/>
      <bit_field_value name="SP_EATTR_0b011" value="0b011" description="Supervisor mode, data access"/>
    </bit_field>
    <bit_field offset="4" width="4" name="EMN" access="RO" reset_value="0" description="Error Master Number">
      <alias type="CMSIS" value="SYSMPU_EDR_EMN(x)"/>
    </bit_field>
    <bit_field offset="8" width="8" name="EPID" access="RO" reset_value="0" description="Error Process Identification">
      <alias type="CMSIS" value="SYSMPU_EDR_EPID(x)"/>
    </bit_field>
    <bit_field offset="16" width="16" name="EACD" access="RO" reset_value="0" description="Error Access Control Detail">
      <alias type="CMSIS" value="SYSMPU_EDR_EACD(x)"/>
    </bit_field>
  </register>
  <register offset="0x400" width="32" name="MPU_RGD0_WORD0" description="Region Descriptor n, Word 0">
    <alias type="id" value="RGD0_WORD0"/>
    <alias type="CMSIS" value="WORD[0][0]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0"/>
    <bit_field offset="5" width="27" name="SRTADDR" access="RW" reset_value="0" description="Start Address">
      <alias type="CMSIS" value="SYSMPU_WORD_SRTADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x404" width="32" name="MPU_RGD0_WORD1" description="Region Descriptor n, Word 1">
    <alias type="id" value="RGD0_WORD1"/>
    <alias type="CMSIS" value="WORD[0][1]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0x1F"/>
    <bit_field offset="5" width="27" name="ENDADDR" access="RW" reset_value="0x7FFFFFF" description="End Address">
      <alias type="CMSIS" value="SYSMPU_WORD_ENDADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x408" width="32" name="MPU_RGD0_WORD2" description="Region Descriptor n, Word 2">
    <alias type="id" value="RGD0_WORD2"/>
    <alias type="CMSIS" value="WORD[0][2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0x7" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0x3" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0x7" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0x3" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0x7" description="Bus Master 2 User Mode Access control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0x3" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3UM(x)"/>
      <bit_field_value name="RGD_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGD_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0x3" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3SM(x)"/>
      <bit_field_value name="RGD_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGD_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGD_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGD_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M3PE(x)"/>
      <bit_field_value name="RGD_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGD_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4WE(x)"/>
      <bit_field_value name="RGD_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4RE(x)"/>
      <bit_field_value name="RGD_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5WE(x)"/>
      <bit_field_value name="RGD_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5RE(x)"/>
      <bit_field_value name="RGD_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6WE(x)"/>
      <bit_field_value name="RGD_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6RE(x)"/>
      <bit_field_value name="RGD_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7WE(x)"/>
      <bit_field_value name="RGD_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7RE(x)"/>
      <bit_field_value name="RGD_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x40C" width="32" name="MPU_RGD0_WORD3" description="Region Descriptor n, Word 3">
    <alias type="id" value="RGD0_WORD3"/>
    <alias type="CMSIS" value="WORD[0][3]"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0x1" description="Valid">
      <alias type="CMSIS" value="SYSMPU_WORD_VLD(x)"/>
      <bit_field_value name="RGD_VLD_0b0" value="0b0" description="Region descriptor is invalid"/>
      <bit_field_value name="RGD_VLD_0b1" value="0b1" description="Region descriptor is valid"/>
    </bit_field>
    <reserved_bit_field offset="1" width="15" reset_value="0"/>
    <bit_field offset="16" width="8" name="PIDMASK" access="RW" reset_value="0" description="Process Identifier Mask">
      <alias type="CMSIS" value="SYSMPU_WORD_PIDMASK(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PID" access="RW" reset_value="0" description="Process Identifier">
      <alias type="CMSIS" value="SYSMPU_WORD_PID(x)"/>
    </bit_field>
  </register>
  <register offset="0x410" width="32" name="MPU_RGD1_WORD0" description="Region Descriptor n, Word 0">
    <alias type="id" value="RGD1_WORD0"/>
    <alias type="CMSIS" value="WORD[1][0]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0"/>
    <bit_field offset="5" width="27" name="SRTADDR" access="RW" reset_value="0" description="Start Address">
      <alias type="CMSIS" value="SYSMPU_WORD_SRTADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x414" width="32" name="MPU_RGD1_WORD1" description="Region Descriptor n, Word 1">
    <alias type="id" value="RGD1_WORD1"/>
    <alias type="CMSIS" value="WORD[1][1]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0x1F"/>
    <bit_field offset="5" width="27" name="ENDADDR" access="RW" reset_value="0" description="End Address">
      <alias type="CMSIS" value="SYSMPU_WORD_ENDADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x418" width="32" name="MPU_RGD1_WORD2" description="Region Descriptor n, Word 2">
    <alias type="id" value="RGD1_WORD2"/>
    <alias type="CMSIS" value="WORD[1][2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3UM(x)"/>
      <bit_field_value name="RGD_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGD_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3SM(x)"/>
      <bit_field_value name="RGD_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGD_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGD_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGD_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M3PE(x)"/>
      <bit_field_value name="RGD_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGD_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4WE(x)"/>
      <bit_field_value name="RGD_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4RE(x)"/>
      <bit_field_value name="RGD_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5WE(x)"/>
      <bit_field_value name="RGD_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5RE(x)"/>
      <bit_field_value name="RGD_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6WE(x)"/>
      <bit_field_value name="RGD_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6RE(x)"/>
      <bit_field_value name="RGD_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7WE(x)"/>
      <bit_field_value name="RGD_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7RE(x)"/>
      <bit_field_value name="RGD_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x41C" width="32" name="MPU_RGD1_WORD3" description="Region Descriptor n, Word 3">
    <alias type="id" value="RGD1_WORD3"/>
    <alias type="CMSIS" value="WORD[1][3]"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0" description="Valid">
      <alias type="CMSIS" value="SYSMPU_WORD_VLD(x)"/>
      <bit_field_value name="RGD_VLD_0b0" value="0b0" description="Region descriptor is invalid"/>
      <bit_field_value name="RGD_VLD_0b1" value="0b1" description="Region descriptor is valid"/>
    </bit_field>
    <reserved_bit_field offset="1" width="15" reset_value="0"/>
    <bit_field offset="16" width="8" name="PIDMASK" access="RW" reset_value="0" description="Process Identifier Mask">
      <alias type="CMSIS" value="SYSMPU_WORD_PIDMASK(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PID" access="RW" reset_value="0" description="Process Identifier">
      <alias type="CMSIS" value="SYSMPU_WORD_PID(x)"/>
    </bit_field>
  </register>
  <register offset="0x420" width="32" name="MPU_RGD2_WORD0" description="Region Descriptor n, Word 0">
    <alias type="id" value="RGD2_WORD0"/>
    <alias type="CMSIS" value="WORD[2][0]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0"/>
    <bit_field offset="5" width="27" name="SRTADDR" access="RW" reset_value="0" description="Start Address">
      <alias type="CMSIS" value="SYSMPU_WORD_SRTADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x424" width="32" name="MPU_RGD2_WORD1" description="Region Descriptor n, Word 1">
    <alias type="id" value="RGD2_WORD1"/>
    <alias type="CMSIS" value="WORD[2][1]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0x1F"/>
    <bit_field offset="5" width="27" name="ENDADDR" access="RW" reset_value="0" description="End Address">
      <alias type="CMSIS" value="SYSMPU_WORD_ENDADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x428" width="32" name="MPU_RGD2_WORD2" description="Region Descriptor n, Word 2">
    <alias type="id" value="RGD2_WORD2"/>
    <alias type="CMSIS" value="WORD[2][2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3UM(x)"/>
      <bit_field_value name="RGD_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGD_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3SM(x)"/>
      <bit_field_value name="RGD_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGD_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGD_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGD_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M3PE(x)"/>
      <bit_field_value name="RGD_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGD_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4WE(x)"/>
      <bit_field_value name="RGD_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4RE(x)"/>
      <bit_field_value name="RGD_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5WE(x)"/>
      <bit_field_value name="RGD_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5RE(x)"/>
      <bit_field_value name="RGD_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6WE(x)"/>
      <bit_field_value name="RGD_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6RE(x)"/>
      <bit_field_value name="RGD_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7WE(x)"/>
      <bit_field_value name="RGD_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7RE(x)"/>
      <bit_field_value name="RGD_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x42C" width="32" name="MPU_RGD2_WORD3" description="Region Descriptor n, Word 3">
    <alias type="id" value="RGD2_WORD3"/>
    <alias type="CMSIS" value="WORD[2][3]"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0" description="Valid">
      <alias type="CMSIS" value="SYSMPU_WORD_VLD(x)"/>
      <bit_field_value name="RGD_VLD_0b0" value="0b0" description="Region descriptor is invalid"/>
      <bit_field_value name="RGD_VLD_0b1" value="0b1" description="Region descriptor is valid"/>
    </bit_field>
    <reserved_bit_field offset="1" width="15" reset_value="0"/>
    <bit_field offset="16" width="8" name="PIDMASK" access="RW" reset_value="0" description="Process Identifier Mask">
      <alias type="CMSIS" value="SYSMPU_WORD_PIDMASK(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PID" access="RW" reset_value="0" description="Process Identifier">
      <alias type="CMSIS" value="SYSMPU_WORD_PID(x)"/>
    </bit_field>
  </register>
  <register offset="0x430" width="32" name="MPU_RGD3_WORD0" description="Region Descriptor n, Word 0">
    <alias type="id" value="RGD3_WORD0"/>
    <alias type="CMSIS" value="WORD[3][0]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0"/>
    <bit_field offset="5" width="27" name="SRTADDR" access="RW" reset_value="0" description="Start Address">
      <alias type="CMSIS" value="SYSMPU_WORD_SRTADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x434" width="32" name="MPU_RGD3_WORD1" description="Region Descriptor n, Word 1">
    <alias type="id" value="RGD3_WORD1"/>
    <alias type="CMSIS" value="WORD[3][1]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0x1F"/>
    <bit_field offset="5" width="27" name="ENDADDR" access="RW" reset_value="0" description="End Address">
      <alias type="CMSIS" value="SYSMPU_WORD_ENDADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x438" width="32" name="MPU_RGD3_WORD2" description="Region Descriptor n, Word 2">
    <alias type="id" value="RGD3_WORD2"/>
    <alias type="CMSIS" value="WORD[3][2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3UM(x)"/>
      <bit_field_value name="RGD_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGD_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3SM(x)"/>
      <bit_field_value name="RGD_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGD_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGD_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGD_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M3PE(x)"/>
      <bit_field_value name="RGD_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGD_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4WE(x)"/>
      <bit_field_value name="RGD_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4RE(x)"/>
      <bit_field_value name="RGD_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5WE(x)"/>
      <bit_field_value name="RGD_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5RE(x)"/>
      <bit_field_value name="RGD_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6WE(x)"/>
      <bit_field_value name="RGD_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6RE(x)"/>
      <bit_field_value name="RGD_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7WE(x)"/>
      <bit_field_value name="RGD_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7RE(x)"/>
      <bit_field_value name="RGD_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x43C" width="32" name="MPU_RGD3_WORD3" description="Region Descriptor n, Word 3">
    <alias type="id" value="RGD3_WORD3"/>
    <alias type="CMSIS" value="WORD[3][3]"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0" description="Valid">
      <alias type="CMSIS" value="SYSMPU_WORD_VLD(x)"/>
      <bit_field_value name="RGD_VLD_0b0" value="0b0" description="Region descriptor is invalid"/>
      <bit_field_value name="RGD_VLD_0b1" value="0b1" description="Region descriptor is valid"/>
    </bit_field>
    <reserved_bit_field offset="1" width="15" reset_value="0"/>
    <bit_field offset="16" width="8" name="PIDMASK" access="RW" reset_value="0" description="Process Identifier Mask">
      <alias type="CMSIS" value="SYSMPU_WORD_PIDMASK(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PID" access="RW" reset_value="0" description="Process Identifier">
      <alias type="CMSIS" value="SYSMPU_WORD_PID(x)"/>
    </bit_field>
  </register>
  <register offset="0x440" width="32" name="MPU_RGD4_WORD0" description="Region Descriptor n, Word 0">
    <alias type="id" value="RGD4_WORD0"/>
    <alias type="CMSIS" value="WORD[4][0]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0"/>
    <bit_field offset="5" width="27" name="SRTADDR" access="RW" reset_value="0" description="Start Address">
      <alias type="CMSIS" value="SYSMPU_WORD_SRTADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x444" width="32" name="MPU_RGD4_WORD1" description="Region Descriptor n, Word 1">
    <alias type="id" value="RGD4_WORD1"/>
    <alias type="CMSIS" value="WORD[4][1]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0x1F"/>
    <bit_field offset="5" width="27" name="ENDADDR" access="RW" reset_value="0" description="End Address">
      <alias type="CMSIS" value="SYSMPU_WORD_ENDADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x448" width="32" name="MPU_RGD4_WORD2" description="Region Descriptor n, Word 2">
    <alias type="id" value="RGD4_WORD2"/>
    <alias type="CMSIS" value="WORD[4][2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3UM(x)"/>
      <bit_field_value name="RGD_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGD_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3SM(x)"/>
      <bit_field_value name="RGD_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGD_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGD_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGD_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M3PE(x)"/>
      <bit_field_value name="RGD_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGD_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4WE(x)"/>
      <bit_field_value name="RGD_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4RE(x)"/>
      <bit_field_value name="RGD_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5WE(x)"/>
      <bit_field_value name="RGD_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5RE(x)"/>
      <bit_field_value name="RGD_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6WE(x)"/>
      <bit_field_value name="RGD_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6RE(x)"/>
      <bit_field_value name="RGD_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7WE(x)"/>
      <bit_field_value name="RGD_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7RE(x)"/>
      <bit_field_value name="RGD_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x44C" width="32" name="MPU_RGD4_WORD3" description="Region Descriptor n, Word 3">
    <alias type="id" value="RGD4_WORD3"/>
    <alias type="CMSIS" value="WORD[4][3]"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0" description="Valid">
      <alias type="CMSIS" value="SYSMPU_WORD_VLD(x)"/>
      <bit_field_value name="RGD_VLD_0b0" value="0b0" description="Region descriptor is invalid"/>
      <bit_field_value name="RGD_VLD_0b1" value="0b1" description="Region descriptor is valid"/>
    </bit_field>
    <reserved_bit_field offset="1" width="15" reset_value="0"/>
    <bit_field offset="16" width="8" name="PIDMASK" access="RW" reset_value="0" description="Process Identifier Mask">
      <alias type="CMSIS" value="SYSMPU_WORD_PIDMASK(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PID" access="RW" reset_value="0" description="Process Identifier">
      <alias type="CMSIS" value="SYSMPU_WORD_PID(x)"/>
    </bit_field>
  </register>
  <register offset="0x450" width="32" name="MPU_RGD5_WORD0" description="Region Descriptor n, Word 0">
    <alias type="id" value="RGD5_WORD0"/>
    <alias type="CMSIS" value="WORD[5][0]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0"/>
    <bit_field offset="5" width="27" name="SRTADDR" access="RW" reset_value="0" description="Start Address">
      <alias type="CMSIS" value="SYSMPU_WORD_SRTADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x454" width="32" name="MPU_RGD5_WORD1" description="Region Descriptor n, Word 1">
    <alias type="id" value="RGD5_WORD1"/>
    <alias type="CMSIS" value="WORD[5][1]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0x1F"/>
    <bit_field offset="5" width="27" name="ENDADDR" access="RW" reset_value="0" description="End Address">
      <alias type="CMSIS" value="SYSMPU_WORD_ENDADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x458" width="32" name="MPU_RGD5_WORD2" description="Region Descriptor n, Word 2">
    <alias type="id" value="RGD5_WORD2"/>
    <alias type="CMSIS" value="WORD[5][2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3UM(x)"/>
      <bit_field_value name="RGD_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGD_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3SM(x)"/>
      <bit_field_value name="RGD_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGD_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGD_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGD_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M3PE(x)"/>
      <bit_field_value name="RGD_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGD_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4WE(x)"/>
      <bit_field_value name="RGD_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4RE(x)"/>
      <bit_field_value name="RGD_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5WE(x)"/>
      <bit_field_value name="RGD_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5RE(x)"/>
      <bit_field_value name="RGD_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6WE(x)"/>
      <bit_field_value name="RGD_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6RE(x)"/>
      <bit_field_value name="RGD_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7WE(x)"/>
      <bit_field_value name="RGD_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7RE(x)"/>
      <bit_field_value name="RGD_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x45C" width="32" name="MPU_RGD5_WORD3" description="Region Descriptor n, Word 3">
    <alias type="id" value="RGD5_WORD3"/>
    <alias type="CMSIS" value="WORD[5][3]"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0" description="Valid">
      <alias type="CMSIS" value="SYSMPU_WORD_VLD(x)"/>
      <bit_field_value name="RGD_VLD_0b0" value="0b0" description="Region descriptor is invalid"/>
      <bit_field_value name="RGD_VLD_0b1" value="0b1" description="Region descriptor is valid"/>
    </bit_field>
    <reserved_bit_field offset="1" width="15" reset_value="0"/>
    <bit_field offset="16" width="8" name="PIDMASK" access="RW" reset_value="0" description="Process Identifier Mask">
      <alias type="CMSIS" value="SYSMPU_WORD_PIDMASK(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PID" access="RW" reset_value="0" description="Process Identifier">
      <alias type="CMSIS" value="SYSMPU_WORD_PID(x)"/>
    </bit_field>
  </register>
  <register offset="0x460" width="32" name="MPU_RGD6_WORD0" description="Region Descriptor n, Word 0">
    <alias type="id" value="RGD6_WORD0"/>
    <alias type="CMSIS" value="WORD[6][0]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0"/>
    <bit_field offset="5" width="27" name="SRTADDR" access="RW" reset_value="0" description="Start Address">
      <alias type="CMSIS" value="SYSMPU_WORD_SRTADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x464" width="32" name="MPU_RGD6_WORD1" description="Region Descriptor n, Word 1">
    <alias type="id" value="RGD6_WORD1"/>
    <alias type="CMSIS" value="WORD[6][1]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0x1F"/>
    <bit_field offset="5" width="27" name="ENDADDR" access="RW" reset_value="0" description="End Address">
      <alias type="CMSIS" value="SYSMPU_WORD_ENDADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x468" width="32" name="MPU_RGD6_WORD2" description="Region Descriptor n, Word 2">
    <alias type="id" value="RGD6_WORD2"/>
    <alias type="CMSIS" value="WORD[6][2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3UM(x)"/>
      <bit_field_value name="RGD_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGD_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3SM(x)"/>
      <bit_field_value name="RGD_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGD_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGD_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGD_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M3PE(x)"/>
      <bit_field_value name="RGD_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGD_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4WE(x)"/>
      <bit_field_value name="RGD_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4RE(x)"/>
      <bit_field_value name="RGD_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5WE(x)"/>
      <bit_field_value name="RGD_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5RE(x)"/>
      <bit_field_value name="RGD_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6WE(x)"/>
      <bit_field_value name="RGD_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6RE(x)"/>
      <bit_field_value name="RGD_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7WE(x)"/>
      <bit_field_value name="RGD_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7RE(x)"/>
      <bit_field_value name="RGD_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x46C" width="32" name="MPU_RGD6_WORD3" description="Region Descriptor n, Word 3">
    <alias type="id" value="RGD6_WORD3"/>
    <alias type="CMSIS" value="WORD[6][3]"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0" description="Valid">
      <alias type="CMSIS" value="SYSMPU_WORD_VLD(x)"/>
      <bit_field_value name="RGD_VLD_0b0" value="0b0" description="Region descriptor is invalid"/>
      <bit_field_value name="RGD_VLD_0b1" value="0b1" description="Region descriptor is valid"/>
    </bit_field>
    <reserved_bit_field offset="1" width="15" reset_value="0"/>
    <bit_field offset="16" width="8" name="PIDMASK" access="RW" reset_value="0" description="Process Identifier Mask">
      <alias type="CMSIS" value="SYSMPU_WORD_PIDMASK(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PID" access="RW" reset_value="0" description="Process Identifier">
      <alias type="CMSIS" value="SYSMPU_WORD_PID(x)"/>
    </bit_field>
  </register>
  <register offset="0x470" width="32" name="MPU_RGD7_WORD0" description="Region Descriptor n, Word 0">
    <alias type="id" value="RGD7_WORD0"/>
    <alias type="CMSIS" value="WORD[7][0]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0"/>
    <bit_field offset="5" width="27" name="SRTADDR" access="RW" reset_value="0" description="Start Address">
      <alias type="CMSIS" value="SYSMPU_WORD_SRTADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x474" width="32" name="MPU_RGD7_WORD1" description="Region Descriptor n, Word 1">
    <alias type="id" value="RGD7_WORD1"/>
    <alias type="CMSIS" value="WORD[7][1]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0x1F"/>
    <bit_field offset="5" width="27" name="ENDADDR" access="RW" reset_value="0" description="End Address">
      <alias type="CMSIS" value="SYSMPU_WORD_ENDADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x478" width="32" name="MPU_RGD7_WORD2" description="Region Descriptor n, Word 2">
    <alias type="id" value="RGD7_WORD2"/>
    <alias type="CMSIS" value="WORD[7][2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3UM(x)"/>
      <bit_field_value name="RGD_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGD_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3SM(x)"/>
      <bit_field_value name="RGD_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGD_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGD_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGD_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M3PE(x)"/>
      <bit_field_value name="RGD_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGD_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4WE(x)"/>
      <bit_field_value name="RGD_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4RE(x)"/>
      <bit_field_value name="RGD_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5WE(x)"/>
      <bit_field_value name="RGD_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5RE(x)"/>
      <bit_field_value name="RGD_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6WE(x)"/>
      <bit_field_value name="RGD_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6RE(x)"/>
      <bit_field_value name="RGD_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7WE(x)"/>
      <bit_field_value name="RGD_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7RE(x)"/>
      <bit_field_value name="RGD_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x47C" width="32" name="MPU_RGD7_WORD3" description="Region Descriptor n, Word 3">
    <alias type="id" value="RGD7_WORD3"/>
    <alias type="CMSIS" value="WORD[7][3]"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0" description="Valid">
      <alias type="CMSIS" value="SYSMPU_WORD_VLD(x)"/>
      <bit_field_value name="RGD_VLD_0b0" value="0b0" description="Region descriptor is invalid"/>
      <bit_field_value name="RGD_VLD_0b1" value="0b1" description="Region descriptor is valid"/>
    </bit_field>
    <reserved_bit_field offset="1" width="15" reset_value="0"/>
    <bit_field offset="16" width="8" name="PIDMASK" access="RW" reset_value="0" description="Process Identifier Mask">
      <alias type="CMSIS" value="SYSMPU_WORD_PIDMASK(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PID" access="RW" reset_value="0" description="Process Identifier">
      <alias type="CMSIS" value="SYSMPU_WORD_PID(x)"/>
    </bit_field>
  </register>
  <register offset="0x480" width="32" name="MPU_RGD8_WORD0" description="Region Descriptor n, Word 0">
    <alias type="id" value="RGD8_WORD0"/>
    <alias type="CMSIS" value="WORD[8][0]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0"/>
    <bit_field offset="5" width="27" name="SRTADDR" access="RW" reset_value="0" description="Start Address">
      <alias type="CMSIS" value="SYSMPU_WORD_SRTADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x484" width="32" name="MPU_RGD8_WORD1" description="Region Descriptor n, Word 1">
    <alias type="id" value="RGD8_WORD1"/>
    <alias type="CMSIS" value="WORD[8][1]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0x1F"/>
    <bit_field offset="5" width="27" name="ENDADDR" access="RW" reset_value="0" description="End Address">
      <alias type="CMSIS" value="SYSMPU_WORD_ENDADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x488" width="32" name="MPU_RGD8_WORD2" description="Region Descriptor n, Word 2">
    <alias type="id" value="RGD8_WORD2"/>
    <alias type="CMSIS" value="WORD[8][2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3UM(x)"/>
      <bit_field_value name="RGD_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGD_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3SM(x)"/>
      <bit_field_value name="RGD_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGD_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGD_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGD_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M3PE(x)"/>
      <bit_field_value name="RGD_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGD_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4WE(x)"/>
      <bit_field_value name="RGD_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4RE(x)"/>
      <bit_field_value name="RGD_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5WE(x)"/>
      <bit_field_value name="RGD_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5RE(x)"/>
      <bit_field_value name="RGD_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6WE(x)"/>
      <bit_field_value name="RGD_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6RE(x)"/>
      <bit_field_value name="RGD_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7WE(x)"/>
      <bit_field_value name="RGD_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7RE(x)"/>
      <bit_field_value name="RGD_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x48C" width="32" name="MPU_RGD8_WORD3" description="Region Descriptor n, Word 3">
    <alias type="id" value="RGD8_WORD3"/>
    <alias type="CMSIS" value="WORD[8][3]"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0" description="Valid">
      <alias type="CMSIS" value="SYSMPU_WORD_VLD(x)"/>
      <bit_field_value name="RGD_VLD_0b0" value="0b0" description="Region descriptor is invalid"/>
      <bit_field_value name="RGD_VLD_0b1" value="0b1" description="Region descriptor is valid"/>
    </bit_field>
    <reserved_bit_field offset="1" width="15" reset_value="0"/>
    <bit_field offset="16" width="8" name="PIDMASK" access="RW" reset_value="0" description="Process Identifier Mask">
      <alias type="CMSIS" value="SYSMPU_WORD_PIDMASK(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PID" access="RW" reset_value="0" description="Process Identifier">
      <alias type="CMSIS" value="SYSMPU_WORD_PID(x)"/>
    </bit_field>
  </register>
  <register offset="0x490" width="32" name="MPU_RGD9_WORD0" description="Region Descriptor n, Word 0">
    <alias type="id" value="RGD9_WORD0"/>
    <alias type="CMSIS" value="WORD[9][0]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0"/>
    <bit_field offset="5" width="27" name="SRTADDR" access="RW" reset_value="0" description="Start Address">
      <alias type="CMSIS" value="SYSMPU_WORD_SRTADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x494" width="32" name="MPU_RGD9_WORD1" description="Region Descriptor n, Word 1">
    <alias type="id" value="RGD9_WORD1"/>
    <alias type="CMSIS" value="WORD[9][1]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0x1F"/>
    <bit_field offset="5" width="27" name="ENDADDR" access="RW" reset_value="0" description="End Address">
      <alias type="CMSIS" value="SYSMPU_WORD_ENDADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x498" width="32" name="MPU_RGD9_WORD2" description="Region Descriptor n, Word 2">
    <alias type="id" value="RGD9_WORD2"/>
    <alias type="CMSIS" value="WORD[9][2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3UM(x)"/>
      <bit_field_value name="RGD_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGD_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3SM(x)"/>
      <bit_field_value name="RGD_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGD_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGD_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGD_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M3PE(x)"/>
      <bit_field_value name="RGD_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGD_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4WE(x)"/>
      <bit_field_value name="RGD_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4RE(x)"/>
      <bit_field_value name="RGD_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5WE(x)"/>
      <bit_field_value name="RGD_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5RE(x)"/>
      <bit_field_value name="RGD_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6WE(x)"/>
      <bit_field_value name="RGD_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6RE(x)"/>
      <bit_field_value name="RGD_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7WE(x)"/>
      <bit_field_value name="RGD_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7RE(x)"/>
      <bit_field_value name="RGD_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x49C" width="32" name="MPU_RGD9_WORD3" description="Region Descriptor n, Word 3">
    <alias type="id" value="RGD9_WORD3"/>
    <alias type="CMSIS" value="WORD[9][3]"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0" description="Valid">
      <alias type="CMSIS" value="SYSMPU_WORD_VLD(x)"/>
      <bit_field_value name="RGD_VLD_0b0" value="0b0" description="Region descriptor is invalid"/>
      <bit_field_value name="RGD_VLD_0b1" value="0b1" description="Region descriptor is valid"/>
    </bit_field>
    <reserved_bit_field offset="1" width="15" reset_value="0"/>
    <bit_field offset="16" width="8" name="PIDMASK" access="RW" reset_value="0" description="Process Identifier Mask">
      <alias type="CMSIS" value="SYSMPU_WORD_PIDMASK(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PID" access="RW" reset_value="0" description="Process Identifier">
      <alias type="CMSIS" value="SYSMPU_WORD_PID(x)"/>
    </bit_field>
  </register>
  <register offset="0x4A0" width="32" name="MPU_RGD10_WORD0" description="Region Descriptor n, Word 0">
    <alias type="id" value="RGD10_WORD0"/>
    <alias type="CMSIS" value="WORD[10][0]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0"/>
    <bit_field offset="5" width="27" name="SRTADDR" access="RW" reset_value="0" description="Start Address">
      <alias type="CMSIS" value="SYSMPU_WORD_SRTADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x4A4" width="32" name="MPU_RGD10_WORD1" description="Region Descriptor n, Word 1">
    <alias type="id" value="RGD10_WORD1"/>
    <alias type="CMSIS" value="WORD[10][1]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0x1F"/>
    <bit_field offset="5" width="27" name="ENDADDR" access="RW" reset_value="0" description="End Address">
      <alias type="CMSIS" value="SYSMPU_WORD_ENDADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x4A8" width="32" name="MPU_RGD10_WORD2" description="Region Descriptor n, Word 2">
    <alias type="id" value="RGD10_WORD2"/>
    <alias type="CMSIS" value="WORD[10][2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3UM(x)"/>
      <bit_field_value name="RGD_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGD_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3SM(x)"/>
      <bit_field_value name="RGD_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGD_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGD_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGD_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M3PE(x)"/>
      <bit_field_value name="RGD_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGD_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4WE(x)"/>
      <bit_field_value name="RGD_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4RE(x)"/>
      <bit_field_value name="RGD_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5WE(x)"/>
      <bit_field_value name="RGD_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5RE(x)"/>
      <bit_field_value name="RGD_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6WE(x)"/>
      <bit_field_value name="RGD_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6RE(x)"/>
      <bit_field_value name="RGD_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7WE(x)"/>
      <bit_field_value name="RGD_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7RE(x)"/>
      <bit_field_value name="RGD_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x4AC" width="32" name="MPU_RGD10_WORD3" description="Region Descriptor n, Word 3">
    <alias type="id" value="RGD10_WORD3"/>
    <alias type="CMSIS" value="WORD[10][3]"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0" description="Valid">
      <alias type="CMSIS" value="SYSMPU_WORD_VLD(x)"/>
      <bit_field_value name="RGD_VLD_0b0" value="0b0" description="Region descriptor is invalid"/>
      <bit_field_value name="RGD_VLD_0b1" value="0b1" description="Region descriptor is valid"/>
    </bit_field>
    <reserved_bit_field offset="1" width="15" reset_value="0"/>
    <bit_field offset="16" width="8" name="PIDMASK" access="RW" reset_value="0" description="Process Identifier Mask">
      <alias type="CMSIS" value="SYSMPU_WORD_PIDMASK(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PID" access="RW" reset_value="0" description="Process Identifier">
      <alias type="CMSIS" value="SYSMPU_WORD_PID(x)"/>
    </bit_field>
  </register>
  <register offset="0x4B0" width="32" name="MPU_RGD11_WORD0" description="Region Descriptor n, Word 0">
    <alias type="id" value="RGD11_WORD0"/>
    <alias type="CMSIS" value="WORD[11][0]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0"/>
    <bit_field offset="5" width="27" name="SRTADDR" access="RW" reset_value="0" description="Start Address">
      <alias type="CMSIS" value="SYSMPU_WORD_SRTADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x4B4" width="32" name="MPU_RGD11_WORD1" description="Region Descriptor n, Word 1">
    <alias type="id" value="RGD11_WORD1"/>
    <alias type="CMSIS" value="WORD[11][1]"/>
    <reserved_bit_field offset="0" width="5" reset_value="0x1F"/>
    <bit_field offset="5" width="27" name="ENDADDR" access="RW" reset_value="0" description="End Address">
      <alias type="CMSIS" value="SYSMPU_WORD_ENDADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x4B8" width="32" name="MPU_RGD11_WORD2" description="Region Descriptor n, Word 2">
    <alias type="id" value="RGD11_WORD2"/>
    <alias type="CMSIS" value="WORD[11][2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3UM(x)"/>
      <bit_field_value name="RGD_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGD_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_WORD_M3SM(x)"/>
      <bit_field_value name="RGD_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGD_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGD_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGD_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M3PE(x)"/>
      <bit_field_value name="RGD_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGD_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4WE(x)"/>
      <bit_field_value name="RGD_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M4RE(x)"/>
      <bit_field_value name="RGD_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5WE(x)"/>
      <bit_field_value name="RGD_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M5RE(x)"/>
      <bit_field_value name="RGD_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6WE(x)"/>
      <bit_field_value name="RGD_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M6RE(x)"/>
      <bit_field_value name="RGD_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7WE(x)"/>
      <bit_field_value name="RGD_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGD_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_WORD_M7RE(x)"/>
      <bit_field_value name="RGD_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGD_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x4BC" width="32" name="MPU_RGD11_WORD3" description="Region Descriptor n, Word 3">
    <alias type="id" value="RGD11_WORD3"/>
    <alias type="CMSIS" value="WORD[11][3]"/>
    <bit_field offset="0" width="1" name="VLD" access="RW" reset_value="0" description="Valid">
      <alias type="CMSIS" value="SYSMPU_WORD_VLD(x)"/>
      <bit_field_value name="RGD_VLD_0b0" value="0b0" description="Region descriptor is invalid"/>
      <bit_field_value name="RGD_VLD_0b1" value="0b1" description="Region descriptor is valid"/>
    </bit_field>
    <reserved_bit_field offset="1" width="15" reset_value="0"/>
    <bit_field offset="16" width="8" name="PIDMASK" access="RW" reset_value="0" description="Process Identifier Mask">
      <alias type="CMSIS" value="SYSMPU_WORD_PIDMASK(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="PID" access="RW" reset_value="0" description="Process Identifier">
      <alias type="CMSIS" value="SYSMPU_WORD_PID(x)"/>
    </bit_field>
  </register>
  <register offset="0x800" width="32" name="MPU_RGDAAC0" description="Region Descriptor Alternate Access Control n">
    <alias type="id" value="RGDAAC0"/>
    <alias type="CMSIS" value="RGDAAC[0]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0x7" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0x3" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0x7" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0x3" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0x7" description="Bus Master 2 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0x3" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3UM(x)"/>
      <bit_field_value name="RGDAAC_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGDAAC_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0x3" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3SM(x)"/>
      <bit_field_value name="RGDAAC_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGDAAC_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGDAAC_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGDAAC_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3PE(x)"/>
      <bit_field_value name="RGDAAC_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGDAAC_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4WE(x)"/>
      <bit_field_value name="RGDAAC_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4RE(x)"/>
      <bit_field_value name="RGDAAC_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5WE(x)"/>
      <bit_field_value name="RGDAAC_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5RE(x)"/>
      <bit_field_value name="RGDAAC_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6WE(x)"/>
      <bit_field_value name="RGDAAC_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6RE(x)"/>
      <bit_field_value name="RGDAAC_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7WE(x)"/>
      <bit_field_value name="RGDAAC_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7RE(x)"/>
      <bit_field_value name="RGDAAC_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x804" width="32" name="MPU_RGDAAC1" description="Region Descriptor Alternate Access Control n">
    <alias type="id" value="RGDAAC1"/>
    <alias type="CMSIS" value="RGDAAC[1]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3UM(x)"/>
      <bit_field_value name="RGDAAC_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGDAAC_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3SM(x)"/>
      <bit_field_value name="RGDAAC_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGDAAC_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGDAAC_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGDAAC_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3PE(x)"/>
      <bit_field_value name="RGDAAC_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGDAAC_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4WE(x)"/>
      <bit_field_value name="RGDAAC_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4RE(x)"/>
      <bit_field_value name="RGDAAC_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5WE(x)"/>
      <bit_field_value name="RGDAAC_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5RE(x)"/>
      <bit_field_value name="RGDAAC_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6WE(x)"/>
      <bit_field_value name="RGDAAC_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6RE(x)"/>
      <bit_field_value name="RGDAAC_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7WE(x)"/>
      <bit_field_value name="RGDAAC_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7RE(x)"/>
      <bit_field_value name="RGDAAC_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x808" width="32" name="MPU_RGDAAC2" description="Region Descriptor Alternate Access Control n">
    <alias type="id" value="RGDAAC2"/>
    <alias type="CMSIS" value="RGDAAC[2]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3UM(x)"/>
      <bit_field_value name="RGDAAC_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGDAAC_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3SM(x)"/>
      <bit_field_value name="RGDAAC_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGDAAC_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGDAAC_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGDAAC_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3PE(x)"/>
      <bit_field_value name="RGDAAC_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGDAAC_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4WE(x)"/>
      <bit_field_value name="RGDAAC_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4RE(x)"/>
      <bit_field_value name="RGDAAC_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5WE(x)"/>
      <bit_field_value name="RGDAAC_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5RE(x)"/>
      <bit_field_value name="RGDAAC_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6WE(x)"/>
      <bit_field_value name="RGDAAC_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6RE(x)"/>
      <bit_field_value name="RGDAAC_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7WE(x)"/>
      <bit_field_value name="RGDAAC_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7RE(x)"/>
      <bit_field_value name="RGDAAC_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x80C" width="32" name="MPU_RGDAAC3" description="Region Descriptor Alternate Access Control n">
    <alias type="id" value="RGDAAC3"/>
    <alias type="CMSIS" value="RGDAAC[3]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3UM(x)"/>
      <bit_field_value name="RGDAAC_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGDAAC_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3SM(x)"/>
      <bit_field_value name="RGDAAC_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGDAAC_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGDAAC_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGDAAC_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3PE(x)"/>
      <bit_field_value name="RGDAAC_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGDAAC_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4WE(x)"/>
      <bit_field_value name="RGDAAC_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4RE(x)"/>
      <bit_field_value name="RGDAAC_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5WE(x)"/>
      <bit_field_value name="RGDAAC_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5RE(x)"/>
      <bit_field_value name="RGDAAC_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6WE(x)"/>
      <bit_field_value name="RGDAAC_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6RE(x)"/>
      <bit_field_value name="RGDAAC_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7WE(x)"/>
      <bit_field_value name="RGDAAC_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7RE(x)"/>
      <bit_field_value name="RGDAAC_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x810" width="32" name="MPU_RGDAAC4" description="Region Descriptor Alternate Access Control n">
    <alias type="id" value="RGDAAC4"/>
    <alias type="CMSIS" value="RGDAAC[4]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3UM(x)"/>
      <bit_field_value name="RGDAAC_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGDAAC_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3SM(x)"/>
      <bit_field_value name="RGDAAC_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGDAAC_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGDAAC_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGDAAC_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3PE(x)"/>
      <bit_field_value name="RGDAAC_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGDAAC_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4WE(x)"/>
      <bit_field_value name="RGDAAC_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4RE(x)"/>
      <bit_field_value name="RGDAAC_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5WE(x)"/>
      <bit_field_value name="RGDAAC_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5RE(x)"/>
      <bit_field_value name="RGDAAC_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6WE(x)"/>
      <bit_field_value name="RGDAAC_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6RE(x)"/>
      <bit_field_value name="RGDAAC_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7WE(x)"/>
      <bit_field_value name="RGDAAC_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7RE(x)"/>
      <bit_field_value name="RGDAAC_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x814" width="32" name="MPU_RGDAAC5" description="Region Descriptor Alternate Access Control n">
    <alias type="id" value="RGDAAC5"/>
    <alias type="CMSIS" value="RGDAAC[5]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3UM(x)"/>
      <bit_field_value name="RGDAAC_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGDAAC_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3SM(x)"/>
      <bit_field_value name="RGDAAC_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGDAAC_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGDAAC_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGDAAC_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3PE(x)"/>
      <bit_field_value name="RGDAAC_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGDAAC_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4WE(x)"/>
      <bit_field_value name="RGDAAC_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4RE(x)"/>
      <bit_field_value name="RGDAAC_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5WE(x)"/>
      <bit_field_value name="RGDAAC_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5RE(x)"/>
      <bit_field_value name="RGDAAC_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6WE(x)"/>
      <bit_field_value name="RGDAAC_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6RE(x)"/>
      <bit_field_value name="RGDAAC_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7WE(x)"/>
      <bit_field_value name="RGDAAC_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7RE(x)"/>
      <bit_field_value name="RGDAAC_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x818" width="32" name="MPU_RGDAAC6" description="Region Descriptor Alternate Access Control n">
    <alias type="id" value="RGDAAC6"/>
    <alias type="CMSIS" value="RGDAAC[6]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3UM(x)"/>
      <bit_field_value name="RGDAAC_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGDAAC_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3SM(x)"/>
      <bit_field_value name="RGDAAC_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGDAAC_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGDAAC_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGDAAC_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3PE(x)"/>
      <bit_field_value name="RGDAAC_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGDAAC_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4WE(x)"/>
      <bit_field_value name="RGDAAC_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4RE(x)"/>
      <bit_field_value name="RGDAAC_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5WE(x)"/>
      <bit_field_value name="RGDAAC_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5RE(x)"/>
      <bit_field_value name="RGDAAC_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6WE(x)"/>
      <bit_field_value name="RGDAAC_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6RE(x)"/>
      <bit_field_value name="RGDAAC_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7WE(x)"/>
      <bit_field_value name="RGDAAC_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7RE(x)"/>
      <bit_field_value name="RGDAAC_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x81C" width="32" name="MPU_RGDAAC7" description="Region Descriptor Alternate Access Control n">
    <alias type="id" value="RGDAAC7"/>
    <alias type="CMSIS" value="RGDAAC[7]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3UM(x)"/>
      <bit_field_value name="RGDAAC_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGDAAC_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3SM(x)"/>
      <bit_field_value name="RGDAAC_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGDAAC_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGDAAC_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGDAAC_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3PE(x)"/>
      <bit_field_value name="RGDAAC_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGDAAC_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4WE(x)"/>
      <bit_field_value name="RGDAAC_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4RE(x)"/>
      <bit_field_value name="RGDAAC_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5WE(x)"/>
      <bit_field_value name="RGDAAC_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5RE(x)"/>
      <bit_field_value name="RGDAAC_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6WE(x)"/>
      <bit_field_value name="RGDAAC_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6RE(x)"/>
      <bit_field_value name="RGDAAC_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7WE(x)"/>
      <bit_field_value name="RGDAAC_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7RE(x)"/>
      <bit_field_value name="RGDAAC_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x820" width="32" name="MPU_RGDAAC8" description="Region Descriptor Alternate Access Control n">
    <alias type="id" value="RGDAAC8"/>
    <alias type="CMSIS" value="RGDAAC[8]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3UM(x)"/>
      <bit_field_value name="RGDAAC_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGDAAC_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3SM(x)"/>
      <bit_field_value name="RGDAAC_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGDAAC_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGDAAC_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGDAAC_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3PE(x)"/>
      <bit_field_value name="RGDAAC_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGDAAC_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4WE(x)"/>
      <bit_field_value name="RGDAAC_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4RE(x)"/>
      <bit_field_value name="RGDAAC_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5WE(x)"/>
      <bit_field_value name="RGDAAC_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5RE(x)"/>
      <bit_field_value name="RGDAAC_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6WE(x)"/>
      <bit_field_value name="RGDAAC_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6RE(x)"/>
      <bit_field_value name="RGDAAC_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7WE(x)"/>
      <bit_field_value name="RGDAAC_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7RE(x)"/>
      <bit_field_value name="RGDAAC_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x824" width="32" name="MPU_RGDAAC9" description="Region Descriptor Alternate Access Control n">
    <alias type="id" value="RGDAAC9"/>
    <alias type="CMSIS" value="RGDAAC[9]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3UM(x)"/>
      <bit_field_value name="RGDAAC_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGDAAC_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3SM(x)"/>
      <bit_field_value name="RGDAAC_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGDAAC_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGDAAC_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGDAAC_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3PE(x)"/>
      <bit_field_value name="RGDAAC_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGDAAC_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4WE(x)"/>
      <bit_field_value name="RGDAAC_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4RE(x)"/>
      <bit_field_value name="RGDAAC_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5WE(x)"/>
      <bit_field_value name="RGDAAC_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5RE(x)"/>
      <bit_field_value name="RGDAAC_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6WE(x)"/>
      <bit_field_value name="RGDAAC_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6RE(x)"/>
      <bit_field_value name="RGDAAC_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7WE(x)"/>
      <bit_field_value name="RGDAAC_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7RE(x)"/>
      <bit_field_value name="RGDAAC_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x828" width="32" name="MPU_RGDAAC10" description="Region Descriptor Alternate Access Control n">
    <alias type="id" value="RGDAAC10"/>
    <alias type="CMSIS" value="RGDAAC[10]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3UM(x)"/>
      <bit_field_value name="RGDAAC_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGDAAC_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3SM(x)"/>
      <bit_field_value name="RGDAAC_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGDAAC_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGDAAC_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGDAAC_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3PE(x)"/>
      <bit_field_value name="RGDAAC_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGDAAC_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4WE(x)"/>
      <bit_field_value name="RGDAAC_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4RE(x)"/>
      <bit_field_value name="RGDAAC_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5WE(x)"/>
      <bit_field_value name="RGDAAC_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5RE(x)"/>
      <bit_field_value name="RGDAAC_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6WE(x)"/>
      <bit_field_value name="RGDAAC_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6RE(x)"/>
      <bit_field_value name="RGDAAC_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7WE(x)"/>
      <bit_field_value name="RGDAAC_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7RE(x)"/>
      <bit_field_value name="RGDAAC_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
  <register offset="0x82C" width="32" name="MPU_RGDAAC11" description="Region Descriptor Alternate Access Control n">
    <alias type="id" value="RGDAAC11"/>
    <alias type="CMSIS" value="RGDAAC[11]"/>
    <bit_field offset="0" width="3" name="M0UM" access="RW" reset_value="0" description="Bus Master 0 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0UM(x)"/>
    </bit_field>
    <bit_field offset="3" width="2" name="M0SM" access="RW" reset_value="0" description="Bus Master 0 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0SM(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="M0PE" access="RW" reset_value="0" description="Bus Master 0 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M0PE(x)"/>
    </bit_field>
    <bit_field offset="6" width="3" name="M1UM" access="RW" reset_value="0" description="Bus Master 1 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1UM(x)"/>
    </bit_field>
    <bit_field offset="9" width="2" name="M1SM" access="RW" reset_value="0" description="Bus Master 1 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1SM(x)"/>
    </bit_field>
    <bit_field offset="11" width="1" name="M1PE" access="RW" reset_value="0" description="Bus Master 1 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M1PE(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="M2UM" access="RW" reset_value="0" description="Bus Master 2 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2UM(x)"/>
    </bit_field>
    <bit_field offset="15" width="2" name="M2SM" access="RW" reset_value="0" description="Bus Master 2 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2SM(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="M2PE" access="RW" reset_value="0" description="Bus Master 2 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M2PE(x)"/>
    </bit_field>
    <bit_field offset="18" width="3" name="M3UM" access="RW" reset_value="0" description="Bus Master 3 User Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3UM(x)"/>
      <bit_field_value name="RGDAAC_M3UM_0b000" value="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
      <bit_field_value name="RGDAAC_M3UM_0b001" value="0b001" description="Allows the given access type to occur"/>
    </bit_field>
    <bit_field offset="21" width="2" name="M3SM" access="RW" reset_value="0" description="Bus Master 3 Supervisor Mode Access Control">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3SM(x)"/>
      <bit_field_value name="RGDAAC_M3SM_0b00" value="0b00" description="r/w/x; read, write and execute allowed"/>
      <bit_field_value name="RGDAAC_M3SM_0b01" value="0b01" description="r/x; read and execute allowed, but no write"/>
      <bit_field_value name="RGDAAC_M3SM_0b10" value="0b10" description="r/w; read and write allowed, but no execute"/>
      <bit_field_value name="RGDAAC_M3SM_0b11" value="0b11" description="Same as User mode defined in M3UM"/>
    </bit_field>
    <bit_field offset="23" width="1" name="M3PE" access="RW" reset_value="0" description="Bus Master 3 Process Identifier Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M3PE(x)"/>
      <bit_field_value name="RGDAAC_M3PE_0b0" value="0b0" description="Do not include the process identifier in the evaluation"/>
      <bit_field_value name="RGDAAC_M3PE_0b1" value="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
    </bit_field>
    <bit_field offset="24" width="1" name="M4WE" access="RW" reset_value="0" description="Bus Master 4 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4WE(x)"/>
      <bit_field_value name="RGDAAC_M4WE_0b0" value="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M4WE_0b1" value="0b1" description="Bus master 4 writes allowed"/>
    </bit_field>
    <bit_field offset="25" width="1" name="M4RE" access="RW" reset_value="0" description="Bus Master 4 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M4RE(x)"/>
      <bit_field_value name="RGDAAC_M4RE_0b0" value="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M4RE_0b1" value="0b1" description="Bus master 4 reads allowed"/>
    </bit_field>
    <bit_field offset="26" width="1" name="M5WE" access="RW" reset_value="0" description="Bus Master 5 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5WE(x)"/>
      <bit_field_value name="RGDAAC_M5WE_0b0" value="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M5WE_0b1" value="0b1" description="Bus master 5 writes allowed"/>
    </bit_field>
    <bit_field offset="27" width="1" name="M5RE" access="RW" reset_value="0" description="Bus Master 5 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M5RE(x)"/>
      <bit_field_value name="RGDAAC_M5RE_0b0" value="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M5RE_0b1" value="0b1" description="Bus master 5 reads allowed"/>
    </bit_field>
    <bit_field offset="28" width="1" name="M6WE" access="RW" reset_value="0" description="Bus Master 6 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6WE(x)"/>
      <bit_field_value name="RGDAAC_M6WE_0b0" value="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M6WE_0b1" value="0b1" description="Bus master 6 writes allowed"/>
    </bit_field>
    <bit_field offset="29" width="1" name="M6RE" access="RW" reset_value="0" description="Bus Master 6 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M6RE(x)"/>
      <bit_field_value name="RGDAAC_M6RE_0b0" value="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M6RE_0b1" value="0b1" description="Bus master 6 reads allowed"/>
    </bit_field>
    <bit_field offset="30" width="1" name="M7WE" access="RW" reset_value="0" description="Bus Master 7 Write Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7WE(x)"/>
      <bit_field_value name="RGDAAC_M7WE_0b0" value="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
      <bit_field_value name="RGDAAC_M7WE_0b1" value="0b1" description="Bus master 7 writes allowed"/>
    </bit_field>
    <bit_field offset="31" width="1" name="M7RE" access="RW" reset_value="0" description="Bus Master 7 Read Enable">
      <alias type="CMSIS" value="SYSMPU_RGDAAC_M7RE(x)"/>
      <bit_field_value name="RGDAAC_M7RE_0b0" value="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
      <bit_field_value name="RGDAAC_M7RE_0b1" value="0b1" description="Bus master 7 reads allowed"/>
    </bit_field>
  </register>
</regs:peripheral>