

================================================================
== Vitis HLS Report for 'svd_Pipeline_VITIS_LOOP_425_20'
================================================================
* Date:           Sun Feb  5 17:03:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.573 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_425_20  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     145|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      73|    -|
|Register             |        -|     -|       75|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       75|     218|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln425_fu_201_p2    |         +|   0|  0|  71|          64|           1|
    |add_ln426_1_fu_186_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln426_fu_154_p2    |         +|   0|  0|  18|           9|           9|
    |sub_ln426_1_fu_148_p2  |         -|   0|  0|  18|           9|           9|
    |icmp_ln425_fu_119_p2   |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 145|         124|          62|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |V_address0               |  14|          3|    6|         18|
    |V_we0                    |   9|          2|    8|         16|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_fu_56                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|   82|        171|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |j_fu_56                      |  64|   0|   64|          0|
    |lshr_ln426_1_reg_241         |   6|   0|    6|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  75|   0|   75|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_425_20|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_425_20|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_425_20|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_425_20|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_425_20|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_425_20|  return value|
|sext_ln425  |   in|   32|     ap_none|                      sext_ln425|        scalar|
|p_cast93    |   in|   32|     ap_none|                        p_cast93|        scalar|
|shl_ln121   |   in|    9|     ap_none|                       shl_ln121|        scalar|
|V_address0  |  out|    6|   ap_memory|                               V|         array|
|V_ce0       |  out|    1|   ap_memory|                               V|         array|
|V_we0       |  out|    8|   ap_memory|                               V|         array|
|V_d0        |  out|   64|   ap_memory|                               V|         array|
|sub_ln426   |   in|    9|     ap_none|                       sub_ln426|        scalar|
+------------+-----+-----+------------+--------------------------------+--------------+

