// Generated by CIRCT 42e53322a
module parallel_adder(	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:2:3
  input  [3:0] A,	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:2:32
               B,	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:2:44
  input        carry_in,	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:2:56
  output [3:0] sum,	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:2:76
  output       carry	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:2:90
);

  wire       _GEN;	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:33:11
  wire       _GEN_0;	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:25:11
  wire       _GEN_1;	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:17:11
  wire [2:0] _GEN_2 = {_GEN, 2'h0} | {1'h0, {_GEN_0, 1'h0} | {1'h0, _GEN_1}};	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:3:14, :4:14, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :17:11, :25:11, :33:11
  assign _GEN_1 = A[0] & B[0] | B[0] & carry_in | A[0] & carry_in;	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:11:10, :12:10, :14:10, :15:11, :16:11, :17:11
  assign _GEN_0 = A[1] & B[1] | B[1] & _GEN_2[0] | A[1] & _GEN_2[0];	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:10:10, :18:11, :19:11, :20:11, :22:11, :23:11, :24:11, :25:11
  assign _GEN = A[2] & B[2] | B[2] & _GEN_2[1] | A[2] & _GEN_2[1];	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:10:10, :26:11, :27:11, :28:11, :30:11, :31:11, :32:11, :33:11
  assign sum =
    {A[3] ^ B[3] ^ _GEN_2[2],
     A[2] ^ B[2] ^ _GEN_2[1],
     A[1] ^ B[1] ^ _GEN_2[0],
     A[0] ^ B[0] ^ carry_in};	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:10:10, :11:10, :12:10, :13:10, :18:11, :19:11, :20:11, :21:11, :26:11, :27:11, :28:11, :29:11, :34:11, :35:11, :36:11, :37:11, :42:11, :43:5
  assign carry = A[3] & B[3] | B[3] & _GEN_2[2] | A[3] & _GEN_2[2];	// /tmp/tmp.r05XYr2v2M/38_100DaysRTL_Day010-4bitParallelAdder_parallel_adder.cleaned.mlir:10:10, :34:11, :35:11, :36:11, :38:11, :39:11, :40:11, :41:11, :43:5
endmodule

