Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:18:33 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_wbmux/post_route_timing.rpt
| Design       : or1200_wbmux
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
muxin_d[3]                     muxreg_reg[31]/D               inf           
muxin_d[3]                     muxreg_reg[27]/D               inf           
muxin_d[3]                     muxreg_reg[28]/D               inf           
muxin_d[3]                     muxreg_reg[29]/D               inf           
muxin_d[3]                     muxreg_reg[30]/D               inf           
muxin_d[3]                     muxreg_reg[23]/D               inf           
muxin_d[3]                     muxreg_reg[19]/D               inf           
muxin_d[3]                     muxreg_reg[24]/D               inf           
muxin_d[3]                     muxreg_reg[25]/D               inf           
muxin_d[3]                     muxreg_reg[26]/D               inf           
muxin_d[3]                     muxreg_reg[20]/D               inf           
muxin_d[3]                     muxreg_reg[21]/D               inf           
muxin_d[3]                     muxreg_reg[22]/D               inf           
muxin_d[3]                     muxreg_reg[16]/D               inf           
muxin_d[3]                     muxreg_reg[15]/D               inf           
muxin_d[3]                     muxreg_reg[18]/D               inf           
muxin_d[3]                     muxreg_reg[17]/D               inf           
muxin_d[3]                     muxreg_reg[11]/D               inf           
muxin_d[3]                     muxreg_reg[12]/D               inf           
muxin_d[3]                     muxreg_reg[13]/D               inf           
muxin_d[3]                     muxreg_reg[14]/D               inf           
muxin_d[3]                     muxreg_reg[7]/D                inf           
muxin_d[3]                     muxreg_reg[8]/D                inf           
muxin_d[3]                     muxreg_reg[9]/D                inf           
muxin_d[3]                     muxreg_reg[10]/D               inf           
muxin_d[3]                     muxreg_reg[6]/D                inf           
muxin_d[3]                     muxreg_reg[4]/D                inf           
muxin_d[3]                     muxreg_reg[5]/D                inf           
muxin_d[2]                     muxreg_reg[3]/D                inf           
muxin_d[2]                     muxreg_reg[2]/D                inf           
wb_freeze                      muxreg_reg[2]/CE               inf           
wb_freeze                      muxreg_reg[3]/CE               inf           
wb_freeze                      muxreg_reg[4]/CE               inf           
wb_freeze                      muxreg_reg[5]/CE               inf           
wb_freeze                      muxreg_reg[6]/CE               inf           
wb_freeze                      muxreg_reg[7]/CE               inf           
wb_freeze                      muxreg_reg[8]/CE               inf           
wb_freeze                      muxreg_reg[9]/CE               inf           
wb_freeze                      muxreg_reg[30]/CE              inf           
wb_freeze                      muxreg_reg[31]/CE              inf           
wb_freeze                      muxreg_reg[10]/CE              inf           
wb_freeze                      muxreg_reg[11]/CE              inf           
wb_freeze                      muxreg_reg[12]/CE              inf           
wb_freeze                      muxreg_reg[13]/CE              inf           
wb_freeze                      muxreg_reg[26]/CE              inf           
wb_freeze                      muxreg_reg[27]/CE              inf           
wb_freeze                      muxreg_reg[28]/CE              inf           
wb_freeze                      muxreg_reg[29]/CE              inf           
wb_freeze                      muxreg_reg[14]/CE              inf           
wb_freeze                      muxreg_reg[15]/CE              inf           
wb_freeze                      muxreg_reg[16]/CE              inf           
wb_freeze                      muxreg_reg[17]/CE              inf           
wb_freeze                      muxreg_reg[18]/CE              inf           
wb_freeze                      muxreg_reg[19]/CE              inf           
wb_freeze                      muxreg_reg[20]/CE              inf           
wb_freeze                      muxreg_reg[21]/CE              inf           
wb_freeze                      muxreg_valid_reg/CE            inf           
wb_freeze                      muxreg_reg[22]/CE              inf           
wb_freeze                      muxreg_reg[23]/CE              inf           
wb_freeze                      muxreg_reg[24]/CE              inf           
wb_freeze                      muxreg_reg[25]/CE              inf           
wb_freeze                      muxreg_reg[0]/CE               inf           
wb_freeze                      muxreg_reg[1]/CE               inf           
muxin_c[0]                     muxreg_reg[0]/D                inf           
muxin_c[1]                     muxreg_reg[1]/D                inf           
rst                            muxreg_reg[0]/R                inf           
rst                            muxreg_reg[10]/R               inf           
rst                            muxreg_reg[11]/R               inf           
rst                            muxreg_reg[12]/R               inf           
rst                            muxreg_reg[13]/R               inf           
rst                            muxreg_reg[14]/R               inf           
rst                            muxreg_reg[15]/R               inf           
rst                            muxreg_reg[16]/R               inf           
rst                            muxreg_reg[17]/R               inf           
rst                            muxreg_reg[18]/R               inf           
rst                            muxreg_reg[19]/R               inf           
rst                            muxreg_reg[1]/R                inf           
rst                            muxreg_reg[20]/R               inf           
rst                            muxreg_reg[21]/R               inf           
rst                            muxreg_reg[22]/R               inf           
rst                            muxreg_reg[23]/R               inf           
rst                            muxreg_reg[24]/R               inf           
rst                            muxreg_reg[25]/R               inf           
rst                            muxreg_reg[26]/R               inf           
rst                            muxreg_reg[27]/R               inf           
rst                            muxreg_reg[28]/R               inf           
rst                            muxreg_reg[29]/R               inf           
rst                            muxreg_reg[2]/R                inf           
rst                            muxreg_reg[30]/R               inf           
rst                            muxreg_reg[31]/R               inf           
rst                            muxreg_reg[3]/R                inf           
rst                            muxreg_reg[4]/R                inf           
rst                            muxreg_reg[5]/R                inf           
rst                            muxreg_reg[6]/R                inf           
rst                            muxreg_reg[7]/R                inf           
rst                            muxreg_reg[8]/R                inf           
rst                            muxreg_reg[9]/R                inf           
rfwb_op[0]                     muxreg_valid_reg/D             inf           
rst                            muxreg_valid_reg/R             inf           
muxin_d[3]                     muxout[31]                     inf           



