INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/hello_world2/hello_world2.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
