\doxysubsubsubsection{Input Data Inversion Modes}
\hypertarget{group__CRCEx__Input__Data__Inversion}{}\label{group__CRCEx__Input__Data__Inversion}\index{Input Data Inversion Modes@{Input Data Inversion Modes}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__CRCEx__Input__Data__Inversion_gaef0c058a5f7441857e6be133907054cc}{CRC\+\_\+\+INPUTDATA\+\_\+\+INVERSION\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__CRCEx__Input__Data__Inversion_ga084b67040f6451515ecda8f9c58be186}{CRC\+\_\+\+INPUTDATA\+\_\+\+INVERSION\+\_\+\+BYTE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92fda6ff4d3290ee41e59a13e2e8037b}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group__CRCEx__Input__Data__Inversion_ga167d77d863bf663b3ff41da62b047b55}{CRC\+\_\+\+INPUTDATA\+\_\+\+INVERSION\+\_\+\+HALFWORD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ffd71a81205713ba49123a7c4e7a7ef}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group__CRCEx__Input__Data__Inversion_gaf38ebb4f56cc12653d96ce27cdf84848}{CRC\+\_\+\+INPUTDATA\+\_\+\+INVERSION\+\_\+\+WORD}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c5a6e8ab7464ff35f1e5f424b76c15a}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__CRCEx__Input__Data__Inversion_ga084b67040f6451515ecda8f9c58be186}\label{group__CRCEx__Input__Data__Inversion_ga084b67040f6451515ecda8f9c58be186} 
\index{Input Data Inversion Modes@{Input Data Inversion Modes}!CRC\_INPUTDATA\_INVERSION\_BYTE@{CRC\_INPUTDATA\_INVERSION\_BYTE}}
\index{CRC\_INPUTDATA\_INVERSION\_BYTE@{CRC\_INPUTDATA\_INVERSION\_BYTE}!Input Data Inversion Modes@{Input Data Inversion Modes}}
\doxysubsubsubsubsubsection{\texorpdfstring{CRC\_INPUTDATA\_INVERSION\_BYTE}{CRC\_INPUTDATA\_INVERSION\_BYTE}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+INPUTDATA\+\_\+\+INVERSION\+\_\+\+BYTE~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92fda6ff4d3290ee41e59a13e2e8037b}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+0}}}

Byte-\/wise input data inversion ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__crc__ex_8h_source_l00048}{48}} of file \mbox{\hyperlink{stm32wlxx__hal__crc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+crc\+\_\+ex.\+h}}.

\Hypertarget{group__CRCEx__Input__Data__Inversion_ga167d77d863bf663b3ff41da62b047b55}\label{group__CRCEx__Input__Data__Inversion_ga167d77d863bf663b3ff41da62b047b55} 
\index{Input Data Inversion Modes@{Input Data Inversion Modes}!CRC\_INPUTDATA\_INVERSION\_HALFWORD@{CRC\_INPUTDATA\_INVERSION\_HALFWORD}}
\index{CRC\_INPUTDATA\_INVERSION\_HALFWORD@{CRC\_INPUTDATA\_INVERSION\_HALFWORD}!Input Data Inversion Modes@{Input Data Inversion Modes}}
\doxysubsubsubsubsubsection{\texorpdfstring{CRC\_INPUTDATA\_INVERSION\_HALFWORD}{CRC\_INPUTDATA\_INVERSION\_HALFWORD}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+INPUTDATA\+\_\+\+INVERSION\+\_\+\+HALFWORD~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3ffd71a81205713ba49123a7c4e7a7ef}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+1}}}

Half\+Word-\/wise input data inversion 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__crc__ex_8h_source_l00049}{49}} of file \mbox{\hyperlink{stm32wlxx__hal__crc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+crc\+\_\+ex.\+h}}.

\Hypertarget{group__CRCEx__Input__Data__Inversion_gaef0c058a5f7441857e6be133907054cc}\label{group__CRCEx__Input__Data__Inversion_gaef0c058a5f7441857e6be133907054cc} 
\index{Input Data Inversion Modes@{Input Data Inversion Modes}!CRC\_INPUTDATA\_INVERSION\_NONE@{CRC\_INPUTDATA\_INVERSION\_NONE}}
\index{CRC\_INPUTDATA\_INVERSION\_NONE@{CRC\_INPUTDATA\_INVERSION\_NONE}!Input Data Inversion Modes@{Input Data Inversion Modes}}
\doxysubsubsubsubsubsection{\texorpdfstring{CRC\_INPUTDATA\_INVERSION\_NONE}{CRC\_INPUTDATA\_INVERSION\_NONE}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+INPUTDATA\+\_\+\+INVERSION\+\_\+\+NONE~0x00000000U}

No input data inversion ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__crc__ex_8h_source_l00047}{47}} of file \mbox{\hyperlink{stm32wlxx__hal__crc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+crc\+\_\+ex.\+h}}.

\Hypertarget{group__CRCEx__Input__Data__Inversion_gaf38ebb4f56cc12653d96ce27cdf84848}\label{group__CRCEx__Input__Data__Inversion_gaf38ebb4f56cc12653d96ce27cdf84848} 
\index{Input Data Inversion Modes@{Input Data Inversion Modes}!CRC\_INPUTDATA\_INVERSION\_WORD@{CRC\_INPUTDATA\_INVERSION\_WORD}}
\index{CRC\_INPUTDATA\_INVERSION\_WORD@{CRC\_INPUTDATA\_INVERSION\_WORD}!Input Data Inversion Modes@{Input Data Inversion Modes}}
\doxysubsubsubsubsubsection{\texorpdfstring{CRC\_INPUTDATA\_INVERSION\_WORD}{CRC\_INPUTDATA\_INVERSION\_WORD}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+INPUTDATA\+\_\+\+INVERSION\+\_\+\+WORD~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4c5a6e8ab7464ff35f1e5f424b76c15a}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN}}}

Word-\/wise input data inversion ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__crc__ex_8h_source_l00050}{50}} of file \mbox{\hyperlink{stm32wlxx__hal__crc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+crc\+\_\+ex.\+h}}.

