library ieee;
	  use ieee.std_logic_1164.all;
	  use ieee.std_logic_arith.all;
	  use ieee.std_logic_unsigned.all;

entity RAM_2 is
generic (bits: INTEGER := 8;                  -- number of bits per word
         words: INTEGER := 16);               -- number of words in the memory
   port (wr_ena, clk: in std_logic;
         addr: in integer range 0 to words-1;
         bidir: inout std_logic_vector (bits-1 downto 0));
  
end RAM_2;

architecture RAM of RAM_2 is
    type vector_arry is arry (0 to words-1) of
         std_logic_vetor (bits-1 downto 0);
    signal memory: vector_array;
 
 begin
    process (clk, wr_ena)
    begin
      if (wr_ena='1') then
        if (clk'event and clk='1') then
            bidir <= memory(addr);
        else
            bidir <= (others => 'Z');
            if (clk'event and clk='1') then
                memory(addr) <= bidir;
        end if;
      end if;
    end process;

end RAM;
