

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 11:25:37 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Row_unroll
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.668 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      119|      119| 4.760 us | 4.760 us |  119|  119|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |      118|      118|        59|          -|          -|     2|    no    |
        | + Col_Loop           |       28|       28|        14|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        | + Col_Loop           |       28|       28|        14|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     409|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     209|    -|
|Register         |        -|      -|     174|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     174|     684|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln16_1_fu_448_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln16_fu_263_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln20_1_fu_466_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln20_fu_281_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln23_1_fu_512_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln23_fu_315_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln26_1_fu_518_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_fu_321_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln28_1_fu_536_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln28_fu_340_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln35_1_fu_490_p2     |     +    |      0|  0|   7|           4|           3|
    |add_ln35_2_fu_496_p2     |     +    |      0|  0|   7|           4|           4|
    |add_ln35_fu_299_p2       |     +    |      0|  0|  13|           4|           4|
    |f_fu_243_p2              |     +    |      0|  0|  10|           2|           1|
    |and_ln28_1_fu_428_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_618_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_624_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_422_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_237_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln16_1_fu_442_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln16_fu_257_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_1_fu_460_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_275_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_1_fu_506_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_309_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_392_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_404_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_410_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_582_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_588_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_600_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_606_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_386_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln28_1_fu_416_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_594_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_612_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_398_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_630_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_434_p3    |  select  |      0|  0|  32|           1|          32|
    |xor_ln25_fu_472_p2       |    xor   |      0|  0|   3|           2|           3|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 409|         192|         142|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|         11|    1|         11|
    |c_0_0_reg_111            |   9|          2|    2|          4|
    |c_0_1_reg_171            |   9|          2|    2|          4|
    |conv_1_out_address0      |  15|          3|    5|         15|
    |f_0_reg_100              |   9|          2|    2|          4|
    |grp_fu_230_p1            |  15|          3|   32|         96|
    |max_0_0_reg_123          |   9|          2|   32|         64|
    |max_0_1_reg_183          |   9|          2|   32|         64|
    |max_1_0_reg_148          |   9|          2|   32|         64|
    |max_1_1_reg_207          |   9|          2|   32|         64|
    |max_pool_1_out_address0  |  15|          3|    3|          9|
    |max_pool_1_out_d0        |  15|          3|   32|         96|
    |mpc_0_0_reg_160          |   9|          2|    2|          4|
    |mpc_0_1_reg_219          |   9|          2|    2|          4|
    |mpr_0_0_reg_136          |   9|          2|    2|          4|
    |mpr_0_1_reg_196          |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 209|         45|  215|        511|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln16_1_reg_700   |   2|   0|    2|          0|
    |add_ln16_reg_661     |   2|   0|    2|          0|
    |add_ln20_1_reg_713   |   2|   0|    2|          0|
    |add_ln20_reg_674     |   2|   0|    2|          0|
    |add_ln23_1_reg_726   |   2|   0|    2|          0|
    |add_ln23_reg_682     |   2|   0|    2|          0|
    |ap_CS_fsm            |  10|   0|   10|          0|
    |c_0_0_reg_111        |   2|   0|    2|          0|
    |c_0_1_reg_171        |   2|   0|    2|          0|
    |f_0_reg_100          |   2|   0|    2|          0|
    |f_reg_641            |   2|   0|    2|          0|
    |max_0_0_reg_123      |  32|   0|   32|          0|
    |max_0_1_reg_183      |  32|   0|   32|          0|
    |max_1_0_reg_148      |  32|   0|   32|          0|
    |max_1_1_reg_207      |  32|   0|   32|          0|
    |mpc_0_0_reg_160      |   2|   0|    2|          0|
    |mpc_0_1_reg_219      |   2|   0|    2|          0|
    |mpr_0_0_reg_136      |   2|   0|    2|          0|
    |mpr_0_1_reg_196      |   2|   0|    2|          0|
    |shl_ln26_1_reg_705   |   1|   0|    2|          1|
    |shl_ln26_reg_666     |   1|   0|    2|          1|
    |xor_ln25_reg_718     |   2|   0|    2|          0|
    |zext_ln14_1_reg_652  |   2|   0|    4|          2|
    |zext_ln14_reg_646    |   2|   0|    6|          4|
    +---------------------+----+----+-----+-----------+
    |Total                | 174|   0|  182|          8|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

