# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: E:\Proyecto\Practica_3\minutos.csv
# Generated on: Fri Feb 09 19:16:17 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
ADS,Output,PIN_V20,6,B6_N1,PIN_L6,,,,
AUS,Output,PIN_AF10,8,B8_N0,PIN_L3,,,,
BDS,Output,PIN_V21,6,B6_N1,PIN_J1,,,,
BUS,Output,PIN_AB12,8,B8_N0,PIN_K2,,,,
CDS,Output,PIN_W21,6,B6_N1,PIN_N9,,,,
CLOCK,Input,PIN_D13,3,B3_N0,PIN_P2,,,,
CUS,Output,PIN_AC12,8,B8_N0,PIN_K1,,,,
DDS,Output,PIN_Y22,6,B6_N1,PIN_P9,,,,
DUS,Output,PIN_AD11,8,B8_N0,PIN_J2,,,,
EDS,Output,PIN_AA24,6,B6_N1,PIN_L9,,,,
EUS,Output,PIN_AE11,8,B8_N0,PIN_K4,,,,
FDS,Output,PIN_AA23,6,B6_N1,PIN_L2,,,,
FUS,Output,PIN_V14,8,B8_N0,PIN_K3,,,,
GDS,Output,PIN_AB24,6,B6_N1,PIN_L4,,,,
GUS,Output,PIN_V13,8,B8_N0,PIN_L7,,,,
LED1S,Output,PIN_AE22,7,B7_N0,PIN_B14,,,,
RESET,Input,PIN_N25,5,B5_N1,PIN_P1,,,,
