// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_c2dc_vsc_0_vscale_core_polyphase (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        SrcYUV422_dout,
        SrcYUV422_empty_n,
        SrcYUV422_read,
        vfltCoeff_address0,
        vfltCoeff_ce0,
        vfltCoeff_q0,
        OutYUV_din,
        OutYUV_full_n,
        OutYUV_write,
        HeightIn_dout,
        HeightIn_empty_n,
        HeightIn_read,
        Width_dout,
        Width_empty_n,
        Width_read,
        HeightOut_dout,
        HeightOut_empty_n,
        HeightOut_read,
        LineRate_dout,
        LineRate_empty_n,
        LineRate_read,
        Width_out_din,
        Width_out_full_n,
        Width_out_write,
        HeightOut_out_din,
        HeightOut_out_full_n,
        HeightOut_out_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_pp0_stage0 = 8'd4;
parameter    ap_ST_fsm_state6 = 8'd8;
parameter    ap_ST_fsm_state7 = 8'd16;
parameter    ap_ST_fsm_state8 = 8'd32;
parameter    ap_ST_fsm_pp1_stage0 = 8'd64;
parameter    ap_ST_fsm_state21 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [47:0] SrcYUV422_dout;
input   SrcYUV422_empty_n;
output   SrcYUV422_read;
output  [8:0] vfltCoeff_address0;
output   vfltCoeff_ce0;
input  [15:0] vfltCoeff_q0;
output  [47:0] OutYUV_din;
input   OutYUV_full_n;
output   OutYUV_write;
input  [11:0] HeightIn_dout;
input   HeightIn_empty_n;
output   HeightIn_read;
input  [11:0] Width_dout;
input   Width_empty_n;
output   Width_read;
input  [11:0] HeightOut_dout;
input   HeightOut_empty_n;
output   HeightOut_read;
input  [31:0] LineRate_dout;
input   LineRate_empty_n;
output   LineRate_read;
output  [11:0] Width_out_din;
input   Width_out_full_n;
output   Width_out_write;
output  [11:0] HeightOut_out_din;
input   HeightOut_out_full_n;
output   HeightOut_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg SrcYUV422_read;
reg vfltCoeff_ce0;
reg OutYUV_write;
reg HeightIn_read;
reg Width_read;
reg HeightOut_read;
reg LineRate_read;
reg Width_out_write;
reg HeightOut_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    SrcYUV422_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln299_reg_3215;
reg   [0:0] brmerge_i_reg_3176;
reg   [0:0] cmp81_i_reg_3172;
reg    OutYUV_blk_n;
reg    ap_enable_reg_pp1_iter11;
reg   [0:0] OutputWriteEn_reg_3163;
reg    HeightIn_blk_n;
reg    Width_blk_n;
reg    HeightOut_blk_n;
reg    LineRate_blk_n;
reg    Width_out_blk_n;
reg    HeightOut_out_blk_n;
reg   [8:0] indvar_flatten_reg_516;
reg   [6:0] i_reg_527;
reg   [2:0] j_reg_538;
reg   [11:0] x_reg_619;
reg   [7:0] PixArray_val_V_5_5_1_i_reg_744;
reg   [7:0] PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg;
wire    ap_block_state9_pp1_stage0_iter0;
reg    ap_predicate_op233_read_state10;
reg    ap_block_state10_pp1_stage0_iter1;
wire    ap_block_state11_pp1_stage0_iter2;
wire    ap_block_state12_pp1_stage0_iter3;
wire    ap_block_state13_pp1_stage0_iter4;
wire    ap_block_state14_pp1_stage0_iter5;
wire    ap_block_state15_pp1_stage0_iter6;
wire    ap_block_state16_pp1_stage0_iter7;
wire    ap_block_state17_pp1_stage0_iter8;
wire    ap_block_state18_pp1_stage0_iter9;
wire    ap_block_state19_pp1_stage0_iter10;
reg    ap_block_state20_pp1_stage0_iter11;
reg    ap_block_pp1_stage0_11001;
reg   [7:0] PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_5_5_1_i_reg_744_pp1_iter6_reg;
reg   [7:0] PixArray_val_V_5_4_1_i_reg_755;
reg   [7:0] PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_5_4_1_i_reg_755_pp1_iter6_reg;
reg   [7:0] PixArray_val_V_5_3_1_i_reg_766;
reg   [7:0] PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_5_3_1_i_reg_766_pp1_iter6_reg;
reg   [7:0] PixArray_val_V_5_2_1_i_reg_777;
reg   [7:0] PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_5_2_1_i_reg_777_pp1_iter6_reg;
reg   [7:0] PixArray_val_V_5_1_1_i_reg_788;
reg   [7:0] PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_5_1_1_i_reg_788_pp1_iter6_reg;
reg   [7:0] PixArray_val_V_5_0_1_i_reg_799;
reg   [7:0] PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_5_0_1_i_reg_799_pp1_iter6_reg;
reg   [7:0] PixArray_val_V_4_5_0_i_reg_810;
reg   [7:0] PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_4_5_0_i_reg_810_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_4_4_0_i_reg_820;
reg   [7:0] PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_4_4_0_i_reg_820_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_4_3_0_i_reg_830;
reg   [7:0] PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_4_3_0_i_reg_830_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_4_2_0_i_reg_840;
reg   [7:0] PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_4_2_0_i_reg_840_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_4_1_0_i_reg_850;
reg   [7:0] PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_4_1_0_i_reg_850_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_4_0_0_i_reg_860;
reg   [7:0] PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_4_0_0_i_reg_860_pp1_iter5_reg;
reg   [7:0] PixArray_val_V_3_5_0_i_reg_870;
reg   [7:0] PixArray_val_V_3_5_0_i_reg_870_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_3_4_0_i_reg_880;
reg   [7:0] PixArray_val_V_3_4_0_i_reg_880_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_3_3_0_i_reg_890;
reg   [7:0] PixArray_val_V_3_3_0_i_reg_890_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_3_2_0_i_reg_900;
reg   [7:0] PixArray_val_V_3_2_0_i_reg_900_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_3_1_0_i_reg_910;
reg   [7:0] PixArray_val_V_3_1_0_i_reg_910_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_3_0_0_i_reg_920;
reg   [7:0] PixArray_val_V_3_0_0_i_reg_920_pp1_iter4_reg;
reg   [7:0] PixArray_val_V_2_5_0_i_reg_930;
reg   [7:0] PixArray_val_V_2_4_0_i_reg_940;
reg   [7:0] PixArray_val_V_2_3_0_i_reg_950;
reg   [7:0] PixArray_val_V_2_2_0_i_reg_960;
reg   [7:0] PixArray_val_V_2_1_0_i_reg_970;
reg   [7:0] PixArray_val_V_2_0_0_i_reg_980;
reg   [11:0] OutLines_reg_2985;
reg   [11:0] InLines_reg_2992;
reg   [31:0] Rate_reg_2999;
reg   [11:0] XLoopSize_reg_3004;
wire   [31:0] zext_ln222_fu_1064_p1;
reg   [31:0] zext_ln222_reg_3010;
wire    ap_CS_fsm_state2;
wire   [16:0] zext_ln225_fu_1067_p1;
reg   [16:0] zext_ln225_reg_3015;
wire   [11:0] YLoopSize_fu_1080_p2;
reg   [11:0] YLoopSize_reg_3020;
wire   [8:0] add_ln250_1_fu_1086_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln250_fu_1092_p2;
reg   [0:0] icmp_ln250_reg_3031;
wire   [2:0] select_ln250_fu_1110_p3;
reg   [2:0] select_ln250_reg_3035;
reg   [2:0] select_ln250_reg_3035_pp0_iter1_reg;
wire   [6:0] select_ln250_1_fu_1118_p3;
reg   [6:0] select_ln250_1_reg_3040;
reg   [6:0] select_ln250_1_reg_3040_pp0_iter1_reg;
wire   [5:0] trunc_ln255_fu_1126_p1;
reg   [5:0] trunc_ln255_reg_3047;
wire   [2:0] add_ln253_fu_1130_p2;
wire   [0:0] icmp_ln260_fu_1183_p2;
reg   [0:0] icmp_ln260_reg_3062;
wire    ap_CS_fsm_state6;
wire   [0:0] cmp40233_i_fu_1188_p2;
reg   [0:0] cmp40233_i_reg_3066;
wire   [11:0] y_1_fu_1193_p2;
reg   [11:0] y_1_reg_3070;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln269_fu_1204_p2;
reg   [0:0] icmp_ln269_reg_3078;
wire   [0:0] icmp_ln260_1_fu_1199_p2;
wire   [0:0] GetNewLine_1_fu_1220_p2;
reg   [0:0] GetNewLine_1_reg_3087;
wire   [31:0] offset_1_fu_1232_p2;
reg   [31:0] offset_1_reg_3093;
wire   [0:0] icmp_ln288_1_fu_1246_p2;
reg   [0:0] icmp_ln288_1_reg_3098;
wire   [15:0] PixArrayLoc_3_fu_1251_p3;
reg   [15:0] PixArrayLoc_3_reg_3103;
wire   [0:0] icmp124_fu_1269_p2;
reg   [0:0] icmp124_reg_3109;
wire   [0:0] cmp106_i_fu_1275_p2;
reg   [0:0] cmp106_i_reg_3114;
wire   [31:0] offset_4_fu_1349_p3;
reg   [31:0] offset_4_reg_3148;
wire    ap_CS_fsm_state8;
wire   [7:0] Phase_fu_1356_p3;
reg   [7:0] Phase_reg_3153;
wire   [31:0] WriteLocNext_2_fu_1363_p3;
reg   [31:0] WriteLocNext_2_reg_3158;
wire   [0:0] OutputWriteEn_fu_1370_p2;
wire   [0:0] GetNewLine_2_fu_1375_p3;
reg   [0:0] GetNewLine_2_reg_3167;
wire   [0:0] cmp81_i_fu_1400_p2;
wire   [0:0] brmerge_i_fu_1405_p2;
reg   [5:0] FiltCoeff_0_addr_1_reg_3180;
reg   [5:0] FiltCoeff_1_addr_1_reg_3185;
reg   [5:0] FiltCoeff_2_addr_1_reg_3190;
reg   [5:0] FiltCoeff_3_addr_1_reg_3195;
reg   [5:0] FiltCoeff_4_addr_1_reg_3200;
reg   [5:0] FiltCoeff_5_addr_1_reg_3205;
wire   [11:0] x_1_fu_1410_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln299_fu_1416_p2;
reg   [0:0] icmp_ln299_reg_3215_pp1_iter1_reg;
reg   [10:0] LineBuf_val_V_0_addr_reg_3219;
reg   [10:0] LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg;
reg   [10:0] LineBuf_val_V_1_addr_reg_3225;
reg   [10:0] LineBuf_val_V_1_addr_reg_3225_pp1_iter1_reg;
reg   [10:0] LineBuf_val_V_2_addr_reg_3231;
reg   [10:0] LineBuf_val_V_2_addr_reg_3231_pp1_iter1_reg;
reg   [10:0] LineBuf_val_V_3_addr_reg_3237;
reg   [10:0] LineBuf_val_V_3_addr_reg_3237_pp1_iter1_reg;
reg   [10:0] LineBuf_val_V_4_addr_reg_3243;
reg   [10:0] LineBuf_val_V_4_addr_reg_3243_pp1_iter1_reg;
reg   [10:0] LineBuf_val_V_5_addr_reg_3249;
reg   [10:0] LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg;
wire   [7:0] PixArrayVal_val_V_0_6_fu_1431_p1;
reg   [7:0] PixArrayVal_val_V_0_6_reg_3255;
reg   [7:0] PixArrayVal_val_V_1_6_reg_3263;
reg   [7:0] PixArrayVal_val_V_2_6_reg_3271;
reg   [7:0] PixArrayVal_val_V_3_6_reg_3279;
reg   [7:0] PixArrayVal_val_V_4_6_reg_3287;
reg   [7:0] PixArray_val_V_5_5_2_reg_3295;
wire   [7:0] PixArrayVal_val_V_0_7_fu_1485_p1;
reg   [7:0] PixArrayVal_val_V_0_7_reg_3303;
reg   [7:0] PixArrayVal_val_V_1_7_reg_3310;
reg   [7:0] PixArrayVal_val_V_2_7_reg_3317;
reg   [7:0] PixArrayVal_val_V_3_7_reg_3324;
reg   [7:0] PixArrayVal_val_V_4_7_reg_3331;
reg   [7:0] PixArray_val_V_4_5_reg_3338;
wire   [7:0] PixArrayVal_val_V_0_8_fu_1539_p1;
reg   [7:0] PixArrayVal_val_V_0_8_reg_3345;
reg   [7:0] PixArrayVal_val_V_1_8_reg_3352;
reg   [7:0] PixArrayVal_val_V_2_8_reg_3359;
reg   [7:0] PixArrayVal_val_V_3_8_reg_3366;
reg   [7:0] PixArrayVal_val_V_4_8_reg_3373;
reg   [7:0] PixArray_val_V_3_5_reg_3380;
wire   [7:0] PixArrayVal_val_V_0_9_fu_1593_p1;
reg   [7:0] PixArrayVal_val_V_0_9_reg_3387;
reg   [7:0] PixArrayVal_val_V_1_9_reg_3394;
reg   [7:0] PixArrayVal_val_V_2_9_reg_3401;
reg   [7:0] PixArrayVal_val_V_3_9_reg_3408;
reg   [7:0] PixArrayVal_val_V_4_9_reg_3415;
reg   [7:0] PixArray_val_V_2_5_reg_3422;
wire   [7:0] PixArrayVal_val_V_0_10_fu_1647_p1;
reg   [7:0] PixArrayVal_val_V_0_10_reg_3429;
reg   [7:0] PixArrayVal_val_V_1_10_reg_3436;
reg   [7:0] PixArrayVal_val_V_2_10_reg_3443;
reg   [7:0] PixArrayVal_val_V_3_10_reg_3450;
reg   [7:0] PixArrayVal_val_V_4_10_reg_3457;
reg   [7:0] PixArray_val_V_1_5_reg_3464;
wire   [7:0] PixArray_val_V_0_0_fu_1701_p1;
reg   [47:0] SrcYUV422_read_reg_3501;
wire   [7:0] PixArray_val_V_5_0_fu_1755_p1;
wire  signed [23:0] sext_ln215_fu_2078_p1;
wire  signed [23:0] sext_ln215_1_fu_2106_p1;
wire  signed [23:0] sext_ln215_2_fu_2134_p1;
wire  signed [23:0] sext_ln215_3_fu_2165_p1;
wire  signed [23:0] sext_ln215_4_fu_2211_p1;
wire  signed [25:0] grp_fu_2769_p3;
reg    ap_enable_reg_pp1_iter7;
wire  signed [23:0] sext_ln215_5_fu_2254_p1;
wire  signed [25:0] grp_fu_2777_p3;
wire  signed [25:0] grp_fu_2785_p3;
wire  signed [25:0] grp_fu_2793_p3;
wire  signed [25:0] grp_fu_2801_p3;
wire  signed [25:0] grp_fu_2809_p3;
wire  signed [26:0] grp_fu_2871_p3;
reg    ap_enable_reg_pp1_iter9;
wire  signed [26:0] grp_fu_2879_p3;
wire  signed [26:0] grp_fu_2887_p3;
wire  signed [26:0] grp_fu_2895_p3;
wire  signed [26:0] grp_fu_2903_p3;
wire  signed [26:0] grp_fu_2911_p3;
wire   [7:0] select_ln301_fu_2347_p3;
reg   [7:0] select_ln301_reg_3926;
wire   [7:0] select_ln301_1_fu_2406_p3;
reg   [7:0] select_ln301_1_reg_3931;
wire   [7:0] select_ln301_2_fu_2465_p3;
reg   [7:0] select_ln301_2_reg_3936;
wire   [7:0] select_ln301_3_fu_2524_p3;
reg   [7:0] select_ln301_3_reg_3941;
wire   [7:0] select_ln301_4_fu_2583_p3;
reg   [7:0] select_ln301_4_reg_3946;
wire   [7:0] select_ln301_5_fu_2642_p3;
reg   [7:0] select_ln301_5_reg_3951;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state9;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter10;
reg   [5:0] FiltCoeff_0_address0;
reg    FiltCoeff_0_ce0;
reg    FiltCoeff_0_we0;
wire   [15:0] FiltCoeff_0_q0;
reg   [5:0] FiltCoeff_1_address0;
reg    FiltCoeff_1_ce0;
reg    FiltCoeff_1_we0;
wire   [15:0] FiltCoeff_1_q0;
reg   [5:0] FiltCoeff_2_address0;
reg    FiltCoeff_2_ce0;
reg    FiltCoeff_2_we0;
wire   [15:0] FiltCoeff_2_q0;
reg   [5:0] FiltCoeff_3_address0;
reg    FiltCoeff_3_ce0;
reg    FiltCoeff_3_we0;
wire   [15:0] FiltCoeff_3_q0;
reg   [5:0] FiltCoeff_4_address0;
reg    FiltCoeff_4_ce0;
reg    FiltCoeff_4_we0;
wire   [15:0] FiltCoeff_4_q0;
reg   [5:0] FiltCoeff_5_address0;
reg    FiltCoeff_5_ce0;
reg    FiltCoeff_5_we0;
wire   [15:0] FiltCoeff_5_q0;
wire   [10:0] LineBuf_val_V_0_address0;
reg    LineBuf_val_V_0_ce0;
reg    LineBuf_val_V_0_we0;
wire   [10:0] LineBuf_val_V_0_address1;
reg    LineBuf_val_V_0_ce1;
wire   [47:0] LineBuf_val_V_0_q1;
wire   [10:0] LineBuf_val_V_1_address0;
reg    LineBuf_val_V_1_ce0;
reg    LineBuf_val_V_1_we0;
wire   [47:0] LineBuf_val_V_1_d0;
wire   [10:0] LineBuf_val_V_1_address1;
reg    LineBuf_val_V_1_ce1;
wire   [47:0] LineBuf_val_V_1_q1;
wire   [10:0] LineBuf_val_V_2_address0;
reg    LineBuf_val_V_2_ce0;
reg    LineBuf_val_V_2_we0;
wire   [47:0] LineBuf_val_V_2_d0;
wire   [10:0] LineBuf_val_V_2_address1;
reg    LineBuf_val_V_2_ce1;
wire   [47:0] LineBuf_val_V_2_q1;
wire   [10:0] LineBuf_val_V_3_address0;
reg    LineBuf_val_V_3_ce0;
reg    LineBuf_val_V_3_we0;
wire   [47:0] LineBuf_val_V_3_d0;
wire   [10:0] LineBuf_val_V_3_address1;
reg    LineBuf_val_V_3_ce1;
wire   [47:0] LineBuf_val_V_3_q1;
wire   [10:0] LineBuf_val_V_4_address0;
reg    LineBuf_val_V_4_ce0;
reg    LineBuf_val_V_4_we0;
wire   [47:0] LineBuf_val_V_4_d0;
wire   [10:0] LineBuf_val_V_4_address1;
reg    LineBuf_val_V_4_ce1;
wire   [47:0] LineBuf_val_V_4_q1;
wire   [10:0] LineBuf_val_V_5_address0;
reg    LineBuf_val_V_5_ce0;
reg    LineBuf_val_V_5_we0;
wire   [47:0] LineBuf_val_V_5_d0;
wire   [10:0] LineBuf_val_V_5_address1;
reg    LineBuf_val_V_5_ce1;
wire   [47:0] LineBuf_val_V_5_q1;
reg   [6:0] ap_phi_mux_i_phi_fu_531_p4;
wire    ap_block_pp0_stage0;
reg   [11:0] y_reg_549;
wire    ap_CS_fsm_state21;
reg   [0:0] GetNewLine_reg_560;
reg   [15:0] PixArrayLoc_reg_572;
reg   [31:0] WriteLocNext_3_reg_583;
reg   [7:0] PhaseV_reg_595;
reg   [31:0] offset_reg_607;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_5_5_0_i_reg_630;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_5_5_0_i_reg_630;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArrayVal_val_V_4_reg_640;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArrayVal_val_V_4_reg_640;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArrayVal_val_V_3_reg_650;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArrayVal_val_V_3_reg_650;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArrayVal_val_V_2_reg_660;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArrayVal_val_V_2_reg_660;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArrayVal_val_V_1_reg_670;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArrayVal_val_V_1_reg_670;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArrayVal_val_V_0_reg_680;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArrayVal_val_V_0_reg_680;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680;
reg   [7:0] ap_phi_mux_PixArray_val_V_0_5_0_i_phi_fu_693_p4;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_0_5_0_i_reg_690;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_0_5_0_i_reg_690;
reg   [7:0] ap_phi_mux_PixArray_val_V_0_4_0_i_phi_fu_702_p4;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_0_4_0_i_reg_699;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_0_4_0_i_reg_699;
reg   [7:0] ap_phi_mux_PixArray_val_V_0_3_0_i_phi_fu_711_p4;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_0_3_0_i_reg_708;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_0_3_0_i_reg_708;
reg   [7:0] ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_720_p4;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_0_2_0_i_reg_717;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_0_2_0_i_reg_717;
reg   [7:0] ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_729_p4;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_0_1_0_i_reg_726;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_0_1_0_i_reg_726;
reg   [7:0] ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_738_p4;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_0_0_0_i_reg_735;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_0_0_0_i_reg_735;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_5_5_1_i_reg_744;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_5_5_1_i_reg_744;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_5_4_1_i_reg_755;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_5_4_1_i_reg_755;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_5_3_1_i_reg_766;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_5_3_1_i_reg_766;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_5_2_1_i_reg_777;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_5_2_1_i_reg_777;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_5_1_1_i_reg_788;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_5_1_1_i_reg_788;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_5_0_1_i_reg_799;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_5_0_1_i_reg_799;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_4_5_0_i_reg_810;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_4_5_0_i_reg_810;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_4_4_0_i_reg_820;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_4_4_0_i_reg_820;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_4_3_0_i_reg_830;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_4_3_0_i_reg_830;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_4_2_0_i_reg_840;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_4_2_0_i_reg_840;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_4_1_0_i_reg_850;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_4_1_0_i_reg_850;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_4_0_0_i_reg_860;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_4_0_0_i_reg_860;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_3_5_0_i_reg_870;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_3_5_0_i_reg_870;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_3_4_0_i_reg_880;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_3_4_0_i_reg_880;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_3_3_0_i_reg_890;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_3_3_0_i_reg_890;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_3_2_0_i_reg_900;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_3_2_0_i_reg_900;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_3_1_0_i_reg_910;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_3_1_0_i_reg_910;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_3_0_0_i_reg_920;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_3_0_0_i_reg_920;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_2_5_0_i_reg_930;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_2_5_0_i_reg_930;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_2_4_0_i_reg_940;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_2_4_0_i_reg_940;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_2_3_0_i_reg_950;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_2_3_0_i_reg_950;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_2_2_0_i_reg_960;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_2_2_0_i_reg_960;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_2_1_0_i_reg_970;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_2_1_0_i_reg_970;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_2_0_0_i_reg_980;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_2_0_0_i_reg_980;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_1_5_0_i_reg_990;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_1_5_0_i_reg_990;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_1_5_0_i_reg_990;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_1_4_0_i_reg_999;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_1_4_0_i_reg_999;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_1_4_0_i_reg_999;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_1_3_0_i_reg_1008;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_1_3_0_i_reg_1008;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_1_3_0_i_reg_1008;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_1_2_0_i_reg_1017;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_1_2_0_i_reg_1017;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_1_2_0_i_reg_1017;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_1_1_0_i_reg_1026;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_1_1_0_i_reg_1026;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_1_1_0_i_reg_1026;
wire   [7:0] ap_phi_reg_pp1_iter0_PixArray_val_V_1_0_0_i_reg_1035;
reg   [7:0] ap_phi_reg_pp1_iter1_PixArray_val_V_1_0_0_i_reg_1035;
reg   [7:0] ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035;
reg   [7:0] ap_phi_reg_pp1_iter3_PixArray_val_V_1_0_0_i_reg_1035;
wire   [63:0] zext_ln255_2_fu_1169_p1;
wire   [63:0] zext_ln250_fu_1174_p1;
wire   [63:0] idxprom5_i_i_fu_1381_p1;
wire   [63:0] idxprom5_i47_i_fu_1421_p1;
reg    ap_block_state1;
reg    ap_block_pp1_stage0_01001;
wire   [12:0] zext_ln227_fu_1044_p1;
wire   [12:0] add_ln227_fu_1048_p2;
wire   [0:0] icmp_ln225_fu_1070_p2;
wire   [11:0] TotalLines_fu_1074_p3;
wire   [0:0] icmp_ln253_fu_1104_p2;
wire   [6:0] add_ln250_fu_1098_p2;
wire   [7:0] tmp_1_fu_1143_p3;
wire   [8:0] tmp_cast_fu_1136_p3;
wire   [8:0] zext_ln255_fu_1150_p1;
wire   [8:0] sub_ln255_fu_1154_p2;
wire   [8:0] zext_ln255_1_fu_1160_p1;
wire   [8:0] add_ln255_fu_1163_p2;
wire   [15:0] tmp_fu_1210_p4;
wire   [15:0] PixArrayLoc_1_fu_1226_p2;
wire   [15:0] PixArrayLoc_2_fu_1238_p3;
wire   [9:0] tmp_3_fu_1259_p4;
wire   [5:0] trunc_ln_fu_1281_p4;
wire   [31:0] offset_2_fu_1295_p3;
wire   [15:0] tmp_2_fu_1301_p4;
wire   [0:0] icmp_ln288_fu_1311_p2;
wire   [0:0] and_ln288_fu_1317_p2;
wire   [31:0] offset_3_fu_1322_p2;
wire   [31:0] WriteLocNext_fu_1327_p2;
wire   [31:0] select_ln288_fu_1333_p3;
wire   [7:0] zext_ln242_fu_1291_p1;
wire   [31:0] select_ln288_1_fu_1341_p3;
wire   [16:0] PixArrayLoc_2_cast_i_fu_1391_p1;
wire   [16:0] add79_i_fu_1394_p2;
wire   [7:0] select_ln348_5_fu_1839_p3;
wire   [7:0] select_ln348_fu_1809_p3;
wire   [7:0] select_ln348_1_fu_1815_p3;
wire   [7:0] select_ln348_2_fu_1821_p3;
wire   [7:0] select_ln348_3_fu_1827_p3;
wire   [7:0] select_ln348_4_fu_1833_p3;
wire   [7:0] select_ln348_11_fu_1892_p3;
wire   [7:0] select_ln348_6_fu_1862_p3;
wire   [7:0] select_ln348_7_fu_1868_p3;
wire   [7:0] select_ln348_8_fu_1874_p3;
wire   [7:0] select_ln348_9_fu_1880_p3;
wire   [7:0] select_ln348_10_fu_1886_p3;
wire   [7:0] select_ln348_17_fu_1945_p3;
wire   [7:0] select_ln348_12_fu_1915_p3;
wire   [7:0] select_ln348_13_fu_1921_p3;
wire   [7:0] select_ln348_14_fu_1927_p3;
wire   [7:0] select_ln348_15_fu_1933_p3;
wire   [7:0] select_ln348_16_fu_1939_p3;
wire   [7:0] select_ln348_23_fu_1998_p3;
wire   [7:0] select_ln348_18_fu_1968_p3;
wire   [7:0] select_ln348_19_fu_1974_p3;
wire   [7:0] select_ln348_20_fu_1980_p3;
wire   [7:0] select_ln348_21_fu_1986_p3;
wire   [7:0] select_ln348_22_fu_1992_p3;
wire   [7:0] select_ln348_29_fu_2051_p3;
wire   [7:0] select_ln348_24_fu_2021_p3;
wire   [7:0] select_ln348_25_fu_2027_p3;
wire   [7:0] select_ln348_26_fu_2033_p3;
wire   [7:0] select_ln348_27_fu_2039_p3;
wire   [7:0] select_ln348_28_fu_2045_p3;
wire  signed [23:0] grp_fu_2661_p3;
wire  signed [23:0] grp_fu_2670_p3;
wire  signed [23:0] grp_fu_2679_p3;
wire  signed [23:0] grp_fu_2688_p3;
wire  signed [23:0] grp_fu_2697_p3;
wire  signed [23:0] grp_fu_2706_p3;
wire  signed [24:0] grp_fu_2715_p3;
wire  signed [24:0] grp_fu_2724_p3;
wire  signed [24:0] grp_fu_2733_p3;
wire  signed [24:0] grp_fu_2742_p3;
wire  signed [24:0] grp_fu_2751_p3;
wire  signed [24:0] grp_fu_2760_p3;
wire  signed [25:0] grp_fu_2817_p3;
wire  signed [25:0] grp_fu_2826_p3;
wire  signed [25:0] grp_fu_2835_p3;
wire  signed [25:0] grp_fu_2844_p3;
wire  signed [25:0] grp_fu_2853_p3;
wire  signed [25:0] grp_fu_2862_p3;
wire  signed [26:0] grp_fu_2919_p3;
wire   [6:0] tmp_5_fu_2303_p4;
wire   [0:0] tmp_4_fu_2296_p3;
wire   [0:0] xor_ln301_fu_2327_p2;
wire   [0:0] icmp_ln401_fu_2312_p2;
wire   [0:0] or_ln301_fu_2341_p2;
wire   [7:0] select_ln301_6_fu_2333_p3;
wire   [7:0] trunc_ln2_fu_2318_p4;
wire  signed [26:0] grp_fu_2930_p3;
wire   [6:0] tmp_7_fu_2362_p4;
wire   [0:0] tmp_6_fu_2355_p3;
wire   [0:0] xor_ln301_1_fu_2386_p2;
wire   [0:0] icmp_ln401_1_fu_2371_p2;
wire   [0:0] or_ln301_1_fu_2400_p2;
wire   [7:0] select_ln301_7_fu_2392_p3;
wire   [7:0] trunc_ln301_1_fu_2377_p4;
wire  signed [26:0] grp_fu_2941_p3;
wire   [6:0] tmp_9_fu_2421_p4;
wire   [0:0] tmp_8_fu_2414_p3;
wire   [0:0] xor_ln301_2_fu_2445_p2;
wire   [0:0] icmp_ln401_2_fu_2430_p2;
wire   [0:0] or_ln301_2_fu_2459_p2;
wire   [7:0] select_ln301_8_fu_2451_p3;
wire   [7:0] trunc_ln301_2_fu_2436_p4;
wire  signed [26:0] grp_fu_2952_p3;
wire   [6:0] tmp_11_fu_2480_p4;
wire   [0:0] tmp_10_fu_2473_p3;
wire   [0:0] xor_ln301_3_fu_2504_p2;
wire   [0:0] icmp_ln401_3_fu_2489_p2;
wire   [0:0] or_ln301_3_fu_2518_p2;
wire   [7:0] select_ln301_9_fu_2510_p3;
wire   [7:0] trunc_ln301_3_fu_2495_p4;
wire  signed [26:0] grp_fu_2963_p3;
wire   [6:0] tmp_13_fu_2539_p4;
wire   [0:0] tmp_12_fu_2532_p3;
wire   [0:0] xor_ln301_4_fu_2563_p2;
wire   [0:0] icmp_ln401_4_fu_2548_p2;
wire   [0:0] or_ln301_4_fu_2577_p2;
wire   [7:0] select_ln301_10_fu_2569_p3;
wire   [7:0] trunc_ln301_4_fu_2554_p4;
wire  signed [26:0] grp_fu_2974_p3;
wire   [6:0] tmp_15_fu_2598_p4;
wire   [0:0] tmp_14_fu_2591_p3;
wire   [0:0] xor_ln301_5_fu_2622_p2;
wire   [0:0] icmp_ln401_5_fu_2607_p2;
wire   [0:0] or_ln301_5_fu_2636_p2;
wire   [7:0] select_ln301_11_fu_2628_p3;
wire   [7:0] trunc_ln301_5_fu_2613_p4;
wire   [7:0] grp_fu_2661_p0;
wire  signed [15:0] grp_fu_2661_p1;
wire   [12:0] grp_fu_2661_p2;
wire   [7:0] grp_fu_2670_p0;
wire  signed [15:0] grp_fu_2670_p1;
wire   [12:0] grp_fu_2670_p2;
wire   [7:0] grp_fu_2679_p0;
wire  signed [15:0] grp_fu_2679_p1;
wire   [12:0] grp_fu_2679_p2;
wire   [7:0] grp_fu_2688_p0;
wire  signed [15:0] grp_fu_2688_p1;
wire   [12:0] grp_fu_2688_p2;
wire   [7:0] grp_fu_2697_p0;
wire  signed [15:0] grp_fu_2697_p1;
wire   [12:0] grp_fu_2697_p2;
wire   [7:0] grp_fu_2706_p0;
wire  signed [15:0] grp_fu_2706_p1;
wire   [12:0] grp_fu_2706_p2;
wire   [7:0] grp_fu_2715_p0;
wire  signed [15:0] grp_fu_2715_p1;
wire   [7:0] grp_fu_2724_p0;
wire  signed [15:0] grp_fu_2724_p1;
wire   [7:0] grp_fu_2733_p0;
wire  signed [15:0] grp_fu_2733_p1;
wire   [7:0] grp_fu_2742_p0;
wire  signed [15:0] grp_fu_2742_p1;
wire   [7:0] grp_fu_2751_p0;
wire  signed [15:0] grp_fu_2751_p1;
wire   [7:0] grp_fu_2760_p0;
wire  signed [15:0] grp_fu_2760_p1;
wire   [7:0] grp_fu_2769_p0;
wire  signed [15:0] grp_fu_2769_p1;
wire   [7:0] grp_fu_2777_p0;
wire  signed [15:0] grp_fu_2777_p1;
wire   [7:0] grp_fu_2785_p0;
wire  signed [15:0] grp_fu_2785_p1;
wire   [7:0] grp_fu_2793_p0;
wire  signed [15:0] grp_fu_2793_p1;
wire   [7:0] grp_fu_2801_p0;
wire  signed [15:0] grp_fu_2801_p1;
wire   [7:0] grp_fu_2809_p0;
wire  signed [15:0] grp_fu_2809_p1;
wire   [7:0] grp_fu_2817_p0;
wire  signed [15:0] grp_fu_2817_p1;
wire   [7:0] grp_fu_2826_p0;
wire  signed [15:0] grp_fu_2826_p1;
wire   [7:0] grp_fu_2835_p0;
wire  signed [15:0] grp_fu_2835_p1;
wire   [7:0] grp_fu_2844_p0;
wire  signed [15:0] grp_fu_2844_p1;
wire   [7:0] grp_fu_2853_p0;
wire  signed [15:0] grp_fu_2853_p1;
wire   [7:0] grp_fu_2862_p0;
wire  signed [15:0] grp_fu_2862_p1;
wire   [7:0] grp_fu_2871_p0;
wire  signed [15:0] grp_fu_2871_p1;
wire   [7:0] grp_fu_2879_p0;
wire  signed [15:0] grp_fu_2879_p1;
wire   [7:0] grp_fu_2887_p0;
wire  signed [15:0] grp_fu_2887_p1;
wire   [7:0] grp_fu_2895_p0;
wire  signed [15:0] grp_fu_2895_p1;
wire   [7:0] grp_fu_2903_p0;
wire  signed [15:0] grp_fu_2903_p1;
wire   [7:0] grp_fu_2911_p0;
wire  signed [15:0] grp_fu_2911_p1;
wire   [7:0] grp_fu_2919_p0;
wire  signed [15:0] grp_fu_2919_p1;
wire   [7:0] grp_fu_2930_p0;
wire  signed [15:0] grp_fu_2930_p1;
wire   [7:0] grp_fu_2941_p0;
wire  signed [15:0] grp_fu_2941_p1;
wire   [7:0] grp_fu_2952_p0;
wire  signed [15:0] grp_fu_2952_p1;
wire   [7:0] grp_fu_2963_p0;
wire  signed [15:0] grp_fu_2963_p1;
wire   [7:0] grp_fu_2974_p0;
wire  signed [15:0] grp_fu_2974_p1;
reg    grp_fu_2661_ce;
reg    grp_fu_2670_ce;
reg    grp_fu_2679_ce;
reg    grp_fu_2688_ce;
reg    grp_fu_2697_ce;
reg    grp_fu_2706_ce;
reg    grp_fu_2715_ce;
reg    grp_fu_2724_ce;
reg    grp_fu_2733_ce;
reg    grp_fu_2742_ce;
reg    grp_fu_2751_ce;
reg    grp_fu_2760_ce;
reg    grp_fu_2769_ce;
reg    grp_fu_2777_ce;
reg    grp_fu_2785_ce;
reg    grp_fu_2793_ce;
reg    grp_fu_2801_ce;
reg    grp_fu_2809_ce;
reg    grp_fu_2817_ce;
reg    grp_fu_2826_ce;
reg    grp_fu_2835_ce;
reg    grp_fu_2844_ce;
reg    grp_fu_2853_ce;
reg    grp_fu_2862_ce;
reg    grp_fu_2871_ce;
reg    grp_fu_2879_ce;
reg    grp_fu_2887_ce;
reg    grp_fu_2895_ce;
reg    grp_fu_2903_ce;
reg    grp_fu_2911_ce;
reg    grp_fu_2919_ce;
reg    grp_fu_2930_ce;
reg    grp_fu_2941_ce;
reg    grp_fu_2952_ce;
reg    grp_fu_2963_ce;
reg    grp_fu_2974_ce;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_block_pp1;
reg    ap_enable_operation_174;
reg    ap_enable_state9_pp1_iter0_stage0;
reg    ap_enable_operation_189;
reg    ap_enable_state10_pp1_iter1_stage0;
reg    ap_predicate_op242_store_state11;
reg    ap_enable_operation_242;
reg    ap_enable_state11_pp1_iter2_stage0;
reg    ap_enable_operation_176;
reg    ap_enable_operation_196;
reg    ap_predicate_op288_store_state11;
reg    ap_enable_operation_288;
reg    ap_enable_operation_178;
reg    ap_enable_operation_203;
reg    ap_predicate_op280_store_state11;
reg    ap_enable_operation_280;
reg    ap_enable_operation_180;
reg    ap_enable_operation_210;
reg    ap_predicate_op272_store_state11;
reg    ap_enable_operation_272;
reg    ap_enable_operation_182;
reg    ap_enable_operation_217;
reg    ap_predicate_op264_store_state11;
reg    ap_enable_operation_264;
reg    ap_enable_operation_184;
reg    ap_enable_operation_224;
reg    ap_predicate_op256_store_state11;
reg    ap_enable_operation_256;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [23:0] grp_fu_2661_p00;
wire   [23:0] grp_fu_2670_p00;
wire   [23:0] grp_fu_2679_p00;
wire   [23:0] grp_fu_2688_p00;
wire   [23:0] grp_fu_2697_p00;
wire   [23:0] grp_fu_2706_p00;
wire   [23:0] grp_fu_2715_p00;
wire   [23:0] grp_fu_2724_p00;
wire   [23:0] grp_fu_2733_p00;
wire   [23:0] grp_fu_2742_p00;
wire   [23:0] grp_fu_2751_p00;
wire   [23:0] grp_fu_2760_p00;
wire   [23:0] grp_fu_2769_p00;
wire   [23:0] grp_fu_2777_p00;
wire   [23:0] grp_fu_2785_p00;
wire   [23:0] grp_fu_2793_p00;
wire   [23:0] grp_fu_2801_p00;
wire   [23:0] grp_fu_2809_p00;
wire   [23:0] grp_fu_2817_p00;
wire   [23:0] grp_fu_2826_p00;
wire   [23:0] grp_fu_2835_p00;
wire   [23:0] grp_fu_2844_p00;
wire   [23:0] grp_fu_2853_p00;
wire   [23:0] grp_fu_2862_p00;
wire   [23:0] grp_fu_2871_p00;
wire   [23:0] grp_fu_2879_p00;
wire   [23:0] grp_fu_2887_p00;
wire   [23:0] grp_fu_2895_p00;
wire   [23:0] grp_fu_2903_p00;
wire   [23:0] grp_fu_2911_p00;
wire   [23:0] grp_fu_2919_p00;
wire   [23:0] grp_fu_2930_p00;
wire   [23:0] grp_fu_2941_p00;
wire   [23:0] grp_fu_2952_p00;
wire   [23:0] grp_fu_2963_p00;
wire   [23:0] grp_fu_2974_p00;
reg    ap_condition_104;
reg    ap_condition_919;
reg    ap_condition_914;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
end

bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_0_address0),
    .ce0(FiltCoeff_0_ce0),
    .we0(FiltCoeff_0_we0),
    .d0(vfltCoeff_q0),
    .q0(FiltCoeff_0_q0)
);

bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_1_address0),
    .ce0(FiltCoeff_1_ce0),
    .we0(FiltCoeff_1_we0),
    .d0(vfltCoeff_q0),
    .q0(FiltCoeff_1_q0)
);

bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_2_address0),
    .ce0(FiltCoeff_2_ce0),
    .we0(FiltCoeff_2_we0),
    .d0(vfltCoeff_q0),
    .q0(FiltCoeff_2_q0)
);

bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_3_address0),
    .ce0(FiltCoeff_3_ce0),
    .we0(FiltCoeff_3_we0),
    .d0(vfltCoeff_q0),
    .q0(FiltCoeff_3_q0)
);

bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_4_address0),
    .ce0(FiltCoeff_4_ce0),
    .we0(FiltCoeff_4_we0),
    .d0(vfltCoeff_q0),
    .q0(FiltCoeff_4_q0)
);

bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0 #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
FiltCoeff_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FiltCoeff_5_address0),
    .ce0(FiltCoeff_5_ce0),
    .we0(FiltCoeff_5_we0),
    .d0(vfltCoeff_q0),
    .q0(FiltCoeff_5_q0)
);

bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
LineBuf_val_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LineBuf_val_V_0_address0),
    .ce0(LineBuf_val_V_0_ce0),
    .we0(LineBuf_val_V_0_we0),
    .d0(SrcYUV422_read_reg_3501),
    .address1(LineBuf_val_V_0_address1),
    .ce1(LineBuf_val_V_0_ce1),
    .q1(LineBuf_val_V_0_q1)
);

bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
LineBuf_val_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LineBuf_val_V_1_address0),
    .ce0(LineBuf_val_V_1_ce0),
    .we0(LineBuf_val_V_1_we0),
    .d0(LineBuf_val_V_1_d0),
    .address1(LineBuf_val_V_1_address1),
    .ce1(LineBuf_val_V_1_ce1),
    .q1(LineBuf_val_V_1_q1)
);

bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
LineBuf_val_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LineBuf_val_V_2_address0),
    .ce0(LineBuf_val_V_2_ce0),
    .we0(LineBuf_val_V_2_we0),
    .d0(LineBuf_val_V_2_d0),
    .address1(LineBuf_val_V_2_address1),
    .ce1(LineBuf_val_V_2_ce1),
    .q1(LineBuf_val_V_2_q1)
);

bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
LineBuf_val_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LineBuf_val_V_3_address0),
    .ce0(LineBuf_val_V_3_ce0),
    .we0(LineBuf_val_V_3_we0),
    .d0(LineBuf_val_V_3_d0),
    .address1(LineBuf_val_V_3_address1),
    .ce1(LineBuf_val_V_3_ce1),
    .q1(LineBuf_val_V_3_q1)
);

bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
LineBuf_val_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LineBuf_val_V_4_address0),
    .ce0(LineBuf_val_V_4_ce0),
    .we0(LineBuf_val_V_4_we0),
    .d0(LineBuf_val_V_4_d0),
    .address1(LineBuf_val_V_4_address1),
    .ce1(LineBuf_val_V_4_ce1),
    .q1(LineBuf_val_V_4_q1)
);

bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 #(
    .DataWidth( 48 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
LineBuf_val_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LineBuf_val_V_5_address0),
    .ce0(LineBuf_val_V_5_ce0),
    .we0(LineBuf_val_V_5_we0),
    .d0(LineBuf_val_V_5_d0),
    .address1(LineBuf_val_V_5_address1),
    .ce1(LineBuf_val_V_5_ce1),
    .q1(LineBuf_val_V_5_q1)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2661_p0),
    .din1(grp_fu_2661_p1),
    .din2(grp_fu_2661_p2),
    .ce(grp_fu_2661_ce),
    .dout(grp_fu_2661_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2670_p0),
    .din1(grp_fu_2670_p1),
    .din2(grp_fu_2670_p2),
    .ce(grp_fu_2670_ce),
    .dout(grp_fu_2670_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2679_p0),
    .din1(grp_fu_2679_p1),
    .din2(grp_fu_2679_p2),
    .ce(grp_fu_2679_ce),
    .dout(grp_fu_2679_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2688_p0),
    .din1(grp_fu_2688_p1),
    .din2(grp_fu_2688_p2),
    .ce(grp_fu_2688_ce),
    .dout(grp_fu_2688_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2697_p0),
    .din1(grp_fu_2697_p1),
    .din2(grp_fu_2697_p2),
    .ce(grp_fu_2697_ce),
    .dout(grp_fu_2697_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_13ns_24_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2706_p0),
    .din1(grp_fu_2706_p1),
    .din2(grp_fu_2706_p2),
    .ce(grp_fu_2706_ce),
    .dout(grp_fu_2706_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2715_p0),
    .din1(grp_fu_2715_p1),
    .din2(grp_fu_2661_p3),
    .ce(grp_fu_2715_ce),
    .dout(grp_fu_2715_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2724_p0),
    .din1(grp_fu_2724_p1),
    .din2(grp_fu_2670_p3),
    .ce(grp_fu_2724_ce),
    .dout(grp_fu_2724_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2733_p0),
    .din1(grp_fu_2733_p1),
    .din2(grp_fu_2679_p3),
    .ce(grp_fu_2733_ce),
    .dout(grp_fu_2733_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2742_p0),
    .din1(grp_fu_2742_p1),
    .din2(grp_fu_2688_p3),
    .ce(grp_fu_2742_ce),
    .dout(grp_fu_2742_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2751_p0),
    .din1(grp_fu_2751_p1),
    .din2(grp_fu_2697_p3),
    .ce(grp_fu_2751_ce),
    .dout(grp_fu_2751_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2760_p0),
    .din1(grp_fu_2760_p1),
    .din2(grp_fu_2706_p3),
    .ce(grp_fu_2760_ce),
    .dout(grp_fu_2760_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2769_p0),
    .din1(grp_fu_2769_p1),
    .din2(grp_fu_2715_p3),
    .ce(grp_fu_2769_ce),
    .dout(grp_fu_2769_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2777_p0),
    .din1(grp_fu_2777_p1),
    .din2(grp_fu_2724_p3),
    .ce(grp_fu_2777_ce),
    .dout(grp_fu_2777_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2785_p0),
    .din1(grp_fu_2785_p1),
    .din2(grp_fu_2733_p3),
    .ce(grp_fu_2785_ce),
    .dout(grp_fu_2785_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2793_p0),
    .din1(grp_fu_2793_p1),
    .din2(grp_fu_2742_p3),
    .ce(grp_fu_2793_ce),
    .dout(grp_fu_2793_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2801_p0),
    .din1(grp_fu_2801_p1),
    .din2(grp_fu_2751_p3),
    .ce(grp_fu_2801_ce),
    .dout(grp_fu_2801_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2809_p0),
    .din1(grp_fu_2809_p1),
    .din2(grp_fu_2760_p3),
    .ce(grp_fu_2809_ce),
    .dout(grp_fu_2809_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2817_p0),
    .din1(grp_fu_2817_p1),
    .din2(grp_fu_2769_p3),
    .ce(grp_fu_2817_ce),
    .dout(grp_fu_2817_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2826_p0),
    .din1(grp_fu_2826_p1),
    .din2(grp_fu_2777_p3),
    .ce(grp_fu_2826_ce),
    .dout(grp_fu_2826_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2835_p0),
    .din1(grp_fu_2835_p1),
    .din2(grp_fu_2785_p3),
    .ce(grp_fu_2835_ce),
    .dout(grp_fu_2835_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2844_p0),
    .din1(grp_fu_2844_p1),
    .din2(grp_fu_2793_p3),
    .ce(grp_fu_2844_ce),
    .dout(grp_fu_2844_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2853_p0),
    .din1(grp_fu_2853_p1),
    .din2(grp_fu_2801_p3),
    .ce(grp_fu_2853_ce),
    .dout(grp_fu_2853_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2862_p0),
    .din1(grp_fu_2862_p1),
    .din2(grp_fu_2809_p3),
    .ce(grp_fu_2862_ce),
    .dout(grp_fu_2862_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2871_p0),
    .din1(grp_fu_2871_p1),
    .din2(grp_fu_2817_p3),
    .ce(grp_fu_2871_ce),
    .dout(grp_fu_2871_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2879_p0),
    .din1(grp_fu_2879_p1),
    .din2(grp_fu_2826_p3),
    .ce(grp_fu_2879_ce),
    .dout(grp_fu_2879_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2887_p0),
    .din1(grp_fu_2887_p1),
    .din2(grp_fu_2835_p3),
    .ce(grp_fu_2887_ce),
    .dout(grp_fu_2887_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2895_p0),
    .din1(grp_fu_2895_p1),
    .din2(grp_fu_2844_p3),
    .ce(grp_fu_2895_ce),
    .dout(grp_fu_2895_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2903_p0),
    .din1(grp_fu_2903_p1),
    .din2(grp_fu_2853_p3),
    .ce(grp_fu_2903_ce),
    .dout(grp_fu_2903_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2911_p0),
    .din1(grp_fu_2911_p1),
    .din2(grp_fu_2862_p3),
    .ce(grp_fu_2911_ce),
    .dout(grp_fu_2911_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2919_p0),
    .din1(grp_fu_2919_p1),
    .din2(grp_fu_2871_p3),
    .ce(grp_fu_2919_ce),
    .dout(grp_fu_2919_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2930_p0),
    .din1(grp_fu_2930_p1),
    .din2(grp_fu_2879_p3),
    .ce(grp_fu_2930_ce),
    .dout(grp_fu_2930_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2941_p0),
    .din1(grp_fu_2941_p1),
    .din2(grp_fu_2887_p3),
    .ce(grp_fu_2941_ce),
    .dout(grp_fu_2941_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2952_p0),
    .din1(grp_fu_2952_p1),
    .din2(grp_fu_2895_p3),
    .ce(grp_fu_2952_ce),
    .dout(grp_fu_2952_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2963_p0),
    .din1(grp_fu_2963_p1),
    .din2(grp_fu_2903_p3),
    .ce(grp_fu_2963_ce),
    .dout(grp_fu_2963_p3)
);

bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2974_p0),
    .din1(grp_fu_2974_p1),
    .din2(grp_fu_2911_p3),
    .ce(grp_fu_2974_ce),
    .dout(grp_fu_2974_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state7) & ((icmp_ln260_1_fu_1199_p2 == 1'd0) | (icmp_ln260_reg_3062 == 1'd1)))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state9))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((cmp40233_i_reg_3066 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state9)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end else if (((cmp40233_i_reg_3066 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp1_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        GetNewLine_reg_560 <= GetNewLine_2_reg_3167;
    end else if (((icmp_ln260_fu_1183_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        GetNewLine_reg_560 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        PhaseV_reg_595 <= Phase_reg_3153;
    end else if (((icmp_ln260_fu_1183_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        PhaseV_reg_595 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        PixArrayLoc_reg_572 <= PixArrayLoc_3_reg_3103;
    end else if (((icmp_ln260_fu_1183_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        PixArrayLoc_reg_572 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        WriteLocNext_3_reg_583 <= WriteLocNext_2_reg_3158;
    end else if (((icmp_ln260_fu_1183_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        WriteLocNext_3_reg_583 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if ((1'b1 == ap_condition_919)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680 <= PixArrayVal_val_V_0_6_fu_1431_p1;
        end else if ((1'b1 == ap_condition_104)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680 <= PixArray_val_V_5_0_fu_1755_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680 <= ap_phi_reg_pp1_iter1_PixArrayVal_val_V_0_reg_680;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if ((1'b1 == ap_condition_919)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670 <= {{LineBuf_val_V_0_q1[15:8]}};
        end else if ((1'b1 == ap_condition_104)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670 <= {{SrcYUV422_dout[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670 <= ap_phi_reg_pp1_iter1_PixArrayVal_val_V_1_reg_670;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if ((1'b1 == ap_condition_919)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660 <= {{LineBuf_val_V_0_q1[23:16]}};
        end else if ((1'b1 == ap_condition_104)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660 <= {{SrcYUV422_dout[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660 <= ap_phi_reg_pp1_iter1_PixArrayVal_val_V_2_reg_660;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if ((1'b1 == ap_condition_919)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650 <= {{LineBuf_val_V_0_q1[31:24]}};
        end else if ((1'b1 == ap_condition_104)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650 <= {{SrcYUV422_dout[31:24]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650 <= ap_phi_reg_pp1_iter1_PixArrayVal_val_V_3_reg_650;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if ((1'b1 == ap_condition_919)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640 <= {{LineBuf_val_V_0_q1[39:32]}};
        end else if ((1'b1 == ap_condition_104)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640 <= {{SrcYUV422_dout[39:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640 <= ap_phi_reg_pp1_iter1_PixArrayVal_val_V_4_reg_640;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735 <= PixArray_val_V_0_0_fu_1701_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735 <= ap_phi_reg_pp1_iter1_PixArray_val_V_0_0_0_i_reg_735;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726 <= {{LineBuf_val_V_5_q1[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726 <= ap_phi_reg_pp1_iter1_PixArray_val_V_0_1_0_i_reg_726;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717 <= {{LineBuf_val_V_5_q1[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717 <= ap_phi_reg_pp1_iter1_PixArray_val_V_0_2_0_i_reg_717;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708 <= {{LineBuf_val_V_5_q1[31:24]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708 <= ap_phi_reg_pp1_iter1_PixArray_val_V_0_3_0_i_reg_708;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699 <= {{LineBuf_val_V_5_q1[39:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699 <= ap_phi_reg_pp1_iter1_PixArray_val_V_0_4_0_i_reg_699;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690 <= {{LineBuf_val_V_5_q1[47:40]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690 <= ap_phi_reg_pp1_iter1_PixArray_val_V_0_5_0_i_reg_690;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035 <= PixArrayVal_val_V_0_10_fu_1647_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035 <= ap_phi_reg_pp1_iter1_PixArray_val_V_1_0_0_i_reg_1035;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026 <= {{LineBuf_val_V_4_q1[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026 <= ap_phi_reg_pp1_iter1_PixArray_val_V_1_1_0_i_reg_1026;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017 <= {{LineBuf_val_V_4_q1[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017 <= ap_phi_reg_pp1_iter1_PixArray_val_V_1_2_0_i_reg_1017;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008 <= {{LineBuf_val_V_4_q1[31:24]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008 <= ap_phi_reg_pp1_iter1_PixArray_val_V_1_3_0_i_reg_1008;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999 <= {{LineBuf_val_V_4_q1[39:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999 <= ap_phi_reg_pp1_iter1_PixArray_val_V_1_4_0_i_reg_999;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990 <= {{LineBuf_val_V_4_q1[47:40]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990 <= ap_phi_reg_pp1_iter1_PixArray_val_V_1_5_0_i_reg_990;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980 <= PixArrayVal_val_V_0_9_fu_1593_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980 <= ap_phi_reg_pp1_iter1_PixArray_val_V_2_0_0_i_reg_980;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970 <= {{LineBuf_val_V_3_q1[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970 <= ap_phi_reg_pp1_iter1_PixArray_val_V_2_1_0_i_reg_970;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960 <= {{LineBuf_val_V_3_q1[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960 <= ap_phi_reg_pp1_iter1_PixArray_val_V_2_2_0_i_reg_960;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950 <= {{LineBuf_val_V_3_q1[31:24]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950 <= ap_phi_reg_pp1_iter1_PixArray_val_V_2_3_0_i_reg_950;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940 <= {{LineBuf_val_V_3_q1[39:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940 <= ap_phi_reg_pp1_iter1_PixArray_val_V_2_4_0_i_reg_940;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930 <= {{LineBuf_val_V_3_q1[47:40]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930 <= ap_phi_reg_pp1_iter1_PixArray_val_V_2_5_0_i_reg_930;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920 <= PixArrayVal_val_V_0_8_fu_1539_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920 <= ap_phi_reg_pp1_iter1_PixArray_val_V_3_0_0_i_reg_920;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910 <= {{LineBuf_val_V_2_q1[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910 <= ap_phi_reg_pp1_iter1_PixArray_val_V_3_1_0_i_reg_910;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900 <= {{LineBuf_val_V_2_q1[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900 <= ap_phi_reg_pp1_iter1_PixArray_val_V_3_2_0_i_reg_900;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890 <= {{LineBuf_val_V_2_q1[31:24]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890 <= ap_phi_reg_pp1_iter1_PixArray_val_V_3_3_0_i_reg_890;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880 <= {{LineBuf_val_V_2_q1[39:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880 <= ap_phi_reg_pp1_iter1_PixArray_val_V_3_4_0_i_reg_880;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870 <= {{LineBuf_val_V_2_q1[47:40]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870 <= ap_phi_reg_pp1_iter1_PixArray_val_V_3_5_0_i_reg_870;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860 <= PixArrayVal_val_V_0_7_fu_1485_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860 <= ap_phi_reg_pp1_iter1_PixArray_val_V_4_0_0_i_reg_860;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850 <= {{LineBuf_val_V_1_q1[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850 <= ap_phi_reg_pp1_iter1_PixArray_val_V_4_1_0_i_reg_850;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840 <= {{LineBuf_val_V_1_q1[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840 <= ap_phi_reg_pp1_iter1_PixArray_val_V_4_2_0_i_reg_840;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830 <= {{LineBuf_val_V_1_q1[31:24]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830 <= ap_phi_reg_pp1_iter1_PixArray_val_V_4_3_0_i_reg_830;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820 <= {{LineBuf_val_V_1_q1[39:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820 <= ap_phi_reg_pp1_iter1_PixArray_val_V_4_4_0_i_reg_820;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810 <= {{LineBuf_val_V_1_q1[47:40]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810 <= ap_phi_reg_pp1_iter1_PixArray_val_V_4_5_0_i_reg_810;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799 <= PixArrayVal_val_V_0_6_fu_1431_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799 <= ap_phi_reg_pp1_iter1_PixArray_val_V_5_0_1_i_reg_799;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788 <= {{LineBuf_val_V_0_q1[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788 <= ap_phi_reg_pp1_iter1_PixArray_val_V_5_1_1_i_reg_788;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777 <= {{LineBuf_val_V_0_q1[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777 <= ap_phi_reg_pp1_iter1_PixArray_val_V_5_2_1_i_reg_777;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766 <= {{LineBuf_val_V_0_q1[31:24]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766 <= ap_phi_reg_pp1_iter1_PixArray_val_V_5_3_1_i_reg_766;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755 <= {{LineBuf_val_V_0_q1[39:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755 <= ap_phi_reg_pp1_iter1_PixArray_val_V_5_4_1_i_reg_755;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if ((1'b1 == ap_condition_919)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630 <= {{LineBuf_val_V_0_q1[47:40]}};
        end else if ((1'b1 == ap_condition_104)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630 <= {{SrcYUV422_dout[47:40]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630 <= ap_phi_reg_pp1_iter1_PixArray_val_V_5_5_0_i_reg_630;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if (((brmerge_i_reg_3176 == 1'd0) & (icmp_ln299_reg_3215 == 1'd0))) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744 <= {{LineBuf_val_V_0_q1[47:40]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744 <= ap_phi_reg_pp1_iter1_PixArray_val_V_5_5_1_i_reg_744;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_1_0_0_i_reg_1035 <= PixArrayVal_val_V_0_9_reg_3387;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_1_0_0_i_reg_1035 <= ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_1_1_0_i_reg_1026 <= PixArrayVal_val_V_1_9_reg_3394;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_1_1_0_i_reg_1026 <= ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_1_2_0_i_reg_1017 <= PixArrayVal_val_V_2_9_reg_3401;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_1_2_0_i_reg_1017 <= ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_1_3_0_i_reg_1008 <= PixArrayVal_val_V_3_9_reg_3408;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_1_3_0_i_reg_1008 <= ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_1_4_0_i_reg_999 <= PixArrayVal_val_V_4_9_reg_3415;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_1_4_0_i_reg_999 <= ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_1_5_0_i_reg_990 <= PixArray_val_V_2_5_reg_3422;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_1_5_0_i_reg_990 <= ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980 <= PixArrayVal_val_V_0_8_reg_3345;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980 <= ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970 <= PixArrayVal_val_V_1_8_reg_3352;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970 <= ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960 <= PixArrayVal_val_V_2_8_reg_3359;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960 <= ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950 <= PixArrayVal_val_V_3_8_reg_3366;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950 <= ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940 <= PixArrayVal_val_V_4_8_reg_3373;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940 <= ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930 <= PixArray_val_V_3_5_reg_3380;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930 <= ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920 <= PixArrayVal_val_V_0_7_reg_3303;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920 <= ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910 <= PixArrayVal_val_V_1_7_reg_3310;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910 <= ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900 <= PixArrayVal_val_V_2_7_reg_3317;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900 <= ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890 <= PixArrayVal_val_V_3_7_reg_3324;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890 <= ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880 <= PixArrayVal_val_V_4_7_reg_3331;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880 <= ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870 <= PixArray_val_V_4_5_reg_3338;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870 <= ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860 <= PixArrayVal_val_V_0_6_reg_3255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860 <= ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850 <= PixArrayVal_val_V_1_6_reg_3263;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850 <= ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840 <= PixArrayVal_val_V_2_6_reg_3271;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840 <= ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830 <= PixArrayVal_val_V_3_6_reg_3279;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830 <= ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820 <= PixArrayVal_val_V_4_6_reg_3287;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820 <= ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810 <= PixArray_val_V_5_5_2_reg_3295;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810 <= ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799 <= ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799 <= ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788 <= ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788 <= ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777 <= ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777 <= ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766 <= ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766 <= ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755 <= ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755 <= ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744 <= ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744 <= ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln250_reg_3031 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_527 <= select_ln250_1_reg_3040;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_527 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln250_fu_1092_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_516 <= add_ln250_1_fu_1086_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten_reg_516 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln250_fu_1092_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_538 <= add_ln253_fu_1130_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        j_reg_538 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        offset_reg_607 <= offset_4_reg_3148;
    end else if (((icmp_ln260_fu_1183_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        offset_reg_607 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln299_fu_1416_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x_reg_619 <= x_1_fu_1410_p2;
    end else if (((cmp40233_i_reg_3066 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        x_reg_619 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        y_reg_549 <= y_1_reg_3070;
    end else if (((icmp_ln260_fu_1183_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        y_reg_549 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp40233_i_reg_3066 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        FiltCoeff_0_addr_1_reg_3180 <= idxprom5_i_i_fu_1381_p1;
        FiltCoeff_1_addr_1_reg_3185 <= idxprom5_i_i_fu_1381_p1;
        FiltCoeff_2_addr_1_reg_3190 <= idxprom5_i_i_fu_1381_p1;
        FiltCoeff_3_addr_1_reg_3195 <= idxprom5_i_i_fu_1381_p1;
        FiltCoeff_4_addr_1_reg_3200 <= idxprom5_i_i_fu_1381_p1;
        FiltCoeff_5_addr_1_reg_3205 <= idxprom5_i_i_fu_1381_p1;
        brmerge_i_reg_3176 <= brmerge_i_fu_1405_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln260_1_fu_1199_p2 == 1'd1) & (icmp_ln260_reg_3062 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        GetNewLine_1_reg_3087 <= GetNewLine_1_fu_1220_p2;
        PixArrayLoc_3_reg_3103 <= PixArrayLoc_3_fu_1251_p3;
        cmp106_i_reg_3114 <= cmp106_i_fu_1275_p2;
        icmp124_reg_3109 <= icmp124_fu_1269_p2;
        icmp_ln269_reg_3078 <= icmp_ln269_fu_1204_p2;
        icmp_ln288_1_reg_3098 <= icmp_ln288_1_fu_1246_p2;
        offset_1_reg_3093 <= offset_1_fu_1232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        GetNewLine_2_reg_3167 <= GetNewLine_2_fu_1375_p3;
        OutputWriteEn_reg_3163 <= OutputWriteEn_fu_1370_p2;
        Phase_reg_3153 <= Phase_fu_1356_p3;
        WriteLocNext_2_reg_3158 <= WriteLocNext_2_fu_1363_p3;
        cmp81_i_reg_3172 <= cmp81_i_fu_1400_p2;
        offset_4_reg_3148 <= offset_4_fu_1349_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        InLines_reg_2992 <= HeightIn_dout;
        OutLines_reg_2985 <= HeightOut_dout;
        Rate_reg_2999 <= LineRate_dout;
        XLoopSize_reg_3004 <= {{add_ln227_fu_1048_p2[12:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln299_fu_1416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_0_addr_reg_3219 <= idxprom5_i47_i_fu_1421_p1;
        LineBuf_val_V_1_addr_reg_3225 <= idxprom5_i47_i_fu_1421_p1;
        LineBuf_val_V_2_addr_reg_3231 <= idxprom5_i47_i_fu_1421_p1;
        LineBuf_val_V_3_addr_reg_3237 <= idxprom5_i47_i_fu_1421_p1;
        LineBuf_val_V_4_addr_reg_3243 <= idxprom5_i47_i_fu_1421_p1;
        LineBuf_val_V_5_addr_reg_3249 <= idxprom5_i47_i_fu_1421_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg <= LineBuf_val_V_0_addr_reg_3219;
        LineBuf_val_V_1_addr_reg_3225_pp1_iter1_reg <= LineBuf_val_V_1_addr_reg_3225;
        LineBuf_val_V_2_addr_reg_3231_pp1_iter1_reg <= LineBuf_val_V_2_addr_reg_3231;
        LineBuf_val_V_3_addr_reg_3237_pp1_iter1_reg <= LineBuf_val_V_3_addr_reg_3237;
        LineBuf_val_V_4_addr_reg_3243_pp1_iter1_reg <= LineBuf_val_V_4_addr_reg_3243;
        LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg <= LineBuf_val_V_5_addr_reg_3249;
        icmp_ln299_reg_3215 <= icmp_ln299_fu_1416_p2;
        icmp_ln299_reg_3215_pp1_iter1_reg <= icmp_ln299_reg_3215;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln299_reg_3215 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        PixArrayVal_val_V_0_10_reg_3429 <= PixArrayVal_val_V_0_10_fu_1647_p1;
        PixArrayVal_val_V_0_6_reg_3255 <= PixArrayVal_val_V_0_6_fu_1431_p1;
        PixArrayVal_val_V_0_7_reg_3303 <= PixArrayVal_val_V_0_7_fu_1485_p1;
        PixArrayVal_val_V_0_8_reg_3345 <= PixArrayVal_val_V_0_8_fu_1539_p1;
        PixArrayVal_val_V_0_9_reg_3387 <= PixArrayVal_val_V_0_9_fu_1593_p1;
        PixArrayVal_val_V_1_10_reg_3436 <= {{LineBuf_val_V_4_q1[15:8]}};
        PixArrayVal_val_V_1_6_reg_3263 <= {{LineBuf_val_V_0_q1[15:8]}};
        PixArrayVal_val_V_1_7_reg_3310 <= {{LineBuf_val_V_1_q1[15:8]}};
        PixArrayVal_val_V_1_8_reg_3352 <= {{LineBuf_val_V_2_q1[15:8]}};
        PixArrayVal_val_V_1_9_reg_3394 <= {{LineBuf_val_V_3_q1[15:8]}};
        PixArrayVal_val_V_2_10_reg_3443 <= {{LineBuf_val_V_4_q1[23:16]}};
        PixArrayVal_val_V_2_6_reg_3271 <= {{LineBuf_val_V_0_q1[23:16]}};
        PixArrayVal_val_V_2_7_reg_3317 <= {{LineBuf_val_V_1_q1[23:16]}};
        PixArrayVal_val_V_2_8_reg_3359 <= {{LineBuf_val_V_2_q1[23:16]}};
        PixArrayVal_val_V_2_9_reg_3401 <= {{LineBuf_val_V_3_q1[23:16]}};
        PixArrayVal_val_V_3_10_reg_3450 <= {{LineBuf_val_V_4_q1[31:24]}};
        PixArrayVal_val_V_3_6_reg_3279 <= {{LineBuf_val_V_0_q1[31:24]}};
        PixArrayVal_val_V_3_7_reg_3324 <= {{LineBuf_val_V_1_q1[31:24]}};
        PixArrayVal_val_V_3_8_reg_3366 <= {{LineBuf_val_V_2_q1[31:24]}};
        PixArrayVal_val_V_3_9_reg_3408 <= {{LineBuf_val_V_3_q1[31:24]}};
        PixArrayVal_val_V_4_10_reg_3457 <= {{LineBuf_val_V_4_q1[39:32]}};
        PixArrayVal_val_V_4_6_reg_3287 <= {{LineBuf_val_V_0_q1[39:32]}};
        PixArrayVal_val_V_4_7_reg_3331 <= {{LineBuf_val_V_1_q1[39:32]}};
        PixArrayVal_val_V_4_8_reg_3373 <= {{LineBuf_val_V_2_q1[39:32]}};
        PixArrayVal_val_V_4_9_reg_3415 <= {{LineBuf_val_V_3_q1[39:32]}};
        PixArray_val_V_1_5_reg_3464 <= {{LineBuf_val_V_4_q1[47:40]}};
        PixArray_val_V_2_5_reg_3422 <= {{LineBuf_val_V_3_q1[47:40]}};
        PixArray_val_V_3_5_reg_3380 <= {{LineBuf_val_V_2_q1[47:40]}};
        PixArray_val_V_4_5_reg_3338 <= {{LineBuf_val_V_1_q1[47:40]}};
        PixArray_val_V_5_5_2_reg_3295 <= {{LineBuf_val_V_0_q1[47:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        PixArray_val_V_2_0_0_i_reg_980 <= ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980;
        PixArray_val_V_2_1_0_i_reg_970 <= ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970;
        PixArray_val_V_2_2_0_i_reg_960 <= ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960;
        PixArray_val_V_2_3_0_i_reg_950 <= ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950;
        PixArray_val_V_2_4_0_i_reg_940 <= ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940;
        PixArray_val_V_2_5_0_i_reg_930 <= ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930;
        PixArray_val_V_3_0_0_i_reg_920 <= ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920;
        PixArray_val_V_3_1_0_i_reg_910 <= ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910;
        PixArray_val_V_3_2_0_i_reg_900 <= ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900;
        PixArray_val_V_3_3_0_i_reg_890 <= ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890;
        PixArray_val_V_3_4_0_i_reg_880 <= ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880;
        PixArray_val_V_3_5_0_i_reg_870 <= ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870;
        PixArray_val_V_4_0_0_i_reg_860 <= ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860;
        PixArray_val_V_4_1_0_i_reg_850 <= ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850;
        PixArray_val_V_4_2_0_i_reg_840 <= ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840;
        PixArray_val_V_4_3_0_i_reg_830 <= ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830;
        PixArray_val_V_4_4_0_i_reg_820 <= ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820;
        PixArray_val_V_4_5_0_i_reg_810 <= ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810;
        PixArray_val_V_5_0_1_i_reg_799 <= ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799;
        PixArray_val_V_5_1_1_i_reg_788 <= ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788;
        PixArray_val_V_5_2_1_i_reg_777 <= ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777;
        PixArray_val_V_5_3_1_i_reg_766 <= ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766;
        PixArray_val_V_5_4_1_i_reg_755 <= ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755;
        PixArray_val_V_5_5_1_i_reg_744 <= ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        PixArray_val_V_3_0_0_i_reg_920_pp1_iter4_reg <= PixArray_val_V_3_0_0_i_reg_920;
        PixArray_val_V_3_1_0_i_reg_910_pp1_iter4_reg <= PixArray_val_V_3_1_0_i_reg_910;
        PixArray_val_V_3_2_0_i_reg_900_pp1_iter4_reg <= PixArray_val_V_3_2_0_i_reg_900;
        PixArray_val_V_3_3_0_i_reg_890_pp1_iter4_reg <= PixArray_val_V_3_3_0_i_reg_890;
        PixArray_val_V_3_4_0_i_reg_880_pp1_iter4_reg <= PixArray_val_V_3_4_0_i_reg_880;
        PixArray_val_V_3_5_0_i_reg_870_pp1_iter4_reg <= PixArray_val_V_3_5_0_i_reg_870;
        PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg <= PixArray_val_V_4_0_0_i_reg_860;
        PixArray_val_V_4_0_0_i_reg_860_pp1_iter5_reg <= PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg;
        PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg <= PixArray_val_V_4_1_0_i_reg_850;
        PixArray_val_V_4_1_0_i_reg_850_pp1_iter5_reg <= PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg;
        PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg <= PixArray_val_V_4_2_0_i_reg_840;
        PixArray_val_V_4_2_0_i_reg_840_pp1_iter5_reg <= PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg;
        PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg <= PixArray_val_V_4_3_0_i_reg_830;
        PixArray_val_V_4_3_0_i_reg_830_pp1_iter5_reg <= PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg;
        PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg <= PixArray_val_V_4_4_0_i_reg_820;
        PixArray_val_V_4_4_0_i_reg_820_pp1_iter5_reg <= PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg;
        PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg <= PixArray_val_V_4_5_0_i_reg_810;
        PixArray_val_V_4_5_0_i_reg_810_pp1_iter5_reg <= PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg;
        PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg <= PixArray_val_V_5_0_1_i_reg_799;
        PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg <= PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg;
        PixArray_val_V_5_0_1_i_reg_799_pp1_iter6_reg <= PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg;
        PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg <= PixArray_val_V_5_1_1_i_reg_788;
        PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg <= PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg;
        PixArray_val_V_5_1_1_i_reg_788_pp1_iter6_reg <= PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg;
        PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg <= PixArray_val_V_5_2_1_i_reg_777;
        PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg <= PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg;
        PixArray_val_V_5_2_1_i_reg_777_pp1_iter6_reg <= PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg;
        PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg <= PixArray_val_V_5_3_1_i_reg_766;
        PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg <= PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg;
        PixArray_val_V_5_3_1_i_reg_766_pp1_iter6_reg <= PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg;
        PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg <= PixArray_val_V_5_4_1_i_reg_755;
        PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg <= PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg;
        PixArray_val_V_5_4_1_i_reg_755_pp1_iter6_reg <= PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg;
        PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg <= PixArray_val_V_5_5_1_i_reg_744;
        PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg <= PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg;
        PixArray_val_V_5_5_1_i_reg_744_pp1_iter6_reg <= PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_predicate_op233_read_state10 == 1'b1))) begin
        SrcYUV422_read_reg_3501 <= SrcYUV422_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        YLoopSize_reg_3020 <= YLoopSize_fu_1080_p2;
        zext_ln222_reg_3010[11 : 0] <= zext_ln222_fu_1064_p1[11 : 0];
        zext_ln225_reg_3015[11 : 0] <= zext_ln225_fu_1067_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_PixArrayVal_val_V_0_reg_680 <= ap_phi_reg_pp1_iter0_PixArrayVal_val_V_0_reg_680;
        ap_phi_reg_pp1_iter1_PixArrayVal_val_V_1_reg_670 <= ap_phi_reg_pp1_iter0_PixArrayVal_val_V_1_reg_670;
        ap_phi_reg_pp1_iter1_PixArrayVal_val_V_2_reg_660 <= ap_phi_reg_pp1_iter0_PixArrayVal_val_V_2_reg_660;
        ap_phi_reg_pp1_iter1_PixArrayVal_val_V_3_reg_650 <= ap_phi_reg_pp1_iter0_PixArrayVal_val_V_3_reg_650;
        ap_phi_reg_pp1_iter1_PixArrayVal_val_V_4_reg_640 <= ap_phi_reg_pp1_iter0_PixArrayVal_val_V_4_reg_640;
        ap_phi_reg_pp1_iter1_PixArray_val_V_0_0_0_i_reg_735 <= ap_phi_reg_pp1_iter0_PixArray_val_V_0_0_0_i_reg_735;
        ap_phi_reg_pp1_iter1_PixArray_val_V_0_1_0_i_reg_726 <= ap_phi_reg_pp1_iter0_PixArray_val_V_0_1_0_i_reg_726;
        ap_phi_reg_pp1_iter1_PixArray_val_V_0_2_0_i_reg_717 <= ap_phi_reg_pp1_iter0_PixArray_val_V_0_2_0_i_reg_717;
        ap_phi_reg_pp1_iter1_PixArray_val_V_0_3_0_i_reg_708 <= ap_phi_reg_pp1_iter0_PixArray_val_V_0_3_0_i_reg_708;
        ap_phi_reg_pp1_iter1_PixArray_val_V_0_4_0_i_reg_699 <= ap_phi_reg_pp1_iter0_PixArray_val_V_0_4_0_i_reg_699;
        ap_phi_reg_pp1_iter1_PixArray_val_V_0_5_0_i_reg_690 <= ap_phi_reg_pp1_iter0_PixArray_val_V_0_5_0_i_reg_690;
        ap_phi_reg_pp1_iter1_PixArray_val_V_1_0_0_i_reg_1035 <= ap_phi_reg_pp1_iter0_PixArray_val_V_1_0_0_i_reg_1035;
        ap_phi_reg_pp1_iter1_PixArray_val_V_1_1_0_i_reg_1026 <= ap_phi_reg_pp1_iter0_PixArray_val_V_1_1_0_i_reg_1026;
        ap_phi_reg_pp1_iter1_PixArray_val_V_1_2_0_i_reg_1017 <= ap_phi_reg_pp1_iter0_PixArray_val_V_1_2_0_i_reg_1017;
        ap_phi_reg_pp1_iter1_PixArray_val_V_1_3_0_i_reg_1008 <= ap_phi_reg_pp1_iter0_PixArray_val_V_1_3_0_i_reg_1008;
        ap_phi_reg_pp1_iter1_PixArray_val_V_1_4_0_i_reg_999 <= ap_phi_reg_pp1_iter0_PixArray_val_V_1_4_0_i_reg_999;
        ap_phi_reg_pp1_iter1_PixArray_val_V_1_5_0_i_reg_990 <= ap_phi_reg_pp1_iter0_PixArray_val_V_1_5_0_i_reg_990;
        ap_phi_reg_pp1_iter1_PixArray_val_V_2_0_0_i_reg_980 <= ap_phi_reg_pp1_iter0_PixArray_val_V_2_0_0_i_reg_980;
        ap_phi_reg_pp1_iter1_PixArray_val_V_2_1_0_i_reg_970 <= ap_phi_reg_pp1_iter0_PixArray_val_V_2_1_0_i_reg_970;
        ap_phi_reg_pp1_iter1_PixArray_val_V_2_2_0_i_reg_960 <= ap_phi_reg_pp1_iter0_PixArray_val_V_2_2_0_i_reg_960;
        ap_phi_reg_pp1_iter1_PixArray_val_V_2_3_0_i_reg_950 <= ap_phi_reg_pp1_iter0_PixArray_val_V_2_3_0_i_reg_950;
        ap_phi_reg_pp1_iter1_PixArray_val_V_2_4_0_i_reg_940 <= ap_phi_reg_pp1_iter0_PixArray_val_V_2_4_0_i_reg_940;
        ap_phi_reg_pp1_iter1_PixArray_val_V_2_5_0_i_reg_930 <= ap_phi_reg_pp1_iter0_PixArray_val_V_2_5_0_i_reg_930;
        ap_phi_reg_pp1_iter1_PixArray_val_V_3_0_0_i_reg_920 <= ap_phi_reg_pp1_iter0_PixArray_val_V_3_0_0_i_reg_920;
        ap_phi_reg_pp1_iter1_PixArray_val_V_3_1_0_i_reg_910 <= ap_phi_reg_pp1_iter0_PixArray_val_V_3_1_0_i_reg_910;
        ap_phi_reg_pp1_iter1_PixArray_val_V_3_2_0_i_reg_900 <= ap_phi_reg_pp1_iter0_PixArray_val_V_3_2_0_i_reg_900;
        ap_phi_reg_pp1_iter1_PixArray_val_V_3_3_0_i_reg_890 <= ap_phi_reg_pp1_iter0_PixArray_val_V_3_3_0_i_reg_890;
        ap_phi_reg_pp1_iter1_PixArray_val_V_3_4_0_i_reg_880 <= ap_phi_reg_pp1_iter0_PixArray_val_V_3_4_0_i_reg_880;
        ap_phi_reg_pp1_iter1_PixArray_val_V_3_5_0_i_reg_870 <= ap_phi_reg_pp1_iter0_PixArray_val_V_3_5_0_i_reg_870;
        ap_phi_reg_pp1_iter1_PixArray_val_V_4_0_0_i_reg_860 <= ap_phi_reg_pp1_iter0_PixArray_val_V_4_0_0_i_reg_860;
        ap_phi_reg_pp1_iter1_PixArray_val_V_4_1_0_i_reg_850 <= ap_phi_reg_pp1_iter0_PixArray_val_V_4_1_0_i_reg_850;
        ap_phi_reg_pp1_iter1_PixArray_val_V_4_2_0_i_reg_840 <= ap_phi_reg_pp1_iter0_PixArray_val_V_4_2_0_i_reg_840;
        ap_phi_reg_pp1_iter1_PixArray_val_V_4_3_0_i_reg_830 <= ap_phi_reg_pp1_iter0_PixArray_val_V_4_3_0_i_reg_830;
        ap_phi_reg_pp1_iter1_PixArray_val_V_4_4_0_i_reg_820 <= ap_phi_reg_pp1_iter0_PixArray_val_V_4_4_0_i_reg_820;
        ap_phi_reg_pp1_iter1_PixArray_val_V_4_5_0_i_reg_810 <= ap_phi_reg_pp1_iter0_PixArray_val_V_4_5_0_i_reg_810;
        ap_phi_reg_pp1_iter1_PixArray_val_V_5_0_1_i_reg_799 <= ap_phi_reg_pp1_iter0_PixArray_val_V_5_0_1_i_reg_799;
        ap_phi_reg_pp1_iter1_PixArray_val_V_5_1_1_i_reg_788 <= ap_phi_reg_pp1_iter0_PixArray_val_V_5_1_1_i_reg_788;
        ap_phi_reg_pp1_iter1_PixArray_val_V_5_2_1_i_reg_777 <= ap_phi_reg_pp1_iter0_PixArray_val_V_5_2_1_i_reg_777;
        ap_phi_reg_pp1_iter1_PixArray_val_V_5_3_1_i_reg_766 <= ap_phi_reg_pp1_iter0_PixArray_val_V_5_3_1_i_reg_766;
        ap_phi_reg_pp1_iter1_PixArray_val_V_5_4_1_i_reg_755 <= ap_phi_reg_pp1_iter0_PixArray_val_V_5_4_1_i_reg_755;
        ap_phi_reg_pp1_iter1_PixArray_val_V_5_5_0_i_reg_630 <= ap_phi_reg_pp1_iter0_PixArray_val_V_5_5_0_i_reg_630;
        ap_phi_reg_pp1_iter1_PixArray_val_V_5_5_1_i_reg_744 <= ap_phi_reg_pp1_iter0_PixArray_val_V_5_5_1_i_reg_744;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln260_fu_1183_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        cmp40233_i_reg_3066 <= cmp40233_i_fu_1188_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln250_reg_3031 <= icmp_ln250_fu_1092_p2;
        select_ln250_1_reg_3040_pp0_iter1_reg <= select_ln250_1_reg_3040;
        select_ln250_reg_3035_pp0_iter1_reg <= select_ln250_reg_3035;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln260_reg_3062 <= icmp_ln260_fu_1183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln250_fu_1092_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln250_1_reg_3040 <= select_ln250_1_fu_1118_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln250_fu_1092_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln250_reg_3035 <= select_ln250_fu_1110_p3;
        trunc_ln255_reg_3047 <= trunc_ln255_fu_1126_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == OutputWriteEn_reg_3163) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        select_ln301_1_reg_3931 <= select_ln301_1_fu_2406_p3;
        select_ln301_2_reg_3936 <= select_ln301_2_fu_2465_p3;
        select_ln301_3_reg_3941 <= select_ln301_3_fu_2524_p3;
        select_ln301_4_reg_3946 <= select_ln301_4_fu_2583_p3;
        select_ln301_5_reg_3951 <= select_ln301_5_fu_2642_p3;
        select_ln301_reg_3926 <= select_ln301_fu_2347_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln260_reg_3062 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        y_1_reg_3070 <= y_1_fu_1193_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        FiltCoeff_0_address0 = FiltCoeff_0_addr_1_reg_3180;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_0_address0 = zext_ln250_fu_1174_p1;
    end else begin
        FiltCoeff_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        FiltCoeff_0_ce0 = 1'b1;
    end else begin
        FiltCoeff_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln250_reg_3035_pp0_iter1_reg == 3'd0))) begin
        FiltCoeff_0_we0 = 1'b1;
    end else begin
        FiltCoeff_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        FiltCoeff_1_address0 = FiltCoeff_1_addr_1_reg_3185;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_1_address0 = zext_ln250_fu_1174_p1;
    end else begin
        FiltCoeff_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        FiltCoeff_1_ce0 = 1'b1;
    end else begin
        FiltCoeff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln250_reg_3035_pp0_iter1_reg == 3'd1))) begin
        FiltCoeff_1_we0 = 1'b1;
    end else begin
        FiltCoeff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        FiltCoeff_2_address0 = FiltCoeff_2_addr_1_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_2_address0 = zext_ln250_fu_1174_p1;
    end else begin
        FiltCoeff_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)))) begin
        FiltCoeff_2_ce0 = 1'b1;
    end else begin
        FiltCoeff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln250_reg_3035_pp0_iter1_reg == 3'd2))) begin
        FiltCoeff_2_we0 = 1'b1;
    end else begin
        FiltCoeff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        FiltCoeff_3_address0 = FiltCoeff_3_addr_1_reg_3195;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_3_address0 = zext_ln250_fu_1174_p1;
    end else begin
        FiltCoeff_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        FiltCoeff_3_ce0 = 1'b1;
    end else begin
        FiltCoeff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln250_reg_3035_pp0_iter1_reg == 3'd3))) begin
        FiltCoeff_3_we0 = 1'b1;
    end else begin
        FiltCoeff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        FiltCoeff_4_address0 = FiltCoeff_4_addr_1_reg_3200;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_4_address0 = zext_ln250_fu_1174_p1;
    end else begin
        FiltCoeff_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1)))) begin
        FiltCoeff_4_ce0 = 1'b1;
    end else begin
        FiltCoeff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln250_reg_3035_pp0_iter1_reg == 3'd4))) begin
        FiltCoeff_4_we0 = 1'b1;
    end else begin
        FiltCoeff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        FiltCoeff_5_address0 = FiltCoeff_5_addr_1_reg_3205;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FiltCoeff_5_address0 = zext_ln250_fu_1174_p1;
    end else begin
        FiltCoeff_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1)))) begin
        FiltCoeff_5_ce0 = 1'b1;
    end else begin
        FiltCoeff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((select_ln250_reg_3035_pp0_iter1_reg == 3'd5) | ((select_ln250_reg_3035_pp0_iter1_reg == 3'd6) | (select_ln250_reg_3035_pp0_iter1_reg == 3'd7))))) begin
        FiltCoeff_5_we0 = 1'b1;
    end else begin
        FiltCoeff_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightIn_blk_n = HeightIn_empty_n;
    end else begin
        HeightIn_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightIn_read = 1'b1;
    end else begin
        HeightIn_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_blk_n = HeightOut_empty_n;
    end else begin
        HeightOut_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_out_blk_n = HeightOut_out_full_n;
    end else begin
        HeightOut_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_out_write = 1'b1;
    end else begin
        HeightOut_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HeightOut_read = 1'b1;
    end else begin
        HeightOut_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        LineBuf_val_V_0_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_0_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0) & (cmp81_i_reg_3172 == 1'd1))) begin
        LineBuf_val_V_0_we0 = 1'b1;
    end else begin
        LineBuf_val_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        LineBuf_val_V_1_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_1_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
        LineBuf_val_V_1_we0 = 1'b1;
    end else begin
        LineBuf_val_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        LineBuf_val_V_2_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_2_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
        LineBuf_val_V_2_we0 = 1'b1;
    end else begin
        LineBuf_val_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        LineBuf_val_V_3_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_3_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
        LineBuf_val_V_3_we0 = 1'b1;
    end else begin
        LineBuf_val_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        LineBuf_val_V_4_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_4_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
        LineBuf_val_V_4_we0 = 1'b1;
    end else begin
        LineBuf_val_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        LineBuf_val_V_5_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        LineBuf_val_V_5_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
        LineBuf_val_V_5_we0 = 1'b1;
    end else begin
        LineBuf_val_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        LineRate_blk_n = LineRate_empty_n;
    end else begin
        LineRate_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        LineRate_read = 1'b1;
    end else begin
        LineRate_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == OutputWriteEn_reg_3163) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1))) begin
        OutYUV_blk_n = OutYUV_full_n;
    end else begin
        OutYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == OutputWriteEn_reg_3163) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1))) begin
        OutYUV_write = 1'b1;
    end else begin
        OutYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (cmp81_i_reg_3172 == 1'd1))) begin
        SrcYUV422_blk_n = SrcYUV422_empty_n;
    end else begin
        SrcYUV422_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_predicate_op233_read_state10 == 1'b1))) begin
        SrcYUV422_read = 1'b1;
    end else begin
        SrcYUV422_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Width_blk_n = Width_empty_n;
    end else begin
        Width_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Width_out_blk_n = Width_out_full_n;
    end else begin
        Width_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Width_out_write = 1'b1;
    end else begin
        Width_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Width_read = 1'b1;
    end else begin
        Width_read = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln250_fu_1092_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln299_fu_1416_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & ((icmp_ln260_1_fu_1199_p2 == 1'd0) | (icmp_ln260_reg_3062 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_738_p4 = PixArrayVal_val_V_0_10_reg_3429;
    end else begin
        ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_738_p4 = ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_729_p4 = PixArrayVal_val_V_1_10_reg_3436;
    end else begin
        ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_729_p4 = ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_720_p4 = PixArrayVal_val_V_2_10_reg_3443;
    end else begin
        ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_720_p4 = ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_PixArray_val_V_0_3_0_i_phi_fu_711_p4 = PixArrayVal_val_V_3_10_reg_3450;
    end else begin
        ap_phi_mux_PixArray_val_V_0_3_0_i_phi_fu_711_p4 = ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_PixArray_val_V_0_4_0_i_phi_fu_702_p4 = PixArrayVal_val_V_4_10_reg_3457;
    end else begin
        ap_phi_mux_PixArray_val_V_0_4_0_i_phi_fu_702_p4 = ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699;
    end
end

always @ (*) begin
    if (((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_PixArray_val_V_0_5_0_i_phi_fu_693_p4 = PixArray_val_V_1_5_reg_3464;
    end else begin
        ap_phi_mux_PixArray_val_V_0_5_0_i_phi_fu_693_p4 = ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln250_reg_3031 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_531_p4 = select_ln250_1_reg_3040;
    end else begin
        ap_phi_mux_i_phi_fu_531_p4 = i_reg_527;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2661_ce = 1'b1;
    end else begin
        grp_fu_2661_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2670_ce = 1'b1;
    end else begin
        grp_fu_2670_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2679_ce = 1'b1;
    end else begin
        grp_fu_2679_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2688_ce = 1'b1;
    end else begin
        grp_fu_2688_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2697_ce = 1'b1;
    end else begin
        grp_fu_2697_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2706_ce = 1'b1;
    end else begin
        grp_fu_2706_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2715_ce = 1'b1;
    end else begin
        grp_fu_2715_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2724_ce = 1'b1;
    end else begin
        grp_fu_2724_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2733_ce = 1'b1;
    end else begin
        grp_fu_2733_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2742_ce = 1'b1;
    end else begin
        grp_fu_2742_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2751_ce = 1'b1;
    end else begin
        grp_fu_2751_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2760_ce = 1'b1;
    end else begin
        grp_fu_2760_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2769_ce = 1'b1;
    end else begin
        grp_fu_2769_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2777_ce = 1'b1;
    end else begin
        grp_fu_2777_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2785_ce = 1'b1;
    end else begin
        grp_fu_2785_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2793_ce = 1'b1;
    end else begin
        grp_fu_2793_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2801_ce = 1'b1;
    end else begin
        grp_fu_2801_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2809_ce = 1'b1;
    end else begin
        grp_fu_2809_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2817_ce = 1'b1;
    end else begin
        grp_fu_2817_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2826_ce = 1'b1;
    end else begin
        grp_fu_2826_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2835_ce = 1'b1;
    end else begin
        grp_fu_2835_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2844_ce = 1'b1;
    end else begin
        grp_fu_2844_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2853_ce = 1'b1;
    end else begin
        grp_fu_2853_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2862_ce = 1'b1;
    end else begin
        grp_fu_2862_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2871_ce = 1'b1;
    end else begin
        grp_fu_2871_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2879_ce = 1'b1;
    end else begin
        grp_fu_2879_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2887_ce = 1'b1;
    end else begin
        grp_fu_2887_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2895_ce = 1'b1;
    end else begin
        grp_fu_2895_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2903_ce = 1'b1;
    end else begin
        grp_fu_2903_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2911_ce = 1'b1;
    end else begin
        grp_fu_2911_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2919_ce = 1'b1;
    end else begin
        grp_fu_2919_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2930_ce = 1'b1;
    end else begin
        grp_fu_2930_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2941_ce = 1'b1;
    end else begin
        grp_fu_2941_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2952_ce = 1'b1;
    end else begin
        grp_fu_2952_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2963_ce = 1'b1;
    end else begin
        grp_fu_2963_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2974_ce = 1'b1;
    end else begin
        grp_fu_2974_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & ((icmp_ln260_1_fu_1199_p2 == 1'd0) | (icmp_ln260_reg_3062 == 1'd1)))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        vfltCoeff_ce0 = 1'b1;
    end else begin
        vfltCoeff_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln250_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln250_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & ((icmp_ln260_1_fu_1199_p2 == 1'd0) | (icmp_ln260_reg_3062 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((cmp40233_i_reg_3066 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln299_fu_1416_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln299_fu_1416_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign GetNewLine_1_fu_1220_p2 = ((tmp_fu_1210_p4 != 16'd0) ? 1'b1 : 1'b0);

assign GetNewLine_2_fu_1375_p3 = ((icmp_ln269_reg_3078[0:0] == 1'b1) ? GetNewLine_1_reg_3087 : GetNewLine_reg_560);

assign HeightOut_out_din = HeightOut_dout;

assign LineBuf_val_V_0_address0 = LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg;

assign LineBuf_val_V_0_address1 = idxprom5_i47_i_fu_1421_p1;

assign LineBuf_val_V_1_address0 = LineBuf_val_V_1_addr_reg_3225_pp1_iter1_reg;

assign LineBuf_val_V_1_address1 = idxprom5_i47_i_fu_1421_p1;

assign LineBuf_val_V_1_d0 = {{{{{{select_ln348_29_fu_2051_p3}, {select_ln348_24_fu_2021_p3}}, {select_ln348_25_fu_2027_p3}}, {select_ln348_26_fu_2033_p3}}, {select_ln348_27_fu_2039_p3}}, {select_ln348_28_fu_2045_p3}};

assign LineBuf_val_V_2_address0 = LineBuf_val_V_2_addr_reg_3231_pp1_iter1_reg;

assign LineBuf_val_V_2_address1 = idxprom5_i47_i_fu_1421_p1;

assign LineBuf_val_V_2_d0 = {{{{{{select_ln348_23_fu_1998_p3}, {select_ln348_18_fu_1968_p3}}, {select_ln348_19_fu_1974_p3}}, {select_ln348_20_fu_1980_p3}}, {select_ln348_21_fu_1986_p3}}, {select_ln348_22_fu_1992_p3}};

assign LineBuf_val_V_3_address0 = LineBuf_val_V_3_addr_reg_3237_pp1_iter1_reg;

assign LineBuf_val_V_3_address1 = idxprom5_i47_i_fu_1421_p1;

assign LineBuf_val_V_3_d0 = {{{{{{select_ln348_17_fu_1945_p3}, {select_ln348_12_fu_1915_p3}}, {select_ln348_13_fu_1921_p3}}, {select_ln348_14_fu_1927_p3}}, {select_ln348_15_fu_1933_p3}}, {select_ln348_16_fu_1939_p3}};

assign LineBuf_val_V_4_address0 = LineBuf_val_V_4_addr_reg_3243_pp1_iter1_reg;

assign LineBuf_val_V_4_address1 = idxprom5_i47_i_fu_1421_p1;

assign LineBuf_val_V_4_d0 = {{{{{{select_ln348_11_fu_1892_p3}, {select_ln348_6_fu_1862_p3}}, {select_ln348_7_fu_1868_p3}}, {select_ln348_8_fu_1874_p3}}, {select_ln348_9_fu_1880_p3}}, {select_ln348_10_fu_1886_p3}};

assign LineBuf_val_V_5_address0 = LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg;

assign LineBuf_val_V_5_address1 = idxprom5_i47_i_fu_1421_p1;

assign LineBuf_val_V_5_d0 = {{{{{{select_ln348_5_fu_1839_p3}, {select_ln348_fu_1809_p3}}, {select_ln348_1_fu_1815_p3}}, {select_ln348_2_fu_1821_p3}}, {select_ln348_3_fu_1827_p3}}, {select_ln348_4_fu_1833_p3}};

assign OutYUV_din = {{{{{{select_ln301_5_reg_3951}, {select_ln301_4_reg_3946}}, {select_ln301_3_reg_3941}}, {select_ln301_2_reg_3936}}, {select_ln301_1_reg_3931}}, {select_ln301_reg_3926}};

assign OutputWriteEn_fu_1370_p2 = (icmp_ln269_reg_3078 & and_ln288_fu_1317_p2);

assign Phase_fu_1356_p3 = ((icmp_ln269_reg_3078[0:0] == 1'b1) ? zext_ln242_fu_1291_p1 : PhaseV_reg_595);

assign PixArrayLoc_1_fu_1226_p2 = (PixArrayLoc_reg_572 + 16'd1);

assign PixArrayLoc_2_cast_i_fu_1391_p1 = PixArrayLoc_3_reg_3103;

assign PixArrayLoc_2_fu_1238_p3 = ((GetNewLine_1_fu_1220_p2[0:0] == 1'b1) ? PixArrayLoc_1_fu_1226_p2 : PixArrayLoc_reg_572);

assign PixArrayLoc_3_fu_1251_p3 = ((icmp_ln269_fu_1204_p2[0:0] == 1'b1) ? PixArrayLoc_2_fu_1238_p3 : PixArrayLoc_reg_572);

assign PixArrayVal_val_V_0_10_fu_1647_p1 = LineBuf_val_V_4_q1[7:0];

assign PixArrayVal_val_V_0_6_fu_1431_p1 = LineBuf_val_V_0_q1[7:0];

assign PixArrayVal_val_V_0_7_fu_1485_p1 = LineBuf_val_V_1_q1[7:0];

assign PixArrayVal_val_V_0_8_fu_1539_p1 = LineBuf_val_V_2_q1[7:0];

assign PixArrayVal_val_V_0_9_fu_1593_p1 = LineBuf_val_V_3_q1[7:0];

assign PixArray_val_V_0_0_fu_1701_p1 = LineBuf_val_V_5_q1[7:0];

assign PixArray_val_V_5_0_fu_1755_p1 = SrcYUV422_dout[7:0];

assign TotalLines_fu_1074_p3 = ((icmp_ln225_fu_1070_p2[0:0] == 1'b1) ? OutLines_reg_2985 : InLines_reg_2992);

assign Width_out_din = Width_dout;

assign WriteLocNext_2_fu_1363_p3 = ((icmp_ln269_reg_3078[0:0] == 1'b1) ? select_ln288_1_fu_1341_p3 : WriteLocNext_3_reg_583);

assign WriteLocNext_fu_1327_p2 = (WriteLocNext_3_reg_583 + 32'd1);

assign YLoopSize_fu_1080_p2 = (TotalLines_fu_1074_p3 + 12'd3);

assign add79_i_fu_1394_p2 = (PixArrayLoc_2_cast_i_fu_1391_p1 + 17'd3);

assign add_ln227_fu_1048_p2 = (zext_ln227_fu_1044_p1 + 13'd1);

assign add_ln250_1_fu_1086_p2 = (indvar_flatten_reg_516 + 9'd1);

assign add_ln250_fu_1098_p2 = (ap_phi_mux_i_phi_fu_531_p4 + 7'd1);

assign add_ln253_fu_1130_p2 = (select_ln250_fu_1110_p3 + 3'd1);

assign add_ln255_fu_1163_p2 = (sub_ln255_fu_1154_p2 + zext_ln255_1_fu_1160_p1);

assign and_ln288_fu_1317_p2 = (icmp_ln288_fu_1311_p2 & icmp_ln288_1_reg_3098);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1 = ((ap_ST_fsm_pp1_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp1_stage0_subdone));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == SrcYUV422_empty_n) & (ap_predicate_op233_read_state10 == 1'b1)) | ((1'd1 == OutputWriteEn_reg_3163) & (1'b0 == OutYUV_full_n) & (ap_enable_reg_pp1_iter11 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == SrcYUV422_empty_n) & (ap_predicate_op233_read_state10 == 1'b1)) | ((1'd1 == OutputWriteEn_reg_3163) & (1'b0 == OutYUV_full_n) & (ap_enable_reg_pp1_iter11 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == SrcYUV422_empty_n) & (ap_predicate_op233_read_state10 == 1'b1)) | ((1'd1 == OutputWriteEn_reg_3163) & (1'b0 == OutYUV_full_n) & (ap_enable_reg_pp1_iter11 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((1'b0 == HeightOut_out_full_n) | (1'b0 == Width_out_full_n) | (1'b0 == LineRate_empty_n) | (1'b0 == HeightOut_empty_n) | (1'b0 == Width_empty_n) | (1'b0 == HeightIn_empty_n) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp1_stage0_iter1 = ((1'b0 == SrcYUV422_empty_n) & (ap_predicate_op233_read_state10 == 1'b1));
end

assign ap_block_state11_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp1_stage0_iter11 = ((1'd1 == OutputWriteEn_reg_3163) & (1'b0 == OutYUV_full_n));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_104 = ((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215 == 1'd0) & (cmp81_i_reg_3172 == 1'd1));
end

always @ (*) begin
    ap_condition_914 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_919 = ((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215 == 1'd0) & (cmp81_i_reg_3172 == 1'd0));
end

always @ (*) begin
    ap_enable_operation_174 = (icmp_ln299_fu_1416_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_176 = (icmp_ln299_fu_1416_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_178 = (icmp_ln299_fu_1416_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_180 = (icmp_ln299_fu_1416_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_182 = (icmp_ln299_fu_1416_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_184 = (icmp_ln299_fu_1416_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_189 = (icmp_ln299_reg_3215 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_196 = (icmp_ln299_reg_3215 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_203 = (icmp_ln299_reg_3215 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_210 = (icmp_ln299_reg_3215 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_217 = (icmp_ln299_reg_3215 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_224 = (icmp_ln299_reg_3215 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_242 = (ap_predicate_op242_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_256 = (ap_predicate_op256_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_264 = (ap_predicate_op264_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_272 = (ap_predicate_op272_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_280 = (ap_predicate_op280_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_288 = (ap_predicate_op288_store_state11 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_enable_state10_pp1_iter1_stage0 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_enable_state11_pp1_iter2_stage0 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_enable_state9_pp1_iter0_stage0 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

assign ap_phi_reg_pp1_iter0_PixArrayVal_val_V_0_reg_680 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArrayVal_val_V_1_reg_670 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArrayVal_val_V_2_reg_660 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArrayVal_val_V_3_reg_650 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArrayVal_val_V_4_reg_640 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_0_0_0_i_reg_735 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_0_1_0_i_reg_726 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_0_2_0_i_reg_717 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_0_3_0_i_reg_708 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_0_4_0_i_reg_699 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_0_5_0_i_reg_690 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_1_0_0_i_reg_1035 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_1_1_0_i_reg_1026 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_1_2_0_i_reg_1017 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_1_3_0_i_reg_1008 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_1_4_0_i_reg_999 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_1_5_0_i_reg_990 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_2_0_0_i_reg_980 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_2_1_0_i_reg_970 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_2_2_0_i_reg_960 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_2_3_0_i_reg_950 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_2_4_0_i_reg_940 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_2_5_0_i_reg_930 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_3_0_0_i_reg_920 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_3_1_0_i_reg_910 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_3_2_0_i_reg_900 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_3_3_0_i_reg_890 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_3_4_0_i_reg_880 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_3_5_0_i_reg_870 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_4_0_0_i_reg_860 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_4_1_0_i_reg_850 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_4_2_0_i_reg_840 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_4_3_0_i_reg_830 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_4_4_0_i_reg_820 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_4_5_0_i_reg_810 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_5_0_1_i_reg_799 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_5_1_1_i_reg_788 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_5_2_1_i_reg_777 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_5_3_1_i_reg_766 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_5_4_1_i_reg_755 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_5_5_0_i_reg_630 = 'bx;

assign ap_phi_reg_pp1_iter0_PixArray_val_V_5_5_1_i_reg_744 = 'bx;

always @ (*) begin
    ap_predicate_op233_read_state10 = ((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215 == 1'd0) & (cmp81_i_reg_3172 == 1'd1));
end

always @ (*) begin
    ap_predicate_op242_store_state11 = ((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0) & (cmp81_i_reg_3172 == 1'd1));
end

always @ (*) begin
    ap_predicate_op256_store_state11 = ((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op264_store_state11 = ((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op272_store_state11 = ((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op280_store_state11 = ((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op288_store_state11 = ((brmerge_i_reg_3176 == 1'd1) & (icmp_ln299_reg_3215_pp1_iter1_reg == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign brmerge_i_fu_1405_p2 = (icmp124_reg_3109 | GetNewLine_2_fu_1375_p3);

assign cmp106_i_fu_1275_p2 = ((y_reg_549 == 12'd0) ? 1'b1 : 1'b0);

assign cmp40233_i_fu_1188_p2 = ((XLoopSize_reg_3004 == 12'd0) ? 1'b1 : 1'b0);

assign cmp81_i_fu_1400_p2 = ((add79_i_fu_1394_p2 < zext_ln225_reg_3015) ? 1'b1 : 1'b0);

assign grp_fu_2661_p0 = grp_fu_2661_p00;

assign grp_fu_2661_p00 = ap_phi_mux_PixArray_val_V_0_0_0_i_phi_fu_738_p4;

assign grp_fu_2661_p1 = sext_ln215_fu_2078_p1;

assign grp_fu_2661_p2 = 24'd2048;

assign grp_fu_2670_p0 = grp_fu_2670_p00;

assign grp_fu_2670_p00 = ap_phi_mux_PixArray_val_V_0_1_0_i_phi_fu_729_p4;

assign grp_fu_2670_p1 = sext_ln215_fu_2078_p1;

assign grp_fu_2670_p2 = 24'd2048;

assign grp_fu_2679_p0 = grp_fu_2679_p00;

assign grp_fu_2679_p00 = ap_phi_mux_PixArray_val_V_0_2_0_i_phi_fu_720_p4;

assign grp_fu_2679_p1 = sext_ln215_fu_2078_p1;

assign grp_fu_2679_p2 = 24'd2048;

assign grp_fu_2688_p0 = grp_fu_2688_p00;

assign grp_fu_2688_p00 = ap_phi_mux_PixArray_val_V_0_3_0_i_phi_fu_711_p4;

assign grp_fu_2688_p1 = sext_ln215_fu_2078_p1;

assign grp_fu_2688_p2 = 24'd2048;

assign grp_fu_2697_p0 = grp_fu_2697_p00;

assign grp_fu_2697_p00 = ap_phi_mux_PixArray_val_V_0_4_0_i_phi_fu_702_p4;

assign grp_fu_2697_p1 = sext_ln215_fu_2078_p1;

assign grp_fu_2697_p2 = 24'd2048;

assign grp_fu_2706_p0 = grp_fu_2706_p00;

assign grp_fu_2706_p00 = ap_phi_mux_PixArray_val_V_0_5_0_i_phi_fu_693_p4;

assign grp_fu_2706_p1 = sext_ln215_fu_2078_p1;

assign grp_fu_2706_p2 = 24'd2048;

assign grp_fu_2715_p0 = grp_fu_2715_p00;

assign grp_fu_2715_p00 = ap_phi_reg_pp1_iter3_PixArray_val_V_1_0_0_i_reg_1035;

assign grp_fu_2715_p1 = sext_ln215_1_fu_2106_p1;

assign grp_fu_2724_p0 = grp_fu_2724_p00;

assign grp_fu_2724_p00 = ap_phi_reg_pp1_iter3_PixArray_val_V_1_1_0_i_reg_1026;

assign grp_fu_2724_p1 = sext_ln215_1_fu_2106_p1;

assign grp_fu_2733_p0 = grp_fu_2733_p00;

assign grp_fu_2733_p00 = ap_phi_reg_pp1_iter3_PixArray_val_V_1_2_0_i_reg_1017;

assign grp_fu_2733_p1 = sext_ln215_1_fu_2106_p1;

assign grp_fu_2742_p0 = grp_fu_2742_p00;

assign grp_fu_2742_p00 = ap_phi_reg_pp1_iter3_PixArray_val_V_1_3_0_i_reg_1008;

assign grp_fu_2742_p1 = sext_ln215_1_fu_2106_p1;

assign grp_fu_2751_p0 = grp_fu_2751_p00;

assign grp_fu_2751_p00 = ap_phi_reg_pp1_iter3_PixArray_val_V_1_4_0_i_reg_999;

assign grp_fu_2751_p1 = sext_ln215_1_fu_2106_p1;

assign grp_fu_2760_p0 = grp_fu_2760_p00;

assign grp_fu_2760_p00 = ap_phi_reg_pp1_iter3_PixArray_val_V_1_5_0_i_reg_990;

assign grp_fu_2760_p1 = sext_ln215_1_fu_2106_p1;

assign grp_fu_2769_p0 = grp_fu_2769_p00;

assign grp_fu_2769_p00 = PixArray_val_V_2_0_0_i_reg_980;

assign grp_fu_2769_p1 = sext_ln215_2_fu_2134_p1;

assign grp_fu_2777_p0 = grp_fu_2777_p00;

assign grp_fu_2777_p00 = PixArray_val_V_2_1_0_i_reg_970;

assign grp_fu_2777_p1 = sext_ln215_2_fu_2134_p1;

assign grp_fu_2785_p0 = grp_fu_2785_p00;

assign grp_fu_2785_p00 = PixArray_val_V_2_2_0_i_reg_960;

assign grp_fu_2785_p1 = sext_ln215_2_fu_2134_p1;

assign grp_fu_2793_p0 = grp_fu_2793_p00;

assign grp_fu_2793_p00 = PixArray_val_V_2_3_0_i_reg_950;

assign grp_fu_2793_p1 = sext_ln215_2_fu_2134_p1;

assign grp_fu_2801_p0 = grp_fu_2801_p00;

assign grp_fu_2801_p00 = PixArray_val_V_2_4_0_i_reg_940;

assign grp_fu_2801_p1 = sext_ln215_2_fu_2134_p1;

assign grp_fu_2809_p0 = grp_fu_2809_p00;

assign grp_fu_2809_p00 = PixArray_val_V_2_5_0_i_reg_930;

assign grp_fu_2809_p1 = sext_ln215_2_fu_2134_p1;

assign grp_fu_2817_p0 = grp_fu_2817_p00;

assign grp_fu_2817_p00 = PixArray_val_V_3_0_0_i_reg_920_pp1_iter4_reg;

assign grp_fu_2817_p1 = sext_ln215_3_fu_2165_p1;

assign grp_fu_2826_p0 = grp_fu_2826_p00;

assign grp_fu_2826_p00 = PixArray_val_V_3_1_0_i_reg_910_pp1_iter4_reg;

assign grp_fu_2826_p1 = sext_ln215_3_fu_2165_p1;

assign grp_fu_2835_p0 = grp_fu_2835_p00;

assign grp_fu_2835_p00 = PixArray_val_V_3_2_0_i_reg_900_pp1_iter4_reg;

assign grp_fu_2835_p1 = sext_ln215_3_fu_2165_p1;

assign grp_fu_2844_p0 = grp_fu_2844_p00;

assign grp_fu_2844_p00 = PixArray_val_V_3_3_0_i_reg_890_pp1_iter4_reg;

assign grp_fu_2844_p1 = sext_ln215_3_fu_2165_p1;

assign grp_fu_2853_p0 = grp_fu_2853_p00;

assign grp_fu_2853_p00 = PixArray_val_V_3_4_0_i_reg_880_pp1_iter4_reg;

assign grp_fu_2853_p1 = sext_ln215_3_fu_2165_p1;

assign grp_fu_2862_p0 = grp_fu_2862_p00;

assign grp_fu_2862_p00 = PixArray_val_V_3_5_0_i_reg_870_pp1_iter4_reg;

assign grp_fu_2862_p1 = sext_ln215_3_fu_2165_p1;

assign grp_fu_2871_p0 = grp_fu_2871_p00;

assign grp_fu_2871_p00 = PixArray_val_V_4_0_0_i_reg_860_pp1_iter5_reg;

assign grp_fu_2871_p1 = sext_ln215_4_fu_2211_p1;

assign grp_fu_2879_p0 = grp_fu_2879_p00;

assign grp_fu_2879_p00 = PixArray_val_V_4_1_0_i_reg_850_pp1_iter5_reg;

assign grp_fu_2879_p1 = sext_ln215_4_fu_2211_p1;

assign grp_fu_2887_p0 = grp_fu_2887_p00;

assign grp_fu_2887_p00 = PixArray_val_V_4_2_0_i_reg_840_pp1_iter5_reg;

assign grp_fu_2887_p1 = sext_ln215_4_fu_2211_p1;

assign grp_fu_2895_p0 = grp_fu_2895_p00;

assign grp_fu_2895_p00 = PixArray_val_V_4_3_0_i_reg_830_pp1_iter5_reg;

assign grp_fu_2895_p1 = sext_ln215_4_fu_2211_p1;

assign grp_fu_2903_p0 = grp_fu_2903_p00;

assign grp_fu_2903_p00 = PixArray_val_V_4_4_0_i_reg_820_pp1_iter5_reg;

assign grp_fu_2903_p1 = sext_ln215_4_fu_2211_p1;

assign grp_fu_2911_p0 = grp_fu_2911_p00;

assign grp_fu_2911_p00 = PixArray_val_V_4_5_0_i_reg_810_pp1_iter5_reg;

assign grp_fu_2911_p1 = sext_ln215_4_fu_2211_p1;

assign grp_fu_2919_p0 = grp_fu_2919_p00;

assign grp_fu_2919_p00 = PixArray_val_V_5_0_1_i_reg_799_pp1_iter6_reg;

assign grp_fu_2919_p1 = sext_ln215_5_fu_2254_p1;

assign grp_fu_2930_p0 = grp_fu_2930_p00;

assign grp_fu_2930_p00 = PixArray_val_V_5_1_1_i_reg_788_pp1_iter6_reg;

assign grp_fu_2930_p1 = sext_ln215_5_fu_2254_p1;

assign grp_fu_2941_p0 = grp_fu_2941_p00;

assign grp_fu_2941_p00 = PixArray_val_V_5_2_1_i_reg_777_pp1_iter6_reg;

assign grp_fu_2941_p1 = sext_ln215_5_fu_2254_p1;

assign grp_fu_2952_p0 = grp_fu_2952_p00;

assign grp_fu_2952_p00 = PixArray_val_V_5_3_1_i_reg_766_pp1_iter6_reg;

assign grp_fu_2952_p1 = sext_ln215_5_fu_2254_p1;

assign grp_fu_2963_p0 = grp_fu_2963_p00;

assign grp_fu_2963_p00 = PixArray_val_V_5_4_1_i_reg_755_pp1_iter6_reg;

assign grp_fu_2963_p1 = sext_ln215_5_fu_2254_p1;

assign grp_fu_2974_p0 = grp_fu_2974_p00;

assign grp_fu_2974_p00 = PixArray_val_V_5_5_1_i_reg_744_pp1_iter6_reg;

assign grp_fu_2974_p1 = sext_ln215_5_fu_2254_p1;

assign icmp124_fu_1269_p2 = ((tmp_3_fu_1259_p4 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_1070_p2 = ((OutLines_reg_2985 > InLines_reg_2992) ? 1'b1 : 1'b0);

assign icmp_ln250_fu_1092_p2 = ((indvar_flatten_reg_516 == 9'd384) ? 1'b1 : 1'b0);

assign icmp_ln253_fu_1104_p2 = ((j_reg_538 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln260_1_fu_1199_p2 = ((y_reg_549 < YLoopSize_reg_3020) ? 1'b1 : 1'b0);

assign icmp_ln260_fu_1183_p2 = ((YLoopSize_reg_3020 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln269_fu_1204_p2 = ((y_reg_549 > 12'd2) ? 1'b1 : 1'b0);

assign icmp_ln288_1_fu_1246_p2 = ((WriteLocNext_3_reg_583 < zext_ln222_reg_3010) ? 1'b1 : 1'b0);

assign icmp_ln288_fu_1311_p2 = ((tmp_2_fu_1301_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_fu_1416_p2 = ((x_reg_619 == XLoopSize_reg_3004) ? 1'b1 : 1'b0);

assign icmp_ln401_1_fu_2371_p2 = (($signed(tmp_7_fu_2362_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln401_2_fu_2430_p2 = (($signed(tmp_9_fu_2421_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln401_3_fu_2489_p2 = (($signed(tmp_11_fu_2480_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln401_4_fu_2548_p2 = (($signed(tmp_13_fu_2539_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln401_5_fu_2607_p2 = (($signed(tmp_15_fu_2598_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln401_fu_2312_p2 = (($signed(tmp_5_fu_2303_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign idxprom5_i47_i_fu_1421_p1 = x_reg_619;

assign idxprom5_i_i_fu_1381_p1 = Phase_fu_1356_p3;

assign offset_1_fu_1232_p2 = ($signed(offset_reg_607) + $signed(32'd4294901760));

assign offset_2_fu_1295_p3 = ((GetNewLine_1_reg_3087[0:0] == 1'b1) ? offset_1_reg_3093 : offset_reg_607);

assign offset_3_fu_1322_p2 = (offset_2_fu_1295_p3 + Rate_reg_2999);

assign offset_4_fu_1349_p3 = ((icmp_ln269_reg_3078[0:0] == 1'b1) ? select_ln288_fu_1333_p3 : offset_reg_607);

assign or_ln301_1_fu_2400_p2 = (tmp_6_fu_2355_p3 | icmp_ln401_1_fu_2371_p2);

assign or_ln301_2_fu_2459_p2 = (tmp_8_fu_2414_p3 | icmp_ln401_2_fu_2430_p2);

assign or_ln301_3_fu_2518_p2 = (tmp_10_fu_2473_p3 | icmp_ln401_3_fu_2489_p2);

assign or_ln301_4_fu_2577_p2 = (tmp_12_fu_2532_p3 | icmp_ln401_4_fu_2548_p2);

assign or_ln301_5_fu_2636_p2 = (tmp_14_fu_2591_p3 | icmp_ln401_5_fu_2607_p2);

assign or_ln301_fu_2341_p2 = (tmp_4_fu_2296_p3 | icmp_ln401_fu_2312_p2);

assign select_ln250_1_fu_1118_p3 = ((icmp_ln253_fu_1104_p2[0:0] == 1'b1) ? add_ln250_fu_1098_p2 : ap_phi_mux_i_phi_fu_531_p4);

assign select_ln250_fu_1110_p3 = ((icmp_ln253_fu_1104_p2[0:0] == 1'b1) ? 3'd0 : j_reg_538);

assign select_ln288_1_fu_1341_p3 = ((and_ln288_fu_1317_p2[0:0] == 1'b1) ? WriteLocNext_fu_1327_p2 : WriteLocNext_3_reg_583);

assign select_ln288_fu_1333_p3 = ((and_ln288_fu_1317_p2[0:0] == 1'b1) ? offset_3_fu_1322_p2 : offset_2_fu_1295_p3);

assign select_ln301_10_fu_2569_p3 = ((xor_ln301_4_fu_2563_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_11_fu_2628_p3 = ((xor_ln301_5_fu_2622_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_1_fu_2406_p3 = ((or_ln301_1_fu_2400_p2[0:0] == 1'b1) ? select_ln301_7_fu_2392_p3 : trunc_ln301_1_fu_2377_p4);

assign select_ln301_2_fu_2465_p3 = ((or_ln301_2_fu_2459_p2[0:0] == 1'b1) ? select_ln301_8_fu_2451_p3 : trunc_ln301_2_fu_2436_p4);

assign select_ln301_3_fu_2524_p3 = ((or_ln301_3_fu_2518_p2[0:0] == 1'b1) ? select_ln301_9_fu_2510_p3 : trunc_ln301_3_fu_2495_p4);

assign select_ln301_4_fu_2583_p3 = ((or_ln301_4_fu_2577_p2[0:0] == 1'b1) ? select_ln301_10_fu_2569_p3 : trunc_ln301_4_fu_2554_p4);

assign select_ln301_5_fu_2642_p3 = ((or_ln301_5_fu_2636_p2[0:0] == 1'b1) ? select_ln301_11_fu_2628_p3 : trunc_ln301_5_fu_2613_p4);

assign select_ln301_6_fu_2333_p3 = ((xor_ln301_fu_2327_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_7_fu_2392_p3 = ((xor_ln301_1_fu_2386_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_8_fu_2451_p3 = ((xor_ln301_2_fu_2445_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_9_fu_2510_p3 = ((xor_ln301_3_fu_2504_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_fu_2347_p3 = ((or_ln301_fu_2341_p2[0:0] == 1'b1) ? select_ln301_6_fu_2333_p3 : trunc_ln2_fu_2318_p4);

assign select_ln348_10_fu_1886_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680 : PixArrayVal_val_V_0_9_reg_3387);

assign select_ln348_11_fu_1892_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630 : PixArray_val_V_2_5_reg_3422);

assign select_ln348_12_fu_1915_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640 : PixArrayVal_val_V_4_8_reg_3373);

assign select_ln348_13_fu_1921_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650 : PixArrayVal_val_V_3_8_reg_3366);

assign select_ln348_14_fu_1927_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660 : PixArrayVal_val_V_2_8_reg_3359);

assign select_ln348_15_fu_1933_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670 : PixArrayVal_val_V_1_8_reg_3352);

assign select_ln348_16_fu_1939_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680 : PixArrayVal_val_V_0_8_reg_3345);

assign select_ln348_17_fu_1945_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630 : PixArray_val_V_3_5_reg_3380);

assign select_ln348_18_fu_1968_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640 : PixArrayVal_val_V_4_7_reg_3331);

assign select_ln348_19_fu_1974_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650 : PixArrayVal_val_V_3_7_reg_3324);

assign select_ln348_1_fu_1815_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650 : PixArrayVal_val_V_3_10_reg_3450);

assign select_ln348_20_fu_1980_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660 : PixArrayVal_val_V_2_7_reg_3317);

assign select_ln348_21_fu_1986_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670 : PixArrayVal_val_V_1_7_reg_3310);

assign select_ln348_22_fu_1992_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680 : PixArrayVal_val_V_0_7_reg_3303);

assign select_ln348_23_fu_1998_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630 : PixArray_val_V_4_5_reg_3338);

assign select_ln348_24_fu_2021_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640 : PixArrayVal_val_V_4_6_reg_3287);

assign select_ln348_25_fu_2027_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650 : PixArrayVal_val_V_3_6_reg_3279);

assign select_ln348_26_fu_2033_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660 : PixArrayVal_val_V_2_6_reg_3271);

assign select_ln348_27_fu_2039_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670 : PixArrayVal_val_V_1_6_reg_3263);

assign select_ln348_28_fu_2045_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680 : PixArrayVal_val_V_0_6_reg_3255);

assign select_ln348_29_fu_2051_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630 : PixArray_val_V_5_5_2_reg_3295);

assign select_ln348_2_fu_1821_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660 : PixArrayVal_val_V_2_10_reg_3443);

assign select_ln348_3_fu_1827_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670 : PixArrayVal_val_V_1_10_reg_3436);

assign select_ln348_4_fu_1833_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680 : PixArrayVal_val_V_0_10_reg_3429);

assign select_ln348_5_fu_1839_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630 : PixArray_val_V_1_5_reg_3464);

assign select_ln348_6_fu_1862_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640 : PixArrayVal_val_V_4_9_reg_3415);

assign select_ln348_7_fu_1868_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650 : PixArrayVal_val_V_3_9_reg_3408);

assign select_ln348_8_fu_1874_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660 : PixArrayVal_val_V_2_9_reg_3401);

assign select_ln348_9_fu_1880_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670 : PixArrayVal_val_V_1_9_reg_3394);

assign select_ln348_fu_1809_p3 = ((cmp106_i_reg_3114[0:0] == 1'b1) ? ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640 : PixArrayVal_val_V_4_10_reg_3457);

assign sext_ln215_1_fu_2106_p1 = $signed(FiltCoeff_1_q0);

assign sext_ln215_2_fu_2134_p1 = $signed(FiltCoeff_2_q0);

assign sext_ln215_3_fu_2165_p1 = $signed(FiltCoeff_3_q0);

assign sext_ln215_4_fu_2211_p1 = $signed(FiltCoeff_4_q0);

assign sext_ln215_5_fu_2254_p1 = $signed(FiltCoeff_5_q0);

assign sext_ln215_fu_2078_p1 = $signed(FiltCoeff_0_q0);

assign start_out = real_start;

assign sub_ln255_fu_1154_p2 = (tmp_cast_fu_1136_p3 - zext_ln255_fu_1150_p1);

assign tmp_10_fu_2473_p3 = grp_fu_2952_p3[32'd26];

assign tmp_11_fu_2480_p4 = {{grp_fu_2952_p3[26:20]}};

assign tmp_12_fu_2532_p3 = grp_fu_2963_p3[32'd26];

assign tmp_13_fu_2539_p4 = {{grp_fu_2963_p3[26:20]}};

assign tmp_14_fu_2591_p3 = grp_fu_2974_p3[32'd26];

assign tmp_15_fu_2598_p4 = {{grp_fu_2974_p3[26:20]}};

assign tmp_1_fu_1143_p3 = {{select_ln250_1_reg_3040}, {1'd0}};

assign tmp_2_fu_1301_p4 = {{offset_2_fu_1295_p3[31:16]}};

assign tmp_3_fu_1259_p4 = {{y_reg_549[11:2]}};

assign tmp_4_fu_2296_p3 = grp_fu_2919_p3[32'd26];

assign tmp_5_fu_2303_p4 = {{grp_fu_2919_p3[26:20]}};

assign tmp_6_fu_2355_p3 = grp_fu_2930_p3[32'd26];

assign tmp_7_fu_2362_p4 = {{grp_fu_2930_p3[26:20]}};

assign tmp_8_fu_2414_p3 = grp_fu_2941_p3[32'd26];

assign tmp_9_fu_2421_p4 = {{grp_fu_2941_p3[26:20]}};

assign tmp_cast_fu_1136_p3 = {{trunc_ln255_reg_3047}, {3'd0}};

assign tmp_fu_1210_p4 = {{offset_reg_607[31:16]}};

assign trunc_ln255_fu_1126_p1 = select_ln250_1_fu_1118_p3[5:0];

assign trunc_ln2_fu_2318_p4 = {{grp_fu_2919_p3[19:12]}};

assign trunc_ln301_1_fu_2377_p4 = {{grp_fu_2930_p3[19:12]}};

assign trunc_ln301_2_fu_2436_p4 = {{grp_fu_2941_p3[19:12]}};

assign trunc_ln301_3_fu_2495_p4 = {{grp_fu_2952_p3[19:12]}};

assign trunc_ln301_4_fu_2554_p4 = {{grp_fu_2963_p3[19:12]}};

assign trunc_ln301_5_fu_2613_p4 = {{grp_fu_2974_p3[19:12]}};

assign trunc_ln_fu_1281_p4 = {{offset_reg_607[15:10]}};

assign vfltCoeff_address0 = zext_ln255_2_fu_1169_p1;

assign x_1_fu_1410_p2 = (x_reg_619 + 12'd1);

assign xor_ln301_1_fu_2386_p2 = (tmp_6_fu_2355_p3 ^ 1'd1);

assign xor_ln301_2_fu_2445_p2 = (tmp_8_fu_2414_p3 ^ 1'd1);

assign xor_ln301_3_fu_2504_p2 = (tmp_10_fu_2473_p3 ^ 1'd1);

assign xor_ln301_4_fu_2563_p2 = (tmp_12_fu_2532_p3 ^ 1'd1);

assign xor_ln301_5_fu_2622_p2 = (tmp_14_fu_2591_p3 ^ 1'd1);

assign xor_ln301_fu_2327_p2 = (tmp_4_fu_2296_p3 ^ 1'd1);

assign y_1_fu_1193_p2 = (y_reg_549 + 12'd1);

assign zext_ln222_fu_1064_p1 = OutLines_reg_2985;

assign zext_ln225_fu_1067_p1 = InLines_reg_2992;

assign zext_ln227_fu_1044_p1 = Width_dout;

assign zext_ln242_fu_1291_p1 = trunc_ln_fu_1281_p4;

assign zext_ln250_fu_1174_p1 = select_ln250_1_reg_3040_pp0_iter1_reg;

assign zext_ln255_1_fu_1160_p1 = select_ln250_reg_3035;

assign zext_ln255_2_fu_1169_p1 = add_ln255_fu_1163_p2;

assign zext_ln255_fu_1150_p1 = tmp_1_fu_1143_p3;

always @ (posedge ap_clk) begin
    zext_ln222_reg_3010[31:12] <= 20'b00000000000000000000;
    zext_ln225_reg_3015[16:12] <= 5'b00000;
end

endmodule //bd_c2dc_vsc_0_vscale_core_polyphase
