#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu May 11 09:46:22 2017
# Process ID: 22785
# Current directory: /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_my_multiplierIP_0_2/design_1_my_multiplierIP_0_2.dcp' for cell 'design_1_i/my_multiplierIP_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 411 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/trakaros/lab1_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/trakaros/lab1_constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trakaros/lab1_constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/trakaros/lab1_constraints.xdc:267]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk -filter direction==in]'. [/home/trakaros/lab1_constraints.xdc:267]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/trakaros/lab1_constraints.xdc:278]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trakaros/lab1_constraints.xdc:278]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [/home/trakaros/lab1_constraints.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trakaros/lab1_constraints.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/trakaros/lab1_constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 384 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 320 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1302.586 ; gain = 304.609 ; free physical = 699 ; free virtual = 5227
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1358.602 ; gain = 56.016 ; free physical = 675 ; free virtual = 5204
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1813a164f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19edd2f8e

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1729.094 ; gain = 0.000 ; free physical = 326 ; free virtual = 4858

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant propagation | Checksum: 18437148c

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1729.094 ; gain = 0.000 ; free physical = 325 ; free virtual = 4857

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 403 unconnected nets.
INFO: [Opt 31-11] Eliminated 334 unconnected cells.
Phase 3 Sweep | Checksum: 1b50de80d

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1729.094 ; gain = 0.000 ; free physical = 325 ; free virtual = 4857

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: e6cef772

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1729.094 ; gain = 0.000 ; free physical = 324 ; free virtual = 4856

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1729.094 ; gain = 0.000 ; free physical = 324 ; free virtual = 4856
Ending Logic Optimization Task | Checksum: e6cef772

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1729.094 ; gain = 0.000 ; free physical = 324 ; free virtual = 4856

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e6cef772

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1729.094 ; gain = 0.000 ; free physical = 324 ; free virtual = 4856
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.094 ; gain = 426.508 ; free physical = 324 ; free virtual = 4856
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1753.105 ; gain = 0.000 ; free physical = 319 ; free virtual = 4854
INFO: [Common 17-1381] The checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1761.109 ; gain = 0.000 ; free physical = 309 ; free virtual = 4842
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1761.109 ; gain = 0.000 ; free physical = 309 ; free virtual = 4842

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7d97f535

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1784.109 ; gain = 23.000 ; free physical = 303 ; free virtual = 4837

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 70df3740

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1794.754 ; gain = 33.645 ; free physical = 285 ; free virtual = 4818

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 70df3740

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1794.754 ; gain = 33.645 ; free physical = 285 ; free virtual = 4818
Phase 1 Placer Initialization | Checksum: 70df3740

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1794.754 ; gain = 33.645 ; free physical = 284 ; free virtual = 4817

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1442d43fd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 281 ; free virtual = 4814

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1442d43fd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 281 ; free virtual = 4814

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 122076028

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 281 ; free virtual = 4814

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e3de6ee6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 281 ; free virtual = 4814

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e3de6ee6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 281 ; free virtual = 4814

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 11eeedb35

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 281 ; free virtual = 4814

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: c399ed3b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 281 ; free virtual = 4814

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: c492a90f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 281 ; free virtual = 4814

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: cd3ba37c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 281 ; free virtual = 4814

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: cd3ba37c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 281 ; free virtual = 4814

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: ca131177

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 281 ; free virtual = 4814
Phase 3 Detail Placement | Checksum: ca131177

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 281 ; free virtual = 4814

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.861. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2a787820f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 278 ; free virtual = 4811
Phase 4.1 Post Commit Optimization | Checksum: 2a787820f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 278 ; free virtual = 4811

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a787820f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 278 ; free virtual = 4811

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2a787820f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 278 ; free virtual = 4811

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d1a8f267

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 278 ; free virtual = 4811
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d1a8f267

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 278 ; free virtual = 4811
Ending Placer Task | Checksum: 100e93275

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 278 ; free virtual = 4811
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1818.766 ; gain = 57.656 ; free physical = 278 ; free virtual = 4811
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1818.766 ; gain = 0.000 ; free physical = 272 ; free virtual = 4811
INFO: [Common 17-1381] The checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1818.766 ; gain = 0.000 ; free physical = 271 ; free virtual = 4805
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1818.766 ; gain = 0.000 ; free physical = 271 ; free virtual = 4806
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1818.766 ; gain = 0.000 ; free physical = 271 ; free virtual = 4805
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: eea0e862 ConstDB: 0 ShapeSum: 12484a13 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e527c03a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.430 ; gain = 108.664 ; free physical = 167 ; free virtual = 4685

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e527c03a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.430 ; gain = 108.664 ; free physical = 166 ; free virtual = 4685

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e527c03a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1938.430 ; gain = 119.664 ; free physical = 152 ; free virtual = 4670

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e527c03a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1938.430 ; gain = 119.664 ; free physical = 152 ; free virtual = 4670
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 6109b1cb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 121 ; free virtual = 4639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.741 | TNS=-887.331| WHS=-0.219 | THS=-84.593|

Phase 2 Router Initialization | Checksum: ae408413

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 121 ; free virtual = 4639

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1382160ea

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 203e5b70e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.313 | TNS=-1353.843| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1adae3e45

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 245f41287

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639
Phase 4.1.2 GlobIterForTiming | Checksum: ecbcf257

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639
Phase 4.1 Global Iteration 0 | Checksum: ecbcf257

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 13beb9fc2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.282 | TNS=-1315.037| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 120c0a66e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639
Phase 4 Rip-up And Reroute | Checksum: 120c0a66e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 159674df7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.167 | TNS=-1268.318| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1113e41a5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1113e41a5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639
Phase 5 Delay and Skew Optimization | Checksum: 1113e41a5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 151a05b79

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.098 | TNS=-1175.230| WHS=0.072  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 151a05b79

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639
Phase 6 Post Hold Fix | Checksum: 151a05b79

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.37957 %
  Global Horizontal Routing Utilization  = 1.43915 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: ac3afb42

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ac3afb42

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 151723476

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.098 | TNS=-1175.230| WHS=0.072  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 151723476

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 120 ; free virtual = 4639

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 1968.484 ; gain = 149.719 ; free physical = 119 ; free virtual = 4638
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1968.484 ; gain = 0.000 ; free physical = 112 ; free virtual = 4639
INFO: [Common 17-1381] The checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0 input design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0 input design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0 input design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0 input design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1 input design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1 input design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0 output design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0 output design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1 output design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0 multiplier stage design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0 multiplier stage design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1 multiplier stage design_1_i/my_multiplierIP_0/inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/p_1_in__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu May 11 09:48:25 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 17 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2343.219 ; gain = 309.648 ; free physical = 148 ; free virtual = 4251
INFO: [Common 17-206] Exiting Vivado at Thu May 11 09:48:25 2017...
