<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/uriel/DSD/DSDZZZ/practica4/impl/gwsynthesis/practica4.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Apr 11 07:45:49 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>96</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>86</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>50.000(MHz)</td>
<td>153.564(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.488</td>
<td>contador_23_s0/Q</td>
<td>contador_16_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.216</td>
</tr>
<tr>
<td>2</td>
<td>13.783</td>
<td>contador_23_s0/Q</td>
<td>contador_14_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.920</td>
</tr>
<tr>
<td>3</td>
<td>13.783</td>
<td>contador_23_s0/Q</td>
<td>contador_17_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.920</td>
</tr>
<tr>
<td>4</td>
<td>13.786</td>
<td>contador_23_s0/Q</td>
<td>contador_15_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.918</td>
</tr>
<tr>
<td>5</td>
<td>13.861</td>
<td>contador_23_s0/Q</td>
<td>contador_23_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.843</td>
</tr>
<tr>
<td>6</td>
<td>13.894</td>
<td>contador_23_s0/Q</td>
<td>contador_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.809</td>
</tr>
<tr>
<td>7</td>
<td>13.894</td>
<td>contador_23_s0/Q</td>
<td>contador_24_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.809</td>
</tr>
<tr>
<td>8</td>
<td>14.148</td>
<td>contador_23_s0/Q</td>
<td>contador_10_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.556</td>
</tr>
<tr>
<td>9</td>
<td>14.148</td>
<td>contador_23_s0/Q</td>
<td>contador_11_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.556</td>
</tr>
<tr>
<td>10</td>
<td>14.148</td>
<td>contador_23_s0/Q</td>
<td>contador_13_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.556</td>
</tr>
<tr>
<td>11</td>
<td>14.148</td>
<td>contador_23_s0/Q</td>
<td>contador_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.556</td>
</tr>
<tr>
<td>12</td>
<td>14.244</td>
<td>contador_23_s0/Q</td>
<td>contador_12_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.460</td>
</tr>
<tr>
<td>13</td>
<td>14.582</td>
<td>contador_23_s0/Q</td>
<td>contador_6_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.121</td>
</tr>
<tr>
<td>14</td>
<td>14.582</td>
<td>contador_23_s0/Q</td>
<td>contador_7_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.121</td>
</tr>
<tr>
<td>15</td>
<td>14.992</td>
<td>contador_3_s0/Q</td>
<td>contador_21_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.711</td>
</tr>
<tr>
<td>16</td>
<td>15.050</td>
<td>contador_23_s0/Q</td>
<td>clkout_s1/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.918</td>
</tr>
<tr>
<td>17</td>
<td>15.098</td>
<td>contador_3_s0/Q</td>
<td>contador_22_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.606</td>
</tr>
<tr>
<td>18</td>
<td>15.294</td>
<td>clkout_s1/Q</td>
<td>intq_8_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.410</td>
</tr>
<tr>
<td>19</td>
<td>15.475</td>
<td>contador_3_s0/Q</td>
<td>contador_18_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.228</td>
</tr>
<tr>
<td>20</td>
<td>15.641</td>
<td>clkout_s1/Q</td>
<td>intq_7_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.062</td>
</tr>
<tr>
<td>21</td>
<td>15.657</td>
<td>clkout_s1/Q</td>
<td>intq_9_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.311</td>
</tr>
<tr>
<td>22</td>
<td>16.417</td>
<td>clkout_s1/Q</td>
<td>intq_4_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.287</td>
</tr>
<tr>
<td>23</td>
<td>16.434</td>
<td>clkout_s1/Q</td>
<td>intq_6_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.534</td>
</tr>
<tr>
<td>24</td>
<td>16.656</td>
<td>contador_6_s0/Q</td>
<td>contador_8_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.048</td>
</tr>
<tr>
<td>25</td>
<td>16.656</td>
<td>contador_6_s0/Q</td>
<td>contador_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.048</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>contador_24_s0/Q</td>
<td>contador_24_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>intq_3_s0/Q</td>
<td>intq_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>contador_3_s0/Q</td>
<td>contador_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>contador_5_s0/Q</td>
<td>contador_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>contador_7_s0/Q</td>
<td>contador_7_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>contador_16_s0/Q</td>
<td>contador_16_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>contador_17_s0/Q</td>
<td>contador_17_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>contador_18_s0/Q</td>
<td>contador_18_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>9</td>
<td>0.524</td>
<td>contador_23_s0/Q</td>
<td>contador_23_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>10</td>
<td>0.525</td>
<td>intq_2_s3/Q</td>
<td>intq_2_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>11</td>
<td>0.525</td>
<td>intq_8_s3/Q</td>
<td>intq_8_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>12</td>
<td>0.525</td>
<td>contador_8_s0/Q</td>
<td>contador_8_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>13</td>
<td>0.526</td>
<td>intq_4_s3/Q</td>
<td>intq_4_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>14</td>
<td>0.526</td>
<td>contador_21_s0/Q</td>
<td>contador_21_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>15</td>
<td>0.527</td>
<td>intq_0_s2/Q</td>
<td>intq_0_s2/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.527</td>
</tr>
<tr>
<td>16</td>
<td>0.661</td>
<td>intq_9_s0/Q</td>
<td>intq_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.661</td>
</tr>
<tr>
<td>17</td>
<td>0.661</td>
<td>contador_13_s0/Q</td>
<td>contador_13_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.661</td>
</tr>
<tr>
<td>18</td>
<td>0.661</td>
<td>contador_15_s0/Q</td>
<td>contador_15_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.661</td>
</tr>
<tr>
<td>19</td>
<td>0.662</td>
<td>clkout_s1/Q</td>
<td>clkout_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.662</td>
</tr>
<tr>
<td>20</td>
<td>0.662</td>
<td>intq_6_s0/Q</td>
<td>intq_6_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.662</td>
</tr>
<tr>
<td>21</td>
<td>0.662</td>
<td>contador_1_s0/Q</td>
<td>contador_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.662</td>
</tr>
<tr>
<td>22</td>
<td>0.704</td>
<td>clkout_s1/Q</td>
<td>intq_1_s4/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.704</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>contador_0_s0/Q</td>
<td>contador_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.712</td>
<td>contador_13_s0/Q</td>
<td>contador_14_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>25</td>
<td>0.785</td>
<td>contador_4_s0/Q</td>
<td>contador_4_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.785</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>contador_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>contador_20_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>contador_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>contador_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>intq_5_s4</td>
</tr>
<tr>
<td>7</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>intq_7_s3</td>
</tr>
<tr>
<td>8</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>contador_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>intq_8_s3</td>
</tr>
<tr>
<td>10</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>clkout_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.861</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>n61_s2/I0</td>
</tr>
<tr>
<td>10.626</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">n61_s2/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">contador_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>contador_16_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>contador_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.059, 49.213%; route: 2.817, 45.323%; tC2Q: 0.340, 5.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>n63_s2/I2</td>
</tr>
<tr>
<td>10.331</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" background: #97FFFF;">n63_s2/F</td>
</tr>
<tr>
<td>10.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">contador_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>contador_14_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>contador_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.903, 49.039%; route: 2.677, 45.224%; tC2Q: 0.340, 5.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>n60_s2/I2</td>
</tr>
<tr>
<td>10.331</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">n60_s2/F</td>
</tr>
<tr>
<td>10.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">contador_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>contador_17_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>contador_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.903, 49.039%; route: 2.677, 45.224%; tC2Q: 0.340, 5.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.865</td>
<td>1.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>n62_s2/I2</td>
</tr>
<tr>
<td>10.329</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">n62_s2/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" font-weight:bold;">contador_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>contador_15_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>contador_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.758, 46.603%; route: 2.820, 47.658%; tC2Q: 0.340, 5.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.489</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>n54_s2/I0</td>
</tr>
<tr>
<td>10.254</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>10.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.059, 52.351%; route: 2.444, 41.836%; tC2Q: 0.340, 5.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.611</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>n57_s2/I2</td>
</tr>
<tr>
<td>10.220</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td style=" font-weight:bold;">contador_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>contador_20_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>contador_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.903, 49.976%; route: 2.566, 44.178%; tC2Q: 0.340, 5.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.611</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>n53_s2/I2</td>
</tr>
<tr>
<td>10.220</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">contador_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>contador_24_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>contador_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.903, 49.976%; route: 2.566, 44.178%; tC2Q: 0.340, 5.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.502</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>n67_s2/I0</td>
</tr>
<tr>
<td>9.966</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">n67_s2/F</td>
</tr>
<tr>
<td>9.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">contador_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>contador_10_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>contador_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.758, 49.644%; route: 2.458, 44.243%; tC2Q: 0.340, 6.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.502</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>n66_s2/I2</td>
</tr>
<tr>
<td>9.966</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">n66_s2/F</td>
</tr>
<tr>
<td>9.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" font-weight:bold;">contador_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>contador_11_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>contador_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.758, 49.644%; route: 2.458, 44.243%; tC2Q: 0.340, 6.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.502</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>n64_s2/I0</td>
</tr>
<tr>
<td>9.966</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">n64_s2/F</td>
</tr>
<tr>
<td>9.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">contador_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>contador_13_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>contador_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.758, 49.644%; route: 2.458, 44.243%; tC2Q: 0.340, 6.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.502</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>n58_s2/I0</td>
</tr>
<tr>
<td>9.966</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" background: #97FFFF;">n58_s2/F</td>
</tr>
<tr>
<td>9.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" font-weight:bold;">contador_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>contador_19_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>contador_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.758, 49.644%; route: 2.458, 44.243%; tC2Q: 0.340, 6.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.739</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.056</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>n65_s2/I2</td>
</tr>
<tr>
<td>9.870</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">n65_s2/F</td>
</tr>
<tr>
<td>9.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">contador_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>contador_12_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>contador_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.104, 56.852%; route: 2.016, 36.927%; tC2Q: 0.340, 6.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>n71_s2/I0</td>
</tr>
<tr>
<td>9.532</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>9.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">contador_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>contador_6_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>contador_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.059, 59.726%; route: 1.723, 33.643%; tC2Q: 0.340, 6.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>8.767</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>n70_s2/I2</td>
</tr>
<tr>
<td>9.532</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">n70_s2/F</td>
</tr>
<tr>
<td>9.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">contador_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>contador_7_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>contador_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.059, 59.726%; route: 1.723, 33.643%; tC2Q: 0.340, 6.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>contador_3_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">contador_3_s0/Q</td>
</tr>
<tr>
<td>5.001</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>n68_s3/I3</td>
</tr>
<tr>
<td>5.816</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n68_s3/F</td>
</tr>
<tr>
<td>6.913</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>n59_s3/I0</td>
</tr>
<tr>
<td>7.507</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">n59_s3/F</td>
</tr>
<tr>
<td>7.827</td>
<td>0.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td>n55_s3/I0</td>
</tr>
<tr>
<td>8.291</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C23[1][B]</td>
<td style=" background: #97FFFF;">n55_s3/F</td>
</tr>
<tr>
<td>8.307</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>n56_s3/I0</td>
</tr>
<tr>
<td>9.122</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">n56_s3/F</td>
</tr>
<tr>
<td>9.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">contador_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>contador_21_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>contador_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.687, 57.031%; route: 1.685, 35.760%; tC2Q: 0.340, 7.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkout_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>5.601</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>n25_s6/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>n25_s2/I1</td>
</tr>
<tr>
<td>7.134</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">n25_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n25_s1/I0</td>
</tr>
<tr>
<td>8.739</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n25_s1/F</td>
</tr>
<tr>
<td>9.328</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">clkout_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>clkout_s1/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>clkout_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.290, 46.559%; route: 2.289, 46.536%; tC2Q: 0.340, 6.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>contador_3_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">contador_3_s0/Q</td>
</tr>
<tr>
<td>5.001</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>n68_s3/I3</td>
</tr>
<tr>
<td>5.816</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n68_s3/F</td>
</tr>
<tr>
<td>6.913</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>n59_s3/I0</td>
</tr>
<tr>
<td>7.507</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">n59_s3/F</td>
</tr>
<tr>
<td>7.827</td>
<td>0.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td>n55_s3/I0</td>
</tr>
<tr>
<td>8.291</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C23[1][B]</td>
<td style=" background: #97FFFF;">n55_s3/F</td>
</tr>
<tr>
<td>8.553</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>n55_s2/I0</td>
</tr>
<tr>
<td>9.016</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">n55_s2/F</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td style=" font-weight:bold;">contador_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>contador_22_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>contador_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.336, 50.726%; route: 1.930, 41.901%; tC2Q: 0.340, 7.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkout_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>clkout_s1/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">clkout_s1/Q</td>
</tr>
<tr>
<td>5.012</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>n107_s1/I0</td>
</tr>
<tr>
<td>5.826</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n107_s1/F</td>
</tr>
<tr>
<td>5.830</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>intq_3_s2/I0</td>
</tr>
<tr>
<td>6.616</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">intq_3_s2/F</td>
</tr>
<tr>
<td>6.933</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>intq_6_s2/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">intq_6_s2/F</td>
</tr>
<tr>
<td>8.006</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>n131_s8/I0</td>
</tr>
<tr>
<td>8.820</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n131_s8/F</td>
</tr>
<tr>
<td>8.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">intq_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>intq_8_s3/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>intq_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.175, 72.002%; route: 0.895, 20.296%; tC2Q: 0.340, 7.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>contador_3_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">contador_3_s0/Q</td>
</tr>
<tr>
<td>5.001</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>n68_s3/I3</td>
</tr>
<tr>
<td>5.816</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n68_s3/F</td>
</tr>
<tr>
<td>6.913</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>n59_s3/I0</td>
</tr>
<tr>
<td>7.507</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">n59_s3/F</td>
</tr>
<tr>
<td>7.824</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>n59_s2/I0</td>
</tr>
<tr>
<td>8.639</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">n59_s2/F</td>
</tr>
<tr>
<td>8.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">contador_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>contador_18_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>contador_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 52.576%; route: 1.666, 39.392%; tC2Q: 0.340, 8.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkout_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>clkout_s1/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">clkout_s1/Q</td>
</tr>
<tr>
<td>5.012</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>n107_s1/I0</td>
</tr>
<tr>
<td>5.826</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n107_s1/F</td>
</tr>
<tr>
<td>5.830</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>intq_3_s2/I0</td>
</tr>
<tr>
<td>6.616</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">intq_3_s2/F</td>
</tr>
<tr>
<td>6.933</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>intq_6_s2/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">intq_6_s2/F</td>
</tr>
<tr>
<td>8.009</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>n128_s8/I0</td>
</tr>
<tr>
<td>8.473</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n128_s8/F</td>
</tr>
<tr>
<td>8.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">intq_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>intq_7_s3/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>intq_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.825, 69.534%; route: 0.898, 22.105%; tC2Q: 0.340, 8.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkout_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>clkout_s1/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">clkout_s1/Q</td>
</tr>
<tr>
<td>5.012</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>n107_s1/I0</td>
</tr>
<tr>
<td>5.826</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n107_s1/F</td>
</tr>
<tr>
<td>5.830</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>intq_3_s2/I0</td>
</tr>
<tr>
<td>6.616</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">intq_3_s2/F</td>
</tr>
<tr>
<td>6.933</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>intq_6_s2/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">intq_6_s2/F</td>
</tr>
<tr>
<td>8.009</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>intq_9_s2/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">intq_9_s2/F</td>
</tr>
<tr>
<td>8.721</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" font-weight:bold;">intq_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>intq_9_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>intq_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 65.510%; route: 1.147, 26.612%; tC2Q: 0.340, 7.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkout_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>clkout_s1/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">clkout_s1/Q</td>
</tr>
<tr>
<td>5.012</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>n107_s1/I0</td>
</tr>
<tr>
<td>5.826</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n107_s1/F</td>
</tr>
<tr>
<td>5.830</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>intq_3_s2/I0</td>
</tr>
<tr>
<td>6.616</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">intq_3_s2/F</td>
</tr>
<tr>
<td>6.933</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>n119_s8/I0</td>
</tr>
<tr>
<td>7.697</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">n119_s8/F</td>
</tr>
<tr>
<td>7.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">intq_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>intq_4_s3/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>intq_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.365, 71.966%; route: 0.582, 17.701%; tC2Q: 0.340, 10.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkout_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>clkout_s1/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">clkout_s1/Q</td>
</tr>
<tr>
<td>5.012</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>n107_s1/I0</td>
</tr>
<tr>
<td>5.826</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n107_s1/F</td>
</tr>
<tr>
<td>5.830</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>intq_3_s2/I0</td>
</tr>
<tr>
<td>6.616</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">intq_3_s2/F</td>
</tr>
<tr>
<td>6.933</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>intq_6_s2/I0</td>
</tr>
<tr>
<td>7.693</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">intq_6_s2/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">intq_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>intq_6_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>intq_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 66.798%; route: 0.834, 23.593%; tC2Q: 0.340, 9.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>contador_6_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">contador_6_s0/Q</td>
</tr>
<tr>
<td>5.121</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>n68_s4/I2</td>
</tr>
<tr>
<td>5.886</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">n68_s4/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>n69_s2/I1</td>
</tr>
<tr>
<td>7.459</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">n69_s2/F</td>
</tr>
<tr>
<td>7.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">contador_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>contador_8_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>contador_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.374, 45.073%; route: 1.335, 43.784%; tC2Q: 0.340, 11.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>contador_6_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">contador_6_s0/Q</td>
</tr>
<tr>
<td>5.121</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>n68_s4/I2</td>
</tr>
<tr>
<td>5.886</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">n68_s4/F</td>
</tr>
<tr>
<td>6.849</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>n68_s2/I1</td>
</tr>
<tr>
<td>7.459</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">n68_s2/F</td>
</tr>
<tr>
<td>7.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">contador_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>contador_9_s0/CLK</td>
</tr>
<tr>
<td>24.114</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>contador_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.374, 45.073%; route: 1.335, 43.784%; tC2Q: 0.340, 11.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>contador_24_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">contador_24_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>n53_s2/I3</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">contador_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>contador_24_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>contador_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>intq_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>intq_3_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">intq_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>n116_s5/I0</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">n116_s5/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">intq_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>intq_3_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>intq_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>contador_3_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">contador_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>n74_s2/I3</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n74_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">contador_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>contador_3_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>contador_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>contador_5_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">contador_5_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>n72_s2/I2</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">contador_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>contador_5_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>contador_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>contador_7_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">contador_7_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>n70_s2/I3</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">n70_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">contador_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>contador_7_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>contador_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>contador_16_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">contador_16_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>n61_s2/I2</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">n61_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">contador_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>contador_16_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>contador_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>contador_17_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">contador_17_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>n60_s2/I3</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">n60_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">contador_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>contador_17_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>contador_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>contador_18_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">contador_18_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>n59_s2/I3</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">n59_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">contador_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>contador_18_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>contador_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>n54_s2/I2</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">contador_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>contador_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>intq_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>intq_2_s3/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">intq_2_s3/Q</td>
</tr>
<tr>
<td>3.513</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>n113_s6/I1</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n113_s6/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">intq_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>intq_2_s3/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>intq_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>intq_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>intq_8_s3/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">intq_8_s3/Q</td>
</tr>
<tr>
<td>3.513</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>n131_s8/I3</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n131_s8/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">intq_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>intq_8_s3/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>intq_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>contador_8_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">contador_8_s0/Q</td>
</tr>
<tr>
<td>3.513</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>n69_s2/I2</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">n69_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">contador_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>contador_8_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>contador_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>intq_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>intq_4_s3/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">intq_4_s3/Q</td>
</tr>
<tr>
<td>3.514</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>n119_s8/I2</td>
</tr>
<tr>
<td>3.789</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">n119_s8/F</td>
</tr>
<tr>
<td>3.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">intq_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>intq_4_s3/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>intq_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>contador_21_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">contador_21_s0/Q</td>
</tr>
<tr>
<td>3.514</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>n56_s3/I3</td>
</tr>
<tr>
<td>3.789</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">n56_s3/F</td>
</tr>
<tr>
<td>3.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">contador_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>contador_21_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>contador_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>intq_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>intq_0_s2/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">intq_0_s2/Q</td>
</tr>
<tr>
<td>3.515</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>n164_s5/I2</td>
</tr>
<tr>
<td>3.790</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">n164_s5/F</td>
</tr>
<tr>
<td>3.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">intq_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>intq_0_s2/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>intq_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.303%; route: 0.004, 0.830%; tC2Q: 0.247, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>intq_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>intq_9_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" font-weight:bold;">intq_9_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n134_s5/I0</td>
</tr>
<tr>
<td>3.924</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n134_s5/F</td>
</tr>
<tr>
<td>3.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" font-weight:bold;">intq_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>intq_9_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>intq_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.353%; route: 0.002, 0.265%; tC2Q: 0.247, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>contador_13_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">contador_13_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>n64_s2/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">n64_s2/F</td>
</tr>
<tr>
<td>3.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">contador_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>contador_13_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>contador_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.353%; route: 0.002, 0.265%; tC2Q: 0.247, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>contador_15_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C21[2][A]</td>
<td style=" font-weight:bold;">contador_15_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>n62_s2/I0</td>
</tr>
<tr>
<td>3.924</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">n62_s2/F</td>
</tr>
<tr>
<td>3.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" font-weight:bold;">contador_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>contador_15_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>contador_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.353%; route: 0.002, 0.265%; tC2Q: 0.247, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkout_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkout_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>clkout_s1/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">clkout_s1/Q</td>
</tr>
<tr>
<td>3.513</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>n78_s2/I0</td>
</tr>
<tr>
<td>3.925</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">n78_s2/F</td>
</tr>
<tr>
<td>3.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">clkout_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>clkout_s1/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>clkout_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.271%; route: 0.003, 0.397%; tC2Q: 0.247, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>intq_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>intq_6_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">intq_6_s0/Q</td>
</tr>
<tr>
<td>3.513</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>n125_s5/I0</td>
</tr>
<tr>
<td>3.925</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" background: #97FFFF;">n125_s5/F</td>
</tr>
<tr>
<td>3.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">intq_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>intq_6_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>intq_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.271%; route: 0.003, 0.397%; tC2Q: 0.247, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>contador_1_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">contador_1_s0/Q</td>
</tr>
<tr>
<td>3.513</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>n76_s2/I1</td>
</tr>
<tr>
<td>3.925</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>3.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">contador_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>contador_1_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>contador_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.271%; route: 0.003, 0.397%; tC2Q: 0.247, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkout_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>intq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>clkout_s1/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">clkout_s1/Q</td>
</tr>
<tr>
<td>3.692</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>n110_s8/I0</td>
</tr>
<tr>
<td>3.967</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">n110_s8/F</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">intq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>intq_1_s4/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>intq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 39.146%; route: 0.182, 25.778%; tC2Q: 0.247, 35.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>contador_0_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C17[1][B]</td>
<td style=" font-weight:bold;">contador_0_s0/Q</td>
</tr>
<tr>
<td>3.696</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n75_s2/I0</td>
</tr>
<tr>
<td>3.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>3.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">contador_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>contador_2_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>contador_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 38.891%; route: 0.186, 26.260%; tC2Q: 0.247, 34.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>contador_13_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">contador_13_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>n63_s2/I1</td>
</tr>
<tr>
<td>3.975</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" background: #97FFFF;">n63_s2/F</td>
</tr>
<tr>
<td>3.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">contador_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>contador_14_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>contador_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 38.714%; route: 0.189, 26.596%; tC2Q: 0.247, 34.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>contador_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>contador_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>contador_4_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">contador_4_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>n73_s2/I1</td>
</tr>
<tr>
<td>4.048</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n73_s2/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">contador_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>contador_4_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>contador_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.322%; route: 0.002, 0.223%; tC2Q: 0.247, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>contador_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>contador_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>contador_23_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>contador_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>contador_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>contador_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>contador_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>contador_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>contador_20_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>contador_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>contador_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>contador_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>contador_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>contador_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>contador_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>intq_5_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>intq_5_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>intq_5_s4/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>intq_7_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>intq_7_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>intq_7_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>contador_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>contador_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>contador_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>intq_8_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>intq_8_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>intq_8_s3/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clkout_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clkout_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clkout_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>36</td>
<td>CLK_d</td>
<td>13.488</td>
<td>0.195</td>
</tr>
<tr>
<td>15</td>
<td>n25_5</td>
<td>13.488</td>
<td>1.122</td>
</tr>
<tr>
<td>7</td>
<td>n68_7</td>
<td>14.403</td>
<td>1.097</td>
</tr>
<tr>
<td>7</td>
<td>n59_7</td>
<td>14.403</td>
<td>0.383</td>
</tr>
<tr>
<td>5</td>
<td>contador[13]</td>
<td>14.313</td>
<td>0.320</td>
</tr>
<tr>
<td>5</td>
<td>Q_d[6]</td>
<td>18.281</td>
<td>1.208</td>
</tr>
<tr>
<td>5</td>
<td>clkout</td>
<td>15.294</td>
<td>0.262</td>
</tr>
<tr>
<td>5</td>
<td>Q_d[0]</td>
<td>16.382</td>
<td>0.855</td>
</tr>
<tr>
<td>5</td>
<td>Q_d[3]</td>
<td>17.325</td>
<td>1.560</td>
</tr>
<tr>
<td>5</td>
<td>contador[10]</td>
<td>13.890</td>
<td>0.604</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C20</td>
<td>77.78%</td>
</tr>
<tr>
<td>R9C17</td>
<td>76.39%</td>
</tr>
<tr>
<td>R9C13</td>
<td>65.28%</td>
</tr>
<tr>
<td>R9C15</td>
<td>62.50%</td>
</tr>
<tr>
<td>R9C14</td>
<td>54.17%</td>
</tr>
<tr>
<td>R9C23</td>
<td>54.17%</td>
</tr>
<tr>
<td>R9C21</td>
<td>48.61%</td>
</tr>
<tr>
<td>R9C22</td>
<td>48.61%</td>
</tr>
<tr>
<td>R9C24</td>
<td>43.06%</td>
</tr>
<tr>
<td>R9C16</td>
<td>36.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
