$date
	Thu Sep 20 16:12:29 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tran_mux_2_1 $end
$var wire 1 ! w $end
$var reg 1 " abit $end
$var reg 1 # bbit $end
$var reg 1 $ sel $end
$scope module obj $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ s $end
$var wire 1 ! y $end
$scope module o1 $end
$var wire 1 " a $end
$var wire 1 % ne $end
$var wire 1 $ pe $end
$var wire 1 ! y $end
$upscope $end
$scope module o2 $end
$var wire 1 # a $end
$var wire 1 $ ne $end
$var wire 1 & pe $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
0$
0#
0"
0!
$end
#10
1#
#20
0#
1!
1"
#30
1#
#40
0%
0&
0#
0!
0"
1$
#50
1"
#60
1!
1#
0"
#70
1"
#90
