Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 02:03:03 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.613ns  (required time - arrival time)
  Source:                 img_green_pipe_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/cnt_old_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.832ns  (logic 4.107ns (25.941%)  route 11.725ns (74.059%))
  Logic Levels:           19  (CARRY4=2 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=4930, unplaced)      0.800    -1.388    clk_pixel
                         FDRE                                         r  img_green_pipe_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 f  img_green_pipe_reg[2][7]/Q
                         net (fo=2, unplaced)         0.752    -0.180    tmds_green/tmds_out[0]_i_7_0[7]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.115 r  tmds_green/tmds_out[0]_i_9/O
                         net (fo=1, unplaced)         1.111     1.226    tmds_green/tmds_out[0]_i_9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.350 r  tmds_green/tmds_out[0]_i_7/O
                         net (fo=5, unplaced)         0.477     1.827    tmds_green/img_blue_pipe_reg[2][1]
                         LUT2 (Prop_lut2_I1_O)        0.124     1.951 f  tmds_green/tmds_out[0]_i_5/O
                         net (fo=25, unplaced)        0.514     2.465    tmds_green/sw[7]
                         LUT4 (Prop_lut4_I0_O)        0.118     2.583 f  tmds_green/tmds_out[6]_i_38/O
                         net (fo=2, unplaced)         0.460     3.043    nolabel_line540/tmds_out[6]_i_17_1
                         LUT6 (Prop_lut6_I4_O)        0.124     3.167 r  nolabel_line540/tmds_out[6]_i_25/O
                         net (fo=2, unplaced)         0.460     3.627    nolabel_line540/tmds_out[6]_i_25_n_0
                         LUT5 (Prop_lut5_I0_O)        0.118     3.745 r  nolabel_line540/tmds_out[6]_i_18/O
                         net (fo=2, unplaced)         0.460     4.205    nolabel_line540/tmds_out[6]_i_18_n_0
                         LUT2 (Prop_lut2_I1_O)        0.117     4.322 r  nolabel_line540/tmds_out[6]_i_7__0/O
                         net (fo=2, unplaced)         0.643     4.965    nolabel_line540/tmds_out[6]_i_7__0_n_0
                         LUT3 (Prop_lut3_I2_O)        0.332     5.297 r  nolabel_line540/tmds_out[6]_i_11__0/O
                         net (fo=1, unplaced)         0.000     5.297    nolabel_line540/tmds_out[6]_i_11__0_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.829 r  nolabel_line540/tmds_out_reg[6]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.829    nolabel_line540/tmds_out_reg[6]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.177 r  nolabel_line540/tmds_out_reg[2]_i_2__0/O[1]
                         net (fo=14, unplaced)        1.048     7.225    nolabel_line540/red[1]
                         LUT6 (Prop_lut6_I4_O)        0.306     7.531 r  nolabel_line540/cnt_old[2]_i_9__1/O
                         net (fo=1, unplaced)         0.902     8.433    nolabel_line540/cnt_old[2]_i_9__1_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  nolabel_line540/cnt_old[2]_i_3__1/O
                         net (fo=35, unplaced)        0.522     9.079    nolabel_line540/cnt_old[2]_i_12__1_0
                         LUT5 (Prop_lut5_I1_O)        0.124     9.203 r  nolabel_line540/cnt_old[0]_i_11__0/O
                         net (fo=10, unplaced)        0.945    10.148    nolabel_line540/tmds_red/p_3_in[2]
                         LUT6 (Prop_lut6_I1_O)        0.124    10.272 r  nolabel_line540/cnt_old[4]_i_15__1/O
                         net (fo=6, unplaced)         0.934    11.206    nolabel_line540/cnt_old[0]_i_8__0_0[1]
                         LUT4 (Prop_lut4_I0_O)        0.124    11.330 r  nolabel_line540/cnt_old[4]_i_21__1/O
                         net (fo=4, unplaced)         0.473    11.803    tmds_red/cnt_old[4]_i_13__1
                         LUT2 (Prop_lut2_I1_O)        0.124    11.927 r  tmds_red/cnt_old[4]_i_28__1/O
                         net (fo=2, unplaced)         1.122    13.049    nolabel_line540/cnt_old[4]_i_4__1_0
                         LUT6 (Prop_lut6_I1_O)        0.124    13.173 r  nolabel_line540/cnt_old[4]_i_11__1/O
                         net (fo=1, unplaced)         0.902    14.075    nolabel_line540/cnt_old[4]_i_11__1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    14.199 r  nolabel_line540/cnt_old[4]_i_4__1/O
                         net (fo=1, unplaced)         0.000    14.199    nolabel_line540/cnt_old[4]_i_4__1_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    14.444 r  nolabel_line540/cnt_old_reg[4]_i_1__0/O
                         net (fo=1, unplaced)         0.000    14.444    tmds_red/D[4]
                         FDRE                                         r  tmds_red/cnt_old_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=4930, unplaced)      0.655    11.405    tmds_red/clk_pixel
                         FDRE                                         r  tmds_red/cnt_old_reg[4]/C
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         FDRE (Setup_fdre_C_D)        0.064    11.831    tmds_red/cnt_old_reg[4]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                         -14.444    
  -------------------------------------------------------------------
                         slack                                 -2.613    




