// Seed: 3538190301
`timescale 1ps / 1ps
module module_0;
  logic id_1;
  always @(posedge 1'b0) id_1 = id_1;
  assign id_1 = 1;
  type_0 id_2 (
      .id_0(1),
      .id_1(1'h0),
      .id_2((1))
  );
  type_6 id_3;
  assign id_2 = id_3;
  logic id_4;
endmodule
