{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684322582020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684322582036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 13:23:01 2023 " "Processing started: Wed May 17 13:23:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684322582036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684322582036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off motor -c motor " "Command: quartus_map --read_settings_files=on --write_settings_files=off motor -c motor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684322582036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684322582732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684322582732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verifica_motor.v 1 1 " "Found 1 design units, including 1 entities, in source file verifica_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verifica_Motor " "Found entity 1: Verifica_Motor" {  } { { "Verifica_Motor.v" "" { Text "W:/SDP/Prac3/Verifica_Motor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684322589817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684322589817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench-u1.qxp 1 1 " "Found 1 design units, including 1 entities, in source file testbench-u1.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench-U1.qxp" "" { Text "W:/SDP/Prac3/testbench-U1.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684322591086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684322591086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_motor.v 1 1 " "Found 1 design units, including 1 entities, in source file control_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_motor " "Found entity 1: control_motor" {  } { { "control_motor.v" "" { Text "W:/SDP/Prac3/control_motor.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684322591101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684322591101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.v" "" { Text "W:/SDP/Prac3/counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684322591117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684322591117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up_down.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_up_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_up_down " "Found entity 1: contador_up_down" {  } { { "contador_up_down.v" "" { Text "W:/SDP/Prac3/contador_up_down.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684322591148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684322591148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_variable.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_variable.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_variable " "Found entity 1: contador_variable" {  } { { "contador_variable.v" "" { Text "W:/SDP/Prac3/contador_variable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684322591164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684322591164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_luces_kit_medvedev.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_luces_kit_medvedev.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_luces_kit_medvedev " "Found entity 1: FSM_luces_kit_medvedev" {  } { { "FSM_luces_kit_medvedev.v" "" { Text "W:/SDP/Prac3/FSM_luces_kit_medvedev.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684322591182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684322591182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_speed_mealey.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_speed_mealey.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_speed_mealey " "Found entity 1: FSM_speed_mealey" {  } { { "FSM_speed_mealey.v" "" { Text "W:/SDP/Prac3/FSM_speed_mealey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684322591197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684322591197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "luces_final.v 1 1 " "Found 1 design units, including 1 entities, in source file luces_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 Luces_final " "Found entity 1: Luces_final" {  } { { "Luces_final.v" "" { Text "W:/SDP/Prac3/Luces_final.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684322591213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684322591213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Luces_final " "Elaborating entity \"Luces_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684322591283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 counter2:c2 " "Elaborating entity \"counter2\" for hierarchy \"counter2:c2\"" {  } { { "Luces_final.v" "c2" { Text "W:/SDP/Prac3/Luces_final.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684322591299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 counter2.v(32) " "Verilog HDL assignment warning at counter2.v(32): truncated value with size 32 to match size of target (23)" {  } { { "counter2.v" "" { Text "W:/SDP/Prac3/counter2.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684322591299 "|counter2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_up_down contador_up_down:cup " "Elaborating entity \"contador_up_down\" for hierarchy \"contador_up_down:cup\"" {  } { { "Luces_final.v" "cup" { Text "W:/SDP/Prac3/Luces_final.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684322591314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_up_down.v(32) " "Verilog HDL assignment warning at contador_up_down.v(32): truncated value with size 32 to match size of target (4)" {  } { { "contador_up_down.v" "" { Text "W:/SDP/Prac3/contador_up_down.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684322591314 "|contador_up_down"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_variable contador_variable:cv " "Elaborating entity \"contador_variable\" for hierarchy \"contador_variable:cv\"" {  } { { "Luces_final.v" "cv" { Text "W:/SDP/Prac3/Luces_final.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684322591330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_variable.v(10) " "Verilog HDL assignment warning at contador_variable.v(10): truncated value with size 32 to match size of target (4)" {  } { { "contador_variable.v" "" { Text "W:/SDP/Prac3/contador_variable.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684322591330 "|Luces_final|contador_variable:cv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_luces_kit_medvedev FSM_luces_kit_medvedev:md " "Elaborating entity \"FSM_luces_kit_medvedev\" for hierarchy \"FSM_luces_kit_medvedev:md\"" {  } { { "Luces_final.v" "md" { Text "W:/SDP/Prac3/Luces_final.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684322591330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cuenta FSM_luces_kit_medvedev.v(3) " "Verilog HDL or VHDL warning at FSM_luces_kit_medvedev.v(3): object \"cuenta\" assigned a value but never read" {  } { { "FSM_luces_kit_medvedev.v" "" { Text "W:/SDP/Prac3/FSM_luces_kit_medvedev.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684322591361 "|Luces_final|FSM_luces_kit_medvedev:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_speed_mealey FSM_speed_mealey:sm " "Elaborating entity \"FSM_speed_mealey\" for hierarchy \"FSM_speed_mealey:sm\"" {  } { { "Luces_final.v" "sm" { Text "W:/SDP/Prac3/Luces_final.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684322591361 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_speed_mealey.v(25) " "Verilog HDL Case Statement information at FSM_speed_mealey.v(25): all case item expressions in this case statement are onehot" {  } { { "FSM_speed_mealey.v" "" { Text "W:/SDP/Prac3/FSM_speed_mealey.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1684322591361 "|FSM_speed_mealey"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684322592038 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684322592317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684322592739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684322592739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684322593180 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684322593180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684322593180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684322593180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684322593336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 17 13:23:13 2023 " "Processing ended: Wed May 17 13:23:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684322593336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684322593336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684322593336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684322593336 ""}
