
/Users/Luppy/PineTime/pinetime-rust-mynewt/bin/targets/nrf52_boot/app/boot/mynewt/mynewt.elf:     file format elf32-littlearm
/Users/Luppy/PineTime/pinetime-rust-mynewt/bin/targets/nrf52_boot/app/boot/mynewt/mynewt.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000000d9

Program Header:
0x70000001 off    0x00015a74 vaddr 0x00005a74 paddr 0x00005a74 align 2**2
         filesz 0x00000018 memsz 0x00000018 flags r--
    LOAD off    0x00010000 vaddr 0x00000000 paddr 0x00000000 align 2**16
         filesz 0x00005a8c memsz 0x00005a8c flags r-x
    LOAD off    0x000200d8 vaddr 0x200000d8 paddr 0x00005a8c align 2**16
         filesz 0x00000088 memsz 0x0000634c flags rw-
    LOAD off    0x00030000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x000000d8 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name               Size      VMA       LMA       File off  Algn  Flags
  0 .text              00005a74  00000000  00000000  00010000  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.extab         00000000  00005a74  00005a74  00020160  2**0  CONTENTS
  2 .ARM.exidx         00000018  00005a74  00005a74  00015a74  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .vector_relocation 000000d8  20000000  20000000  00030000  2**0  ALLOC
  4 .rtt               00000000  200000d8  200000d8  00020160  2**0  CONTENTS
  5 .data              00000088  200000d8  00005a8c  000200d8  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .bssnz             00000000  20000160  20000160  00020160  2**0  CONTENTS
  7 .bss               000062c4  20000160  00005b14  00020160  2**2  ALLOC
  8 .stack_dummy       000001b0  20006428  20006428  00020160  2**3  CONTENTS, READONLY
  9 .ARM.attributes    0000002f  00000000  00000000  00020310  2**0  CONTENTS, READONLY
 10 .comment           0000007f  00000000  00000000  0002033f  2**0  CONTENTS, READONLY
 11 .svc_table         00000004  00000000  00000000  000203be  2**0  CONTENTS, READONLY
 12 .debug_line        0001334b  00000000  00000000  000203c2  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_info        0002beb5  00000000  00000000  0003370d  2**0  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev      00007b76  00000000  00000000  0005f5c2  2**0  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges     00001558  00000000  00000000  00067138  2**3  CONTENTS, READONLY, DEBUGGING
 16 .debug_str         00006416  00000000  00000000  00068690  2**0  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc         0000fe26  00000000  00000000  0006eaa6  2**0  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges      000013c0  00000000  00000000  0007e8cc  2**0  CONTENTS, READONLY, DEBUGGING
 19 .debug_frame       000036f0  00000000  00000000  0007fc8c  2**2  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00005a74 l    d  .ARM.extab	00000000 .ARM.extab
00005a74 l    d  .ARM.exidx	00000000 .ARM.exidx
20000000 l    d  .vector_relocation	00000000 .vector_relocation
200000d8 l    d  .rtt	00000000 .rtt
200000d8 l    d  .data	00000000 .data
20000160 l    d  .bssnz	00000000 .bssnz
20000160 l    d  .bss	00000000 .bss
20006428 l    d  .stack_dummy	00000000 .stack_dummy
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .svc_table	00000000 .svc_table
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 gcc_startup_nrf52.o
000001b0 l       *ABS*	00000000 Stack_Size
00000000 l       *ABS*	00000000 Heap_Size
000000e0 l       .text	00000000 .bss_zero_loop
00000000 l    df *ABS*	00000000 sbrk.c
200000d8 l     O .data	00000004 sbrkBase
200000dc l     O .data	00000004 sbrkLimit
200000e0 l     O .data	00000004 brk
00000000 l    df *ABS*	00000000 hal_system.c
00000000 l    df *ABS*	00000000 system_nrf52.c
000001d4 l     F .text	0000003c errata_16
00000210 l     F .text	0000004c errata_31
0000025c l     F .text	0000003c errata_32
00000298 l     F .text	0000004c errata_36
000002e4 l     F .text	0000003c errata_37
00000320 l     F .text	0000003c errata_57
0000035c l     F .text	0000003c errata_66
00000398 l     F .text	0000004c errata_108
00000000 l    df *ABS*	00000000 start.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 hal_bsp.c
0000525c l     O .text	00000008 flash_devs
00000000 l    df *ABS*	00000000 cmsis_nvic.c
00000000 l    df *ABS*	00000000 spiflash.c
0000069c l     F .text	00000014 hal_spiflash_sector_info
000006b0 l     F .text	0000002e spiflash_release_power_down_generic
000006de l     F .text	00000008 spiflash_delay_us
00000780 l     F .text	00000050 spiflash_wait_ready_till
000007e6 l     F .text	0000006a hal_spiflash_read
00000870 l     F .text	000000c8 hal_spiflash_write
00000938 l     F .text	00000078 spiflash_execute_erase
000009b0 l     F .text	0000002c spiflash_erase_cmd
000009ea l     F .text	00000008 hal_spiflash_erase_sector
00000abc l     F .text	00000008 hal_spiflash_erase
00000b28 l     F .text	0000003e hal_spiflash_init
00005294 l     O .text	0000001c spiflash_flash_funcs
20000128 l     O .data	00000010 supported_chips
00005264 l     O .text	00000030 spiflash_characteristics
00000000 l    df *ABS*	00000000 hal_common.c
00000000 l    df *ABS*	00000000 hal_flash.c
00000b6c l     F .text	00000028 nrf52k_flash_wait_ready
00000b94 l     F .text	00000054 nrf52k_flash_erase_sector
00000be8 l     F .text	00000004 nrf52k_flash_init
00000bec l     F .text	00000020 nrf52k_flash_sector_info
00000c0c l     F .text	000000d0 nrf52k_flash_write
00000cdc l     F .text	0000000e nrf52k_flash_read
000052c8 l     O .text	0000001c nrf52k_flash_funcs
00000000 l    df *ABS*	00000000 hal_gpio.c
00000000 l    df *ABS*	00000000 hal_spi.c
00000da4 l     F .text	0000006e nrf52_irqm_handler
00000e2c l     F .text	00000014 hal_spi_stop_transfer
00000e40 l     F .text	0000004a hal_spi_config_slave
00000e8c l     F .text	000000b8 hal_spi_init_master
00000f44 l     F .text	000000de hal_spi_config_master
000052e4 l     O .text	00000010 nrf52_hal_spis
00000000 l    df *ABS*	00000000 hal_watchdog.c
00001290 l     F .text	0000000e nrf52_hal_wdt_default_handler
000012a0 l     F .text	00000020 nrf52_wdt_irq_handler
00000000 l    df *ABS*	00000000 nrf52_periph.c
00001338 l     F .text	00000034 nrf52_periph_create_timers
0000136c l     F .text	00000020 nrf52_periph_create_spi
000052f4 l     O .text	00000004 os_bsp_spi0m_cfg
00000000 l    df *ABS*	00000000 hal_timer.c
00001398 l     F .text	0000000a nrf_read_timer_cntr
000013a4 l     F .text	000000f4 nrf_timer_set_ocmp
00001498 l     F .text	0000000a nrf_timer_disable_ocmp
000014a2 l     F .text	00000010 nrf_rtc_disable_ocmp
000014b4 l     F .text	00000054 hal_timer_read_bsptimer
00001508 l     F .text	00000070 hal_timer_chk_queue
00001578 l     F .text	0000002c hal_timer_irq_handler
000052f8 l     O .text	00000018 nrf52_hal_timers
00000000 l    df *ABS*	00000000 os_fault.c
00000000 l    df *ABS*	00000000 os_cputime.c
00000000 l    df *ABS*	00000000 os_dev.c
0000184c l     F .text	00000026 os_dev_initialize
200001a4 l     O .bss	00000008 g_os_dev_list
00000000 l    df *ABS*	00000000 os_arch_arm.c
00000000 l    df *ABS*	00000000 os.c
00000000 l    df *ABS*	00000000 os_eventq.c
00000000 l    df *ABS*	00000000 os_mempool.c
000018f0 l     F .text	00000078 os_mempool_init_internal
00000000 l    df *ABS*	00000000 os_msys.c
00001a1c l     F .text	00000044 os_msys_init_once
200001b8 l     O .bss	00004900 os_msys_1_data
20004ab8 l     O .bss	0000000c os_msys_1_mbuf_pool
20004ac4 l     O .bss	0000001c os_msys_1_mempool
20000138 l     O .data	00000008 g_msys_pool_list
00000000 l    df *ABS*	00000000 os_time.c
00000000 l    df *ABS*	00000000 HAL_CM4.o
00001afc l       .text	00000000 SVC_User
00001b1a l       .text	00000000 SVC_Done
00000000 l    df *ABS*	00000000 os_mbuf.c
00000000 l    df *ABS*	00000000 os_mutex.c
00000000 l    df *ABS*	00000000 memcmp.c
00001bf6 l       .text	00000000 test1
00001bea l       .text	00000000 loop1
00001bfc l       .text	00000000 res1
00001c18 l       .text	00000000 test2
00001c20 l       .text	00000000 done
00001c0c l       .text	00000000 loop2
00000000 l    df *ABS*	00000000 memcpy.c
00001c2c l       .text	00000000 test1
00001c28 l       .text	00000000 loop1
00001c3a l       .text	00000000 test2
00001c36 l       .text	00000000 loop2
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 blink.c
00001c88 l     F .text	00000028 init_backlight
00001cb0 l     F .text	00000028 delay_ms
00001cd8 l     F .text	00000050 blink_pattern
20000148 l     O .data	00000004 first_blink.7809
00005488 l     O .text	00000003 backlights
0000548c l     O .text	0000000c fast_pulse
00005498 l     O .text	00000006 faster_pulse
000054a0 l     O .text	00000003 fastest_pulse
000054a4 l     O .text	00000012 slow_pulse
000054b8 l     O .text	00000024 slower_pulse
00000000 l    df *ABS*	00000000 pinetime_boot.c
00001db0 l     F .text	00000050 relocate_vector_table
00000000 l    df *ABS*	00000000 display.c
00001f44 l     F .text	0000001e hard_reset
00001f64 l     F .text	00000024 delay_ms
00001f88 l     F .text	0000003a transmit_spi
00001fc2 l     F .text	0000001a write_data
00001fdc l     F .text	0000004e write_command
0000202c l     F .text	0000014c init_display
00002178 l     F .text	00000028 set_orientation
000021a0 l     F .text	000000d0 set_window
20004ae8 l     O .bss	00000100 flash_buffer
0000555c l     O .text	00000001 COLMOD_PARA.8090
00005560 l     O .text	00000003 FRMCTR1_PARA.8078
00005564 l     O .text	00000003 FRMCTR2_PARA.8079
00005568 l     O .text	00000006 FRMCTR3_PARA.8080
00005570 l     O .text	00000001 INVCTR_PARA.8081
00005574 l     O .text	00000001 MADCTL1_PARA.8088
00005578 l     O .text	00000003 PWCTR1_PARA.8082
0000557c l     O .text	00000001 PWCTR2_PARA.8083
00005580 l     O .text	00000002 PWCTR3_PARA.8084
00005584 l     O .text	00000002 PWCTR4_PARA.8085
00005588 l     O .text	00000002 PWCTR5_PARA.8086
0000558c l     O .text	00000001 VMCTR1_PARA.8087
00000000 l    df *ABS*	00000000 console.c
20004be8 l     O .bss	00000010 avail_queue
20004bfc l     O .bss	0000000c console_write_lock
00000000 l    df *ABS*	00000000 console_fmt.c
00000000 l    df *ABS*	00000000 semihosting_console.c
20004c0c l     O .bss	00000004 semihost_mbuf
2000014c l     O .data	00000001 log_enabled
00000000 l    df *ABS*	00000000 ticks.c
20004c10 l     O .bss	00000001 do_ticks
00000000 l    df *ABS*	00000000 sysinit.c
00002478 l     F .text	00000006 sysinit_dflt_panic_cb
00000000 l    df *ABS*	00000000 mem.c
00000000 l    df *ABS*	00000000 nrf52_boot-sysinit-app.c
00000000 l    df *ABS*	00000000 bootutil_misc.c
000024e4 l     F .text	0000000c boot_flag_decode
000024f0 l     F .text	00000018 boot_magic_decode
00002508 l     F .text	00000060 boot_find_status
00002568 l     F .text	0000006a boot_write_trailer
000025d2 l     F .text	00000016 boot_write_trailer_flag
000055d8 l     O .text	00000012 boot_swap_tables
00000000 l    df *ABS*	00000000 loader.c
00002978 l     F .text	00000040 boot_is_header_valid
000029b8 l     F .text	0000001c boot_write_sz
000029d4 l     F .text	0000009c boot_read_image_size
00002a70 l     F .text	00000054 boot_check_header_erased
00002ac4 l     F .text	00000048 boot_initialize_area
00002b0c l     F .text	0000003a boot_read_sectors
00002b48 l     F .text	00000034 boot_image_check
00002b7c l     F .text	00000098 boot_validate_slot
00002c14 l     F .text	00000038 boot_validated_swap_type
00002c4c l     F .text	00000036 boot_read_image_headers
00002cb8 l     F .text	0000009c boot_swap_image
00002d54 l     F .text	00000084 boot_complete_partial_swap
00002dd8 l     F .text	00000058 boot_perform_update
00002e30 l     F .text	000000e4 boot_prepare_image_for_update
20004c14 l     O .bss	0000006c boot_data
20004c80 l     O .bss	00000400 buf.7201
20005080 l     O .bss	00000600 primary_slot_sectors.7241
20005680 l     O .bss	00000600 scratch_sectors.7243
20005c80 l     O .bss	00000600 secondary_slot_sectors.7242
20006280 l     O .bss	00000100 tmpbuf.7134
00000000 l    df *ABS*	00000000 swap_misc.c
00000000 l    df *ABS*	00000000 swap_scratch.c
0000330e l     F .text	0000002e boot_copy_sz
0000333c l     F .text	00000332 boot_swap_sectors
00005834 l     O .text	00000010 boot_status_tables
00000000 l    df *ABS*	00000000 image_validate.c
00003a36 l     F .text	0000007e bootutil_img_hash
00000000 l    df *ABS*	00000000 tlv.c
00000000 l    df *ABS*	00000000 flash_map_extended.c
00000000 l    df *ABS*	00000000 sha256.c
00005928 l     O .text	00000100 K
00000000 l    df *ABS*	00000000 hal_flash.c
000040a0 l     F .text	0000001e hal_flash_check_addr
20006380 l     O .bss	00000001 protected_flash
00000000 l    df *ABS*	00000000 hal_system_start.c
00000000 l    df *ABS*	00000000 inline.c
00000000 l    df *ABS*	00000000 mynewt.c
00004390 l     F .text	00000004 stdin_read
00004394 l     F .text	00000010 stdout_write
20000154 l     O .data	00000004 _stdin
20000158 l     O .data	00000008 _stdin_methods
00000000 l    df *ABS*	00000000 tinyprintf.c
000043a4 l     F .text	000000ec ui2a
00004490 l     F .text	00000020 i2a
000044b0 l     F .text	00000030 a2d
000044e0 l     F .text	00000036 a2i
00004516 l     F .text	0000002a putf
00004540 l     F .text	0000011c putchw
0000465c l     F .text	00000064 intarg
00000000 l    df *ABS*	00000000 vprintf.c
00000000 l    df *ABS*	00000000 flash_map.c
00004998 l     F .text	0000003c flash_area_find_idx
000049d4 l     F .text	00000058 flash_map_area_overlaps
00004a2c l     F .text	00000074 flash_map_add_new_dflt_areas
00004aa0 l     F .text	00000078 flash_map_read_mfg
2000638c l     O .bss	00000078 mfg_areas.8029
00000000 l    df *ABS*	00000000 modlog.c
00000000 l    df *ABS*	00000000 mfg.c
00004cc0 l     F .text	00000094 mfg_seek_next_aux
00004d54 l     F .text	00000070 mfg_read_mmr
00004dc4 l     F .text	00000054 mfg_read_next_mmr
00004e18 l     F .text	0000003c mfg_open_flash_area
00004e54 l     F .text	00000044 mfg_read_tlv_body
00004f0c l     F .text	0000004e mfg_read_mmr_refs
20006404 l     O .bss	00000001 mfg_initialized
20006408 l     O .bss	00000018 mfg_mmrs
20006420 l     O .bss	00000004 mfg_num_mmrs
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 nrf52_boot-sysflash.c
00000000 l    df *ABS*	00000000 os_sched.c
00000000 l    df *ABS*	00000000 SVC_Table.S
00000000 l       .svc_table	00000000 SVC_End
20006428 g       .bss	00000000 __HeapBase
00000000 g       .svc_table	00000000 SVC_Count
00000144  w    F .text	00000002 TIMER2_IRQHandler
200001b0 g     O .bss	00000008 g_os_mempool_list
00000144  w    F .text	00000002 RTC0_IRQHandler
00002660 g     F .text	000000c0 boot_read_swap_state
0000311c g     F .text	00000010 boot_go
200000d8 g       .data	00000000 __data_start__
000052b0 g     O .text	00000018 nrf52k_flash_dev
00004960 g     F .text	00000024 printf
00005a28 g     O .text	00000004 stdout
00000144  w    F .text	00000002 SWI0_EGU0_IRQHandler
00000d4e g     F .text	00000022 hal_gpio_write
00003db4 g     F .text	00000128 mbedtls_internal_sha256_process
00000136  w    F .text	00000002 HardFault_Handler
000015b4 g     F .text	00000060 hal_timer_init
00004eaa g     F .text	0000001a mfg_seek_next_with_type
00004332 g     F .text	0000000a hal_system_start
000027ac g     F .text	00000044 boot_write_swap_info
000040e6 g     F .text	00000010 hal_flash_align
00000144  w    F .text	00000002 SWI2_EGU2_IRQHandler
000025e8 g     F .text	00000020 boot_magic_compatible_check
00001b4a g     F .text	0000000c SysTick_Handler
00000144  w    F .text	00000002 GPIOTE_IRQHandler
000015a4 g     F .text	00000010 nrf52_timer0_irq_handler
0000199a g     F .text	00000026 os_memblock_put
00000144  w    F .text	00000002 PWM1_IRQHandler
20006384 g     O .bss	00000004 flash_map
000042a0 g     F .text	00000030 hal_flash_is_erased
00001b20 g     F .text	0000002a PendSV_Handler
00000134  w    F .text	00000002 NMI_Handler
00005a8c g       .ARM.exidx	00000000 __exidx_end
00003d02 g     F .text	0000000c mbedtls_sha256_init
00000000 g       .text	00000000 __isr_vector_start
00000164 g     F .text	00000024 hal_system_reset
20000148 g       .data	00000000 __aeabi_unwind_cpp_pr0
00000144  w    F .text	00000002 POWER_CLOCK_IRQHandler
00005a8c g       .ARM.exidx	00000000 __etext
00000144  w    F .text	00000002 RADIO_IRQHandler
00004bee g     F .text	00000026 flash_area_write
20000160 g       .bssnz	00000000 __bssnz_start__
00000a2e g     F .text	0000008e spiflash_erase
00000144  w    F .text	00000002 PDM_IRQHandler
0000312c g     F .text	00000084 swap_erase_trailer_sectors
00002fdc g     F .text	00000140 context_boot_go
0000377c g     F .text	00000100 boot_slots_compatible
00004ec4 g     F .text	0000000a mfg_read_tlv_flash_area
0000246c g     F .text	0000000c console_get_ticks
000019c0 g     F .text	00000010 os_mempool_module_init
00000144  w    F .text	00000002 TEMP_IRQHandler
00000144  w    F .text	00000002 QDEC_IRQHandler
00000144  w    F .text	00000002 TIMER3_IRQHandler
000018a0 g     F .text	0000000a timer_handler
000039b8 g     F .text	0000007e swap_run
00002468 g     F .text	00000004 semihosting_console_init
00001c26 g     F .text	0000001a memcpy
000012c0 g     F .text	00000078 hal_watchdog_init
00001818 g     F .text	0000000c os_cputime_init
000032d4 g     F .text	0000003a swap_set_image_ok
00004f5c g     F .text	00000000 .hidden __aeabi_uldivmod
000042d0 g     F .text	00000062 hal_flash_isempty
0000435c g     F .text	00000034 puts
00000000 g       *ABS*	00000000 _imghdr_size
20004bf8 g     O .bss	00000004 console_is_midline
00001b92 g     F .text	00000014 os_mbuf_free
200000e4 g     O .data	00000004 SystemCoreClock
00000158 g     F .text	0000000c hal_system_init
00000144  w    F .text	00000002 SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQHandler
00004bc8 g     F .text	00000026 flash_area_read
0000173c g     F .text	00000044 __assert_func
00000e14 g     F .text	00000018 nrf52_spi0_irq_handler
0000237c g     F .text	00000038 console_pkg_init
0000013c  w    F .text	00000002 UsageFault_Handler
00000a12 g     F .text	0000001c spiflash_chip_erase
00000144  w    F .text	00000002 UARTE0_UART0_IRQHandler
000046c0 g     F .text	00000298 tfp_format
2000fe50 g       *ABS*	00000000 __HeapLimit
20000160 g       .bss	00000000 __bss_start__
0000415c g     F .text	00000074 hal_flash_write
00000144  w    F .text	00000002 TIMER4_IRQHandler
00004f8c g     F .text	000002cc .hidden __udivmoddi4
0000261a g     F .text	0000001e boot_status_entries
00002608 g     F .text	00000008 boot_status_sz
20004ae0 g     O .bss	00000004 g_current_task
000018aa g     F .text	0000000c os_arch_save_sr
0000366e g     F .text	00000034 boot_read_image_header
00002770 g     F .text	00000020 boot_write_magic
00001968 g     F .text	00000014 os_mempool_init
00000ac4 g     F .text	00000064 spiflash_identify
0000182e g     F .text	00000016 os_cputime_delay_ticks
00005a74 g       .text	00000000 __exidx_start
00002f7c g     F .text	00000008 boot_erase_region
0000387c g     F .text	0000013c swap_status_source
00004ece g     F .text	0000000a mfg_read_tlv_mmr_ref
00001ac0 g     F .text	00000014 os_set_env
00000640 g     F .text	00000014 hal_bsp_flash_dev
0000138c g     F .text	0000000c nrf52_periph_create
00004c3a g     F .text	0000000a flash_area_align
00002438 g     F .text	00000008 disable_buffer
000023b4 g     F .text	00000048 console_printf
00002372 g     F .text	00000008 console_blocking_mode
00000144  w    F .text	00000002 I2S_IRQHandler
000005c2 g     F .text	00000002 _init
000041d0 g     F .text	000000d0 hal_flash_erase
0000265a g     F .text	00000006 boot_swap_info_off
000027f0 g     F .text	00000022 boot_write_swap_size
00002270 g     F .text	000000e4 pinetime_boot_display_image
00000144  w    F .text	00000002 SWI4_EGU4_IRQHandler
00002f14 g     F .text	00000068 boot_write_status
00000144  w    F .text	00000002 TIMER0_IRQHandler
00002814 g     F .text	000000d8 boot_swap_type_multi
000000d8 g     F .text	0000005c Reset_Handler
20004c11 g     O .bss	00000001 sysinit_active
00002740 g     F .text	00000030 boot_read_swap_size
000032b6 g     F .text	0000001e swap_set_copy_done
00001e00 g     F .text	000000b8 pinetime_boot_init
00001b88 g     F .text	0000000a os_mbuf_pool_init
00001b56 g     F .text	0000001e os_default_irq_asm
0000323a g     F .text	0000007c swap_read_status
00004ed8 g     F .text	00000024 mfg_init
00001bca g     F .text	00000014 os_mutex_init
00000148 g     F .text	00000010 _sbrkInit
20000160 g       .bssnz	00000000 __bssnz_end__
00004c5c g     F .text	00000060 flash_map_init
00004984 g     F .text	00000014 vprintf
00000144  w    F .text	00000002 TIMER1_IRQHandler
20000000 g       .bss	00000000 _ram_start
00001d28 g     F .text	00000088 blink_backlight
20000000 g       .vector_relocation	00000000 __vector_tbl_reloc__
000036a4 g     F .text	000000bc swap_read_status_bytes
00000cea g     F .text	0000002c hal_gpio_init_in
00000144  w    F .text	00000002 PWM2_IRQHandler
20000160 g       .data	00000000 __data_end__
00003f62 g     F .text	0000013e mbedtls_sha256_finish_ret
00000144  w    F .text	00000002 ECB_IRQHandler
20004ae4 g     O .bss	00000004 g_os_time
00001110 g     F .text	00000060 hal_spi_init
20006424 g       .bss	00000000 __bss_end__
00000144  w    F .text	00000002 SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler
0000076a g     F .text	00000016 spiflash_device_ready
00001a60 g     F .text	00000010 os_msys_reset
00000144 g     F .text	00000002 Default_Handler
000005b4 g     F .text	0000000e _start
00002790 g     F .text	0000000e boot_write_copy_done
00003760 g     F .text	0000001a boot_status_internal_off
00001ad4 g     F .text	00000006 os_arch_init_task_stack
000055c8 g     O .text	00000010 boot_img_magic
00000d16 g     F .text	00000038 hal_gpio_init_out
00000d70 g     F .text	00000034 hal_gpio_read
20000150 g     O .data	00000004 sysinit_panic_cb
00002498 g     F .text	00000030 mem_init_mbuf_pool
00002c96 g     F .text	00000022 boot_status_is_reset
00001780 g     F .text	00000098 os_default_irq
000009dc g     F .text	0000000e spiflash_sector_erase
00004c44 g     F .text	0000000a flash_area_erased_val
000031b0 g     F .text	0000008a swap_status_init
00001bde g     F .text	00000048 memcmp
00005258  w    F .text	00000002 .hidden __aeabi_ldiv0
00002480 g     F .text	0000000c sysinit_start
00001614 g     F .text	000000f8 hal_timer_config
00001eb8 g     F .text	00000048 setup_watchdog
00003cf0 g     F .text	00000012 flash_area_id_from_multi_image_slot
00002c82 g     F .text	00000014 boot_status_reset
00002f84 g     F .text	00000058 boot_copy_region
000019d0 g     F .text	0000004c os_msys_register
00004b18 g     F .text	00000034 flash_area_open
200000e8 g     O .data	00000040 spiflash_dev
00000144  w    F .text	00000002 SAADC_IRQHandler
00002720 g     F .text	00000020 boot_read_swap_state_by_id
00001c40 g     F .text	00000038 memset
00000000 g       .text	000000d8 __isr_vector
000005ca g     F .text	00000076 main
000011b8 g     F .text	0000002c hal_spi_set_txrx_cb
00002440 g     F .text	00000028 console_out_nolock
000006e6 g     F .text	0000005a spiflash_read_jedec_id
00000144  w    F .text	00000002 CCM_AAR_IRQHandler
00000144  w    F .text	00000002 WDT_IRQHandler
0000248c g     F .text	0000000c sysinit_end
00004cbc g     F .text	00000002 modlog_init
00001ada g     F .text	00000046 SVC_Handler
00004106 g     F .text	00000054 hal_flash_read
0000170c g     F .text	00000030 hal_timer_read
00004c14 g     F .text	00000026 flash_area_erase
20000160 g     O .bss	00000028 nrf52_hal_spi0
20004c08 g     O .bss	00000001 g_silence_console
00000144  w    F .text	00000002 SWI5_EGU5_IRQHandler
20006388 g     O .bss	00000004 flash_map_entries
00000000 g       .text	00000000 __text
00004e98 g     F .text	00000012 mfg_seek_next
00004c4e g     F .text	0000000e flash_area_read_is_empty
00002354 g     F .text	0000001e console_write
00002638 g     F .text	00000022 boot_status_off
000003f4 g     F .text	000001c0 SystemInit
00001824 g     F .text	0000000a os_cputime_get32
00000144  w    F .text	00000002 RNG_IRQHandler
000040f6 g     F .text	00000010 hal_flash_erased_val
00003ab4 g     F .text	000000ba bootutil_img_validate
00000000 g       .svc_table	00000000 SVC_Table
00000144  w    F .text	00000002 RTC2_IRQHandler
00001170 g     F .text	00000048 hal_spi_tx_val
00000850 g     F .text	00000020 spiflash_write_enable
20010000 g       .bss	00000000 __StackTop
000023fc g     F .text	0000003c console_flush
00000144  w    F .text	00000002 PWM0_IRQHandler
00000144  w    F .text	00000002 SWI3_EGU3_IRQHandler
00001024 g     F .text	00000038 hal_spi_config
00004b4c g     F .text	0000007c flash_area_to_sectors
00005a2c g     O .text	00000048 sysflash_map_dflt
20000188 g     O .bss	0000001c nrf52_hal_timer0
000000d8 g       .text	00000000 __isr_vector_end
00000144  w    F .text	00000002 RTC1_IRQHandler
000028ec g     F .text	0000008a boot_set_pending
0000105c g     F .text	0000004c hal_spi_enable
00001844 g     F .text	00000008 os_cputime_delay_usecs
00000144  w    F .text	00000002 SWI1_EGU1_IRQHandler
000007d0 g     F .text	00000016 spiflash_wait_ready
0000433c g     F .text	0000001e fwrite
00000a02 g     F .text	00000010 spiflash_block_64k_erase
00004efc g     F .text	00000010 mfg_open
20000140 g     O .data	00000008 g_os_run_list
00000668 g     F .text	00000034 NVIC_Relocate
000024c8 g     F .text	0000001c sysinit_app
200001ac g     O .bss	00000004 os_flags
000018b6 g     F .text	00000006 os_arch_restore_sr
2000fe50 g       *ABS*	000001b0 __StackLimit
00003edc g     F .text	00000086 mbedtls_sha256_update_ret
00000144  w    F .text	00000002 SPIM2_SPIS2_SPI2_IRQHandler
00000144  w    F .text	00000002 NFCT_IRQHandler
000003e4 g     F .text	00000010 SystemCoreClockUpdate
00001ba6 g     F .text	00000024 os_mbuf_free_chain
00001a70 g     F .text	00000034 os_msys_init
00001aa4 g     F .text	0000000c os_time_get
000011e4 g     F .text	000000ac hal_spi_txrx
00005258  w    F .text	00000002 .hidden __aeabi_idiv0
00003b6e g     F .text	000000ca bootutil_tlv_iter_begin
00000b66 g     F .text	00000006 _exit
00000188 g     F .text	0000004c hal_system_clock_start
0000013a  w    F .text	00000002 BusFault_Handler
00001c78 g     F .text	00000010 strlen
00000740 g     F .text	0000002a spiflash_read_status
0000197c g     F .text	0000001e os_memblock_put_from_cb
000018de g     F .text	00000010 os_eventq_init
00001ab0 g     F .text	00000010 os_time_advance
000040be g     F .text	00000028 hal_flash_init
00000144  w    F .text	00000002 MWU_IRQHandler
00000138  w    F .text	00000002 MemoryManagement_Handler
00000144  w    F .text	00000002 COMP_LPCOMP_IRQHandler
00001874 g     F .text	0000002c os_dev_initialize_all
00001f00 g     F .text	00000044 boot_custom_start
00000654 g     F .text	00000014 hal_bsp_init
000018bc g     F .text	00000022 os_pkg_init
000010a8 g     F .text	00000068 hal_spi_disable
000005c4 g     F .text	00000006 flash_device_base
000009f2 g     F .text	00000010 spiflash_block_32k_erase
00004958 g     F .text	00000008 vfprintf
00002610 g     F .text	0000000a boot_trailer_sz
00003c38 g     F .text	000000b8 bootutil_tlv_iter_next
0000279e g     F .text	0000000e boot_write_image_ok
00003d10 g     F .text	000000a4 mbedtls_sha256_starts_ret



Disassembly of section .text:

00000000 <__isr_vector>:
 * NOTE: must be called with interrupts disabled! This function does not call
 * the scheduler
 */
int
os_sched_sleep(struct os_task *t, os_time_t nticks)
{
       0:	20010000 	.word	0x20010000
       4:	000000d9 	.word	0x000000d9
    struct os_task *entry;

    entry = NULL;

    TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
       8:	00000135 	.word	0x00000135
       c:	00000137 	.word	0x00000137
	...
    if (nticks == OS_TIMEOUT_NEVER) {
        t->t_flags |= OS_TASK_FLAG_NO_TIMEOUT;
        TAILQ_INSERT_TAIL(&g_os_sleep_list, t, t_os_list);
    } else {
        TAILQ_FOREACH(entry, &g_os_sleep_list, t_os_list) {
            if ((entry->t_flags & OS_TASK_FLAG_NO_TIMEOUT) ||
      2c:	00001adb 	.word	0x00001adb
	...
      38:	00001b21 	.word	0x00001b21
        TAILQ_FOREACH(entry, &g_os_sleep_list, t_os_list) {
      3c:	00001b4b 	.word	0x00001b4b
    TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
      40:	00000145 	.word	0x00000145
      44:	00000145 	.word	0x00000145
        t->t_flags |= OS_TASK_FLAG_NO_TIMEOUT;
      48:	00000145 	.word	0x00000145
      4c:	00000145 	.word	0x00000145
        TAILQ_INSERT_TAIL(&g_os_sleep_list, t, t_os_list);
      50:	00000145 	.word	0x00000145
      54:	00000145 	.word	0x00000145
      58:	00000145 	.word	0x00000145
      5c:	00000145 	.word	0x00000145
      60:	00000145 	.word	0x00000145
                    OS_TIME_TICK_GT(entry->t_next_wakeup, t->t_next_wakeup)) {
                break;
            }
        }
        if (entry) {
            TAILQ_INSERT_BEFORE(entry, t, t_os_list);
      64:	00000145 	.word	0x00000145
      68:	00000145 	.word	0x00000145
      6c:	00000145 	.word	0x00000145
      70:	00000145 	.word	0x00000145
        }
    }

    os_trace_task_stop_ready(t, OS_TASK_SLEEP);
    return (0);
}
      74:	00000145 	.word	0x00000145
            TAILQ_INSERT_TAIL(&g_os_sleep_list, t, t_os_list);
      78:	00000145 	.word	0x00000145
      7c:	00000145 	.word	0x00000145
      80:	00000145 	.word	0x00000145
      84:	00000145 	.word	0x00000145
      88:	00000145 	.word	0x00000145
      8c:	00000145 	.word	0x00000145
      90:	00000145 	.word	0x00000145
      94:	00000145 	.word	0x00000145
      98:	00000145 	.word	0x00000145
      9c:	00000145 	.word	0x00000145
      a0:	00000145 	.word	0x00000145
      a4:	00000145 	.word	0x00000145
      a8:	00000145 	.word	0x00000145
      ac:	00000145 	.word	0x00000145
      b0:	00000145 	.word	0x00000145
      b4:	00000145 	.word	0x00000145
	...
      c0:	00000145 	.word	0x00000145
      c4:	00000145 	.word	0x00000145
      c8:	00000145 	.word	0x00000145
      cc:	00000145 	.word	0x00000145
      d0:	00000145 	.word	0x00000145
      d4:	00000145 	.word	0x00000145

000000d8 <Reset_Handler>:
    .type    Reset_Handler, %function
Reset_Handler:
    .fnstart

    /* Clear BSS */
    mov     r0, #0
      d8:	f04f 0000 	mov.w	r0, #0
    ldr     r2, =__bss_start__
      dc:	4a0c      	ldr	r2, [pc, #48]	; (110 <.bss_zero_loop+0x30>)
    ldr     r3, =__bss_end__
      de:	4b0d      	ldr	r3, [pc, #52]	; (114 <.bss_zero_loop+0x34>)

000000e0 <.bss_zero_loop>:
.bss_zero_loop:
    cmp     r2, r3
      e0:	429a      	cmp	r2, r3
    itt     lt
      e2:	bfbc      	itt	lt
    strlt   r0, [r2], #4
      e4:	f842 0b04 	strlt.w	r0, [r2], #4
    blt    .bss_zero_loop
      e8:	e7fa      	blt.n	e0 <.bss_zero_loop>
 *      of copy from/to are specified by following symbols evaluated in
 *      linker script.
 *      __etext: End of code section, i.e., begin of data sections to copy from.
 *      __data_start__/__data_end__: RAM address range that data should be
 *      copied to. Both must be aligned to 4 bytes boundary.  */
    ldr    r1, =__etext
      ea:	490b      	ldr	r1, [pc, #44]	; (118 <.bss_zero_loop+0x38>)
    ldr    r2, =__data_start__
      ec:	4a0b      	ldr	r2, [pc, #44]	; (11c <.bss_zero_loop+0x3c>)
    ldr    r3, =__data_end__
      ee:	4b0c      	ldr	r3, [pc, #48]	; (120 <.bss_zero_loop+0x40>)

    subs    r3, r2
      f0:	1a9b      	subs	r3, r3, r2
    ble     .LC0
      f2:	dd03      	ble.n	fc <.bss_zero_loop+0x1c>

.LC1:
    subs    r3, 4
      f4:	3b04      	subs	r3, #4
    ldr    r0, [r1,r3]
      f6:	58c8      	ldr	r0, [r1, r3]
    str    r0, [r2,r3]
      f8:	50d0      	str	r0, [r2, r3]
    bgt    .LC1
      fa:	dcfb      	bgt.n	f4 <.bss_zero_loop+0x14>

.LC0:

    LDR     R0, =__HeapBase
      fc:	4809      	ldr	r0, [pc, #36]	; (124 <.bss_zero_loop+0x44>)
    LDR     R1, =__HeapLimit
      fe:	490a      	ldr	r1, [pc, #40]	; (128 <.bss_zero_loop+0x48>)
    BL      _sbrkInit
     100:	f000 f822 	bl	148 <_sbrkInit>

    LDR     R0, =SystemInit
     104:	4809      	ldr	r0, [pc, #36]	; (12c <.bss_zero_loop+0x4c>)
    BLX     R0
     106:	4780      	blx	r0

    BL      hal_system_init
     108:	f000 f826 	bl	158 <hal_system_init>

    LDR     R0, =_start
     10c:	4808      	ldr	r0, [pc, #32]	; (130 <.bss_zero_loop+0x50>)
    BX      R0
     10e:	4700      	bx	r0
    ldr     r2, =__bss_start__
     110:	20000160 	.word	0x20000160
    ldr     r3, =__bss_end__
     114:	20006424 	.word	0x20006424
    ldr    r1, =__etext
     118:	00005a8c 	.word	0x00005a8c
    ldr    r2, =__data_start__
     11c:	200000d8 	.word	0x200000d8
    ldr    r3, =__data_end__
     120:	20000160 	.word	0x20000160
    LDR     R0, =__HeapBase
     124:	20006428 	.word	0x20006428
    LDR     R1, =__HeapLimit
     128:	2000fe50 	.word	0x2000fe50
    LDR     R0, =SystemInit
     12c:	000003f5 	.word	0x000003f5
    LDR     R0, =_start
     130:	000005b5 	.word	0x000005b5

00000134 <NMI_Handler>:
/* Dummy Exception Handlers (infinite loops which can be modified) */

    .weak   NMI_Handler
    .type   NMI_Handler, %function
NMI_Handler:
    B       .
     134:	e7fe      	b.n	134 <NMI_Handler>

00000136 <HardFault_Handler>:


    .weak   HardFault_Handler
    .type   HardFault_Handler, %function
HardFault_Handler:
    B       .
     136:	e7fe      	b.n	136 <HardFault_Handler>

00000138 <MemoryManagement_Handler>:


    .weak   MemoryManagement_Handler
    .type   MemoryManagement_Handler, %function
MemoryManagement_Handler:
    B       .
     138:	e7fe      	b.n	138 <MemoryManagement_Handler>

0000013a <BusFault_Handler>:


    .weak   BusFault_Handler
    .type   BusFault_Handler, %function
BusFault_Handler:
    B       .
     13a:	e7fe      	b.n	13a <BusFault_Handler>

0000013c <UsageFault_Handler>:


    .weak   UsageFault_Handler
    .type   UsageFault_Handler, %function
UsageFault_Handler:
    B       .
     13c:	e7fe      	b.n	13c <UsageFault_Handler>


    .weak   SVC_Handler
    .type   SVC_Handler, %function
SVC_Handler:
    B       .
     13e:	e7fe      	b.n	13e <UsageFault_Handler+0x2>


    .weak   PendSV_Handler
    .type   PendSV_Handler, %function
PendSV_Handler:
    B       .
     140:	e7fe      	b.n	140 <UsageFault_Handler+0x4>


    .weak   SysTick_Handler
    .type   SysTick_Handler, %function
SysTick_Handler:
    B       .
     142:	e7fe      	b.n	142 <UsageFault_Handler+0x6>

00000144 <Default_Handler>:
/* IRQ Handlers */

    .globl  Default_Handler
    .type   Default_Handler, %function
Default_Handler:
    B       .
     144:	e7fe      	b.n	144 <Default_Handler>
     146:	bf00      	nop

00000148 <_sbrkInit>:
static char *sbrkLimit __attribute__ ((section (".data")));
static char *brk __attribute__ ((section (".data")));

void
_sbrkInit(char *base, char *limit) {
    sbrkBase = base;
     148:	4b02      	ldr	r3, [pc, #8]	; (154 <_sbrkInit+0xc>)
     14a:	6018      	str	r0, [r3, #0]
    sbrkLimit = limit;
     14c:	6059      	str	r1, [r3, #4]
    brk = base;
     14e:	6098      	str	r0, [r3, #8]
}
     150:	4770      	bx	lr
     152:	bf00      	nop
     154:	200000d8 	.word	0x200000d8

00000158 <hal_system_init>:
 */
void
hal_system_init(void)
{
#if MYNEWT_VAL(MCU_DCDC_ENABLED)
    NRF_POWER->DCDCEN = 1;
     158:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     15c:	2201      	movs	r2, #1
     15e:	f8c3 2578 	str.w	r2, [r3, #1400]	; 0x578
#endif
}
     162:	4770      	bx	lr

00000164 <hal_system_reset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     164:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
     168:	4905      	ldr	r1, [pc, #20]	; (180 <hal_system_reset+0x1c>)
     16a:	68ca      	ldr	r2, [r1, #12]
     16c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
     170:	4b04      	ldr	r3, [pc, #16]	; (184 <hal_system_reset+0x20>)
     172:	4313      	orrs	r3, r2
     174:	60cb      	str	r3, [r1, #12]
     176:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
     17a:	bf00      	nop
     17c:	e7fd      	b.n	17a <hal_system_reset+0x16>
     17e:	bf00      	nop
     180:	e000ed00 	.word	0xe000ed00
     184:	05fa0004 	.word	0x05fa0004

00000188 <hal_system_clock_start>:
        }
    }
#endif

    /* Check if this clock source is already running */
    if ((NRF_CLOCK->LFCLKSTAT & regmsk) != regval) {
     188:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     18c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
     190:	4b0f      	ldr	r3, [pc, #60]	; (1d0 <Stack_Size+0x20>)
     192:	4013      	ands	r3, r2
     194:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
     198:	d018      	beq.n	1cc <Stack_Size+0x1c>
        NRF_CLOCK->TASKS_LFCLKSTOP = 1;
     19a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     19e:	2201      	movs	r2, #1
     1a0:	60da      	str	r2, [r3, #12]
        NRF_CLOCK->EVENTS_LFCLKSTARTED = 0;
     1a2:	2100      	movs	r1, #0
     1a4:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
        NRF_CLOCK->LFCLKSRC = clksrc;
     1a8:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
        NRF_CLOCK->TASKS_LFCLKSTART = 1;
     1ac:	609a      	str	r2, [r3, #8]

        /* Wait here till started! */
        while (1) {
            if (NRF_CLOCK->EVENTS_LFCLKSTARTED) {
     1ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     1b2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
     1b6:	2b00      	cmp	r3, #0
     1b8:	d0f9      	beq.n	1ae <hal_system_clock_start+0x26>
                if ((NRF_CLOCK->LFCLKSTAT & regmsk) == regval) {
     1ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     1be:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
     1c2:	4b03      	ldr	r3, [pc, #12]	; (1d0 <Stack_Size+0x20>)
     1c4:	4013      	ands	r3, r2
     1c6:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
     1ca:	d1f0      	bne.n	1ae <hal_system_clock_start+0x26>
                }
            }
        }
    }
#endif
}
     1cc:	4770      	bx	lr
     1ce:	bf00      	nop
     1d0:	00010003 	.word	0x00010003

000001d4 <errata_16>:
}

#ifdef NRF52
static bool errata_16(void)
{
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     1d4:	4b0b      	ldr	r3, [pc, #44]	; (204 <errata_16+0x30>)
     1d6:	781b      	ldrb	r3, [r3, #0]
     1d8:	2b06      	cmp	r3, #6
     1da:	d001      	beq.n	1e0 <errata_16+0xc>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
            return true;
        }
    }

    return false;
     1dc:	2000      	movs	r0, #0
     1de:	4770      	bx	lr
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     1e0:	4b09      	ldr	r3, [pc, #36]	; (208 <errata_16+0x34>)
     1e2:	681b      	ldr	r3, [r3, #0]
     1e4:	f013 0f0f 	tst.w	r3, #15
     1e8:	d107      	bne.n	1fa <errata_16+0x26>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
     1ea:	4b08      	ldr	r3, [pc, #32]	; (20c <errata_16+0x38>)
     1ec:	681b      	ldr	r3, [r3, #0]
     1ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
     1f2:	2b30      	cmp	r3, #48	; 0x30
     1f4:	d003      	beq.n	1fe <errata_16+0x2a>
    return false;
     1f6:	2000      	movs	r0, #0
     1f8:	4770      	bx	lr
     1fa:	2000      	movs	r0, #0
     1fc:	4770      	bx	lr
            return true;
     1fe:	2001      	movs	r0, #1
}
     200:	4770      	bx	lr
     202:	bf00      	nop
     204:	f0000fe0 	.word	0xf0000fe0
     208:	f0000fe4 	.word	0xf0000fe4
     20c:	f0000fe8 	.word	0xf0000fe8

00000210 <errata_31>:

static bool errata_31(void)
{
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     210:	4b0f      	ldr	r3, [pc, #60]	; (250 <errata_31+0x40>)
     212:	781b      	ldrb	r3, [r3, #0]
     214:	2b06      	cmp	r3, #6
     216:	d001      	beq.n	21c <errata_31+0xc>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x50){
            return true;
        }
    }

    return false;
     218:	2000      	movs	r0, #0
     21a:	4770      	bx	lr
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     21c:	4b0d      	ldr	r3, [pc, #52]	; (254 <errata_31+0x44>)
     21e:	681b      	ldr	r3, [r3, #0]
     220:	f013 0f0f 	tst.w	r3, #15
     224:	d10b      	bne.n	23e <errata_31+0x2e>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
     226:	4b0c      	ldr	r3, [pc, #48]	; (258 <errata_31+0x48>)
     228:	681b      	ldr	r3, [r3, #0]
     22a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
     22e:	2b30      	cmp	r3, #48	; 0x30
     230:	d007      	beq.n	242 <errata_31+0x32>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x40){
     232:	2b40      	cmp	r3, #64	; 0x40
     234:	d007      	beq.n	246 <errata_31+0x36>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x50){
     236:	2b50      	cmp	r3, #80	; 0x50
     238:	d007      	beq.n	24a <errata_31+0x3a>
    return false;
     23a:	2000      	movs	r0, #0
     23c:	4770      	bx	lr
     23e:	2000      	movs	r0, #0
     240:	4770      	bx	lr
            return true;
     242:	2001      	movs	r0, #1
     244:	4770      	bx	lr
            return true;
     246:	2001      	movs	r0, #1
     248:	4770      	bx	lr
            return true;
     24a:	2001      	movs	r0, #1
}
     24c:	4770      	bx	lr
     24e:	bf00      	nop
     250:	f0000fe0 	.word	0xf0000fe0
     254:	f0000fe4 	.word	0xf0000fe4
     258:	f0000fe8 	.word	0xf0000fe8

0000025c <errata_32>:

static bool errata_32(void)
{
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     25c:	4b0b      	ldr	r3, [pc, #44]	; (28c <errata_32+0x30>)
     25e:	781b      	ldrb	r3, [r3, #0]
     260:	2b06      	cmp	r3, #6
     262:	d001      	beq.n	268 <errata_32+0xc>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
            return true;
        }
    }

    return false;
     264:	2000      	movs	r0, #0
     266:	4770      	bx	lr
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     268:	4b09      	ldr	r3, [pc, #36]	; (290 <errata_32+0x34>)
     26a:	681b      	ldr	r3, [r3, #0]
     26c:	f013 0f0f 	tst.w	r3, #15
     270:	d107      	bne.n	282 <errata_32+0x26>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
     272:	4b08      	ldr	r3, [pc, #32]	; (294 <errata_32+0x38>)
     274:	681b      	ldr	r3, [r3, #0]
     276:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
     27a:	2b30      	cmp	r3, #48	; 0x30
     27c:	d003      	beq.n	286 <errata_32+0x2a>
    return false;
     27e:	2000      	movs	r0, #0
     280:	4770      	bx	lr
     282:	2000      	movs	r0, #0
     284:	4770      	bx	lr
            return true;
     286:	2001      	movs	r0, #1
}
     288:	4770      	bx	lr
     28a:	bf00      	nop
     28c:	f0000fe0 	.word	0xf0000fe0
     290:	f0000fe4 	.word	0xf0000fe4
     294:	f0000fe8 	.word	0xf0000fe8

00000298 <errata_36>:

static bool errata_36(void)
{
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     298:	4b0f      	ldr	r3, [pc, #60]	; (2d8 <errata_36+0x40>)
     29a:	781b      	ldrb	r3, [r3, #0]
     29c:	2b06      	cmp	r3, #6
     29e:	d001      	beq.n	2a4 <errata_36+0xc>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x50){
            return true;
        }
    }

    return false;
     2a0:	2000      	movs	r0, #0
     2a2:	4770      	bx	lr
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     2a4:	4b0d      	ldr	r3, [pc, #52]	; (2dc <errata_36+0x44>)
     2a6:	681b      	ldr	r3, [r3, #0]
     2a8:	f013 0f0f 	tst.w	r3, #15
     2ac:	d10b      	bne.n	2c6 <errata_36+0x2e>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
     2ae:	4b0c      	ldr	r3, [pc, #48]	; (2e0 <errata_36+0x48>)
     2b0:	681b      	ldr	r3, [r3, #0]
     2b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
     2b6:	2b30      	cmp	r3, #48	; 0x30
     2b8:	d007      	beq.n	2ca <errata_36+0x32>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x40){
     2ba:	2b40      	cmp	r3, #64	; 0x40
     2bc:	d007      	beq.n	2ce <errata_36+0x36>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x50){
     2be:	2b50      	cmp	r3, #80	; 0x50
     2c0:	d007      	beq.n	2d2 <errata_36+0x3a>
    return false;
     2c2:	2000      	movs	r0, #0
     2c4:	4770      	bx	lr
     2c6:	2000      	movs	r0, #0
     2c8:	4770      	bx	lr
            return true;
     2ca:	2001      	movs	r0, #1
     2cc:	4770      	bx	lr
            return true;
     2ce:	2001      	movs	r0, #1
     2d0:	4770      	bx	lr
            return true;
     2d2:	2001      	movs	r0, #1
}
     2d4:	4770      	bx	lr
     2d6:	bf00      	nop
     2d8:	f0000fe0 	.word	0xf0000fe0
     2dc:	f0000fe4 	.word	0xf0000fe4
     2e0:	f0000fe8 	.word	0xf0000fe8

000002e4 <errata_37>:

static bool errata_37(void)
{
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     2e4:	4b0b      	ldr	r3, [pc, #44]	; (314 <errata_37+0x30>)
     2e6:	781b      	ldrb	r3, [r3, #0]
     2e8:	2b06      	cmp	r3, #6
     2ea:	d001      	beq.n	2f0 <errata_37+0xc>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
            return true;
        }
    }

    return false;
     2ec:	2000      	movs	r0, #0
     2ee:	4770      	bx	lr
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     2f0:	4b09      	ldr	r3, [pc, #36]	; (318 <errata_37+0x34>)
     2f2:	681b      	ldr	r3, [r3, #0]
     2f4:	f013 0f0f 	tst.w	r3, #15
     2f8:	d107      	bne.n	30a <errata_37+0x26>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
     2fa:	4b08      	ldr	r3, [pc, #32]	; (31c <errata_37+0x38>)
     2fc:	681b      	ldr	r3, [r3, #0]
     2fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
     302:	2b30      	cmp	r3, #48	; 0x30
     304:	d003      	beq.n	30e <errata_37+0x2a>
    return false;
     306:	2000      	movs	r0, #0
     308:	4770      	bx	lr
     30a:	2000      	movs	r0, #0
     30c:	4770      	bx	lr
            return true;
     30e:	2001      	movs	r0, #1
}
     310:	4770      	bx	lr
     312:	bf00      	nop
     314:	f0000fe0 	.word	0xf0000fe0
     318:	f0000fe4 	.word	0xf0000fe4
     31c:	f0000fe8 	.word	0xf0000fe8

00000320 <errata_57>:

static bool errata_57(void)
{
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     320:	4b0b      	ldr	r3, [pc, #44]	; (350 <errata_57+0x30>)
     322:	781b      	ldrb	r3, [r3, #0]
     324:	2b06      	cmp	r3, #6
     326:	d001      	beq.n	32c <errata_57+0xc>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
            return true;
        }
    }

    return false;
     328:	2000      	movs	r0, #0
     32a:	4770      	bx	lr
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     32c:	4b09      	ldr	r3, [pc, #36]	; (354 <errata_57+0x34>)
     32e:	681b      	ldr	r3, [r3, #0]
     330:	f013 0f0f 	tst.w	r3, #15
     334:	d107      	bne.n	346 <errata_57+0x26>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
     336:	4b08      	ldr	r3, [pc, #32]	; (358 <errata_57+0x38>)
     338:	681b      	ldr	r3, [r3, #0]
     33a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
     33e:	2b30      	cmp	r3, #48	; 0x30
     340:	d003      	beq.n	34a <errata_57+0x2a>
    return false;
     342:	2000      	movs	r0, #0
     344:	4770      	bx	lr
     346:	2000      	movs	r0, #0
     348:	4770      	bx	lr
            return true;
     34a:	2001      	movs	r0, #1
}
     34c:	4770      	bx	lr
     34e:	bf00      	nop
     350:	f0000fe0 	.word	0xf0000fe0
     354:	f0000fe4 	.word	0xf0000fe4
     358:	f0000fe8 	.word	0xf0000fe8

0000035c <errata_66>:

static bool errata_66(void)
{
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     35c:	4b0b      	ldr	r3, [pc, #44]	; (38c <errata_66+0x30>)
     35e:	781b      	ldrb	r3, [r3, #0]
     360:	2b06      	cmp	r3, #6
     362:	d001      	beq.n	368 <errata_66+0xc>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x50){
            return true;
        }
    }

    return false;
     364:	2000      	movs	r0, #0
     366:	4770      	bx	lr
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     368:	4b09      	ldr	r3, [pc, #36]	; (390 <errata_66+0x34>)
     36a:	681b      	ldr	r3, [r3, #0]
     36c:	f013 0f0f 	tst.w	r3, #15
     370:	d107      	bne.n	382 <errata_66+0x26>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x50){
     372:	4b08      	ldr	r3, [pc, #32]	; (394 <errata_66+0x38>)
     374:	681b      	ldr	r3, [r3, #0]
     376:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
     37a:	2b50      	cmp	r3, #80	; 0x50
     37c:	d003      	beq.n	386 <errata_66+0x2a>
    return false;
     37e:	2000      	movs	r0, #0
     380:	4770      	bx	lr
     382:	2000      	movs	r0, #0
     384:	4770      	bx	lr
            return true;
     386:	2001      	movs	r0, #1
}
     388:	4770      	bx	lr
     38a:	bf00      	nop
     38c:	f0000fe0 	.word	0xf0000fe0
     390:	f0000fe4 	.word	0xf0000fe4
     394:	f0000fe8 	.word	0xf0000fe8

00000398 <errata_108>:


static bool errata_108(void)
{
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     398:	4b0f      	ldr	r3, [pc, #60]	; (3d8 <errata_108+0x40>)
     39a:	781b      	ldrb	r3, [r3, #0]
     39c:	2b06      	cmp	r3, #6
     39e:	d001      	beq.n	3a4 <errata_108+0xc>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x50){
            return true;
        }
    }

    return false;
     3a0:	2000      	movs	r0, #0
     3a2:	4770      	bx	lr
    if ((((*(uint32_t *)0xF0000FE0) & 0x000000FF) == 0x6) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0)){
     3a4:	4b0d      	ldr	r3, [pc, #52]	; (3dc <errata_108+0x44>)
     3a6:	681b      	ldr	r3, [r3, #0]
     3a8:	f013 0f0f 	tst.w	r3, #15
     3ac:	d10b      	bne.n	3c6 <errata_108+0x2e>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x30){
     3ae:	4b0c      	ldr	r3, [pc, #48]	; (3e0 <errata_108+0x48>)
     3b0:	681b      	ldr	r3, [r3, #0]
     3b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
     3b6:	2b30      	cmp	r3, #48	; 0x30
     3b8:	d007      	beq.n	3ca <errata_108+0x32>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x40){
     3ba:	2b40      	cmp	r3, #64	; 0x40
     3bc:	d007      	beq.n	3ce <errata_108+0x36>
        if (((*(uint32_t *)0xF0000FE8) & 0x000000F0) == 0x50){
     3be:	2b50      	cmp	r3, #80	; 0x50
     3c0:	d007      	beq.n	3d2 <errata_108+0x3a>
    return false;
     3c2:	2000      	movs	r0, #0
     3c4:	4770      	bx	lr
     3c6:	2000      	movs	r0, #0
     3c8:	4770      	bx	lr
            return true;
     3ca:	2001      	movs	r0, #1
     3cc:	4770      	bx	lr
            return true;
     3ce:	2001      	movs	r0, #1
     3d0:	4770      	bx	lr
            return true;
     3d2:	2001      	movs	r0, #1
}
     3d4:	4770      	bx	lr
     3d6:	bf00      	nop
     3d8:	f0000fe0 	.word	0xf0000fe0
     3dc:	f0000fe4 	.word	0xf0000fe4
     3e0:	f0000fe8 	.word	0xf0000fe8

000003e4 <SystemCoreClockUpdate>:
    SystemCoreClock = __SYSTEM_CLOCK_64M;
     3e4:	4b01      	ldr	r3, [pc, #4]	; (3ec <SystemCoreClockUpdate+0x8>)
     3e6:	4a02      	ldr	r2, [pc, #8]	; (3f0 <SystemCoreClockUpdate+0xc>)
     3e8:	601a      	str	r2, [r3, #0]
}
     3ea:	4770      	bx	lr
     3ec:	200000e4 	.word	0x200000e4
     3f0:	03d09000 	.word	0x03d09000

000003f4 <SystemInit>:
{
     3f4:	b508      	push	{r3, lr}
    if (errata_16()){
     3f6:	f7ff feed 	bl	1d4 <errata_16>
     3fa:	b110      	cbz	r0, 402 <SystemInit+0xe>
        *(volatile uint32_t *)0x4007C074 = 3131961357ul;
     3fc:	4b60      	ldr	r3, [pc, #384]	; (580 <SystemInit+0x18c>)
     3fe:	4a61      	ldr	r2, [pc, #388]	; (584 <SystemInit+0x190>)
     400:	601a      	str	r2, [r3, #0]
    if (errata_31()){
     402:	f7ff ff05 	bl	210 <errata_31>
     406:	b128      	cbz	r0, 414 <SystemInit+0x20>
        *(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
     408:	4b5f      	ldr	r3, [pc, #380]	; (588 <SystemInit+0x194>)
     40a:	681b      	ldr	r3, [r3, #0]
     40c:	f3c3 3342 	ubfx	r3, r3, #13, #3
     410:	4a5e      	ldr	r2, [pc, #376]	; (58c <SystemInit+0x198>)
     412:	6013      	str	r3, [r2, #0]
    if (errata_32()){
     414:	f7ff ff22 	bl	25c <errata_32>
     418:	b120      	cbz	r0, 424 <SystemInit+0x30>
        CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
     41a:	4a5d      	ldr	r2, [pc, #372]	; (590 <SystemInit+0x19c>)
     41c:	68d3      	ldr	r3, [r2, #12]
     41e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
     422:	60d3      	str	r3, [r2, #12]
    if (errata_36()){
     424:	f7ff ff38 	bl	298 <errata_36>
     428:	b140      	cbz	r0, 43c <SystemInit+0x48>
        NRF_CLOCK->EVENTS_DONE = 0;
     42a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     42e:	2200      	movs	r2, #0
     430:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
        NRF_CLOCK->EVENTS_CTTO = 0;
     434:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
        NRF_CLOCK->CTIV = 0;
     438:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    if (errata_37()){
     43c:	f7ff ff52 	bl	2e4 <errata_37>
     440:	b110      	cbz	r0, 448 <SystemInit+0x54>
        *(volatile uint32_t *)0x400005A0 = 0x3;
     442:	4b54      	ldr	r3, [pc, #336]	; (594 <SystemInit+0x1a0>)
     444:	2203      	movs	r2, #3
     446:	601a      	str	r2, [r3, #0]
    if (errata_57()){
     448:	f7ff ff6a 	bl	320 <errata_57>
     44c:	b158      	cbz	r0, 466 <SystemInit+0x72>
        *(volatile uint32_t *)0x40005610 = 0x00000005;
     44e:	4b52      	ldr	r3, [pc, #328]	; (598 <SystemInit+0x1a4>)
     450:	2205      	movs	r2, #5
     452:	601a      	str	r2, [r3, #0]
        *(volatile uint32_t *)0x40005688 = 0x00000001;
     454:	3378      	adds	r3, #120	; 0x78
     456:	2201      	movs	r2, #1
     458:	601a      	str	r2, [r3, #0]
        *(volatile uint32_t *)0x40005618 = 0x00000000;
     45a:	3b70      	subs	r3, #112	; 0x70
     45c:	2200      	movs	r2, #0
     45e:	601a      	str	r2, [r3, #0]
        *(volatile uint32_t *)0x40005614 = 0x0000003F;
     460:	3b04      	subs	r3, #4
     462:	223f      	movs	r2, #63	; 0x3f
     464:	601a      	str	r2, [r3, #0]
    if (errata_66()){
     466:	f7ff ff79 	bl	35c <errata_66>
     46a:	2800      	cmp	r0, #0
     46c:	d046      	beq.n	4fc <SystemInit+0x108>
        NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
     46e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
     472:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
     476:	4b49      	ldr	r3, [pc, #292]	; (59c <SystemInit+0x1a8>)
     478:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
        NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
     47c:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
     480:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
        NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
     484:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
     488:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
        NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
     48c:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
     490:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
        NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
     494:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
     498:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
        NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
     49c:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
     4a0:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
        NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
     4a4:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
     4a8:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
        NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
     4ac:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
     4b0:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
        NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
     4b4:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
     4b8:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
        NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
     4bc:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
     4c0:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
        NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
     4c4:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
     4c8:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
        NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
     4cc:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
     4d0:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
        NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
     4d4:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
     4d8:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
        NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
     4dc:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
     4e0:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
        NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
     4e4:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
     4e8:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
        NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
     4ec:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
     4f0:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
        NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
     4f4:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
     4f8:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    if (errata_108()){
     4fc:	f7ff ff4c 	bl	398 <errata_108>
     500:	b128      	cbz	r0, 50e <SystemInit+0x11a>
        *(volatile uint32_t *)0x40000EE4 = *(volatile uint32_t *)0x10000258 & 0x0000004F;
     502:	4b27      	ldr	r3, [pc, #156]	; (5a0 <SystemInit+0x1ac>)
     504:	681b      	ldr	r3, [r3, #0]
     506:	f003 034f 	and.w	r3, r3, #79	; 0x4f
     50a:	4a26      	ldr	r2, [pc, #152]	; (5a4 <SystemInit+0x1b0>)
     50c:	6013      	str	r3, [r2, #0]
        if ((NRF_UICR->NFCPINS & UICR_NFCPINS_PROTECT_Msk) == (UICR_NFCPINS_PROTECT_NFC << UICR_NFCPINS_PROTECT_Pos)){
     50e:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
     512:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
     516:	f013 0f01 	tst.w	r3, #1
     51a:	d104      	bne.n	526 <SystemInit+0x132>
    SystemCoreClockUpdate();
     51c:	f7ff ff62 	bl	3e4 <SystemCoreClockUpdate>
    NVIC_Relocate();
     520:	f000 f8a2 	bl	668 <NVIC_Relocate>
}
     524:	bd08      	pop	{r3, pc}
            NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Wen << NVMC_CONFIG_WEN_Pos;
     526:	4b20      	ldr	r3, [pc, #128]	; (5a8 <SystemInit+0x1b4>)
     528:	2201      	movs	r2, #1
     52a:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
     52e:	4b1e      	ldr	r3, [pc, #120]	; (5a8 <SystemInit+0x1b4>)
     530:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
     534:	2b00      	cmp	r3, #0
     536:	d0fa      	beq.n	52e <SystemInit+0x13a>
            NRF_UICR->NFCPINS &= ~UICR_NFCPINS_PROTECT_Msk;
     538:	f04f 2210 	mov.w	r2, #268439552	; 0x10001000
     53c:	f8d2 320c 	ldr.w	r3, [r2, #524]	; 0x20c
     540:	f023 0301 	bic.w	r3, r3, #1
     544:	f8c2 320c 	str.w	r3, [r2, #524]	; 0x20c
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
     548:	4b17      	ldr	r3, [pc, #92]	; (5a8 <SystemInit+0x1b4>)
     54a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
     54e:	2b00      	cmp	r3, #0
     550:	d0fa      	beq.n	548 <SystemInit+0x154>
            NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Ren << NVMC_CONFIG_WEN_Pos;
     552:	4b15      	ldr	r3, [pc, #84]	; (5a8 <SystemInit+0x1b4>)
     554:	2200      	movs	r2, #0
     556:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
     55a:	4b13      	ldr	r3, [pc, #76]	; (5a8 <SystemInit+0x1b4>)
     55c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
     560:	2b00      	cmp	r3, #0
     562:	d0fa      	beq.n	55a <SystemInit+0x166>
     564:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
     568:	4910      	ldr	r1, [pc, #64]	; (5ac <SystemInit+0x1b8>)
     56a:	68ca      	ldr	r2, [r1, #12]
     56c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
     570:	4b0f      	ldr	r3, [pc, #60]	; (5b0 <SystemInit+0x1bc>)
     572:	4313      	orrs	r3, r2
     574:	60cb      	str	r3, [r1, #12]
     576:	f3bf 8f4f 	dsb	sy
    __NOP();
     57a:	bf00      	nop
     57c:	e7fd      	b.n	57a <SystemInit+0x186>
     57e:	bf00      	nop
     580:	4007c074 	.word	0x4007c074
     584:	baadf00d 	.word	0xbaadf00d
     588:	10000244 	.word	0x10000244
     58c:	4000053c 	.word	0x4000053c
     590:	e000edf0 	.word	0xe000edf0
     594:	400005a0 	.word	0x400005a0
     598:	40005610 	.word	0x40005610
     59c:	4000c000 	.word	0x4000c000
     5a0:	10000258 	.word	0x10000258
     5a4:	40000ee4 	.word	0x40000ee4
     5a8:	4001e000 	.word	0x4001e000
     5ac:	e000ed00 	.word	0xe000ed00
     5b0:	05fa0004 	.word	0x05fa0004

000005b4 <_start>:

/*
 * Rudimentary startup function.
 */
void _start(void)
{
     5b4:	b508      	push	{r3, lr}
#if !MYNEWT_VAL(OS_SCHEDULING)
    int rc;

    rc = main(0, NULL);
     5b6:	2100      	movs	r1, #0
     5b8:	4608      	mov	r0, r1
     5ba:	f000 f806 	bl	5ca <main>
#define EXIT_SUCCESS	0
#define EXIT_FAILURE	1
__extern void _exit(int s);
__extern_inline void exit(int err)
{
	_exit(err);
     5be:	f000 fad2 	bl	b66 <_exit>

000005c2 <_init>:
}

void
_init(void)
{
}
     5c2:	4770      	bx	lr

000005c4 <flash_device_base>:
 * TODO: remove this when mynewt needs to support flash_device_base()
 * for devices with nonzero base addresses.
 */
int flash_device_base(uint8_t fd_id, uintptr_t *ret)
{
    *ret = 0;
     5c4:	2000      	movs	r0, #0
     5c6:	6008      	str	r0, [r1, #0]
    return 0;
}
     5c8:	4770      	bx	lr

000005ca <main>:

int
main(void)
{
     5ca:	b500      	push	{lr}
     5cc:	b085      	sub	sp, #20
    struct boot_rsp rsp;
    uintptr_t flash_base;
    int rc;

    hal_bsp_init();
     5ce:	f000 f841 	bl	654 <hal_bsp_init>

#if !MYNEWT_VAL(OS_SCHEDULING) && MYNEWT_VAL(WATCHDOG_INTERVAL)
    rc = hal_watchdog_init(MYNEWT_VAL(WATCHDOG_INTERVAL));
     5d2:	f247 5030 	movw	r0, #30000	; 0x7530
     5d6:	f000 fe73 	bl	12c0 <hal_watchdog_init>
    assert(rc == 0);
     5da:	b9f8      	cbnz	r0, 61c <main+0x52>
#endif

#if defined(MCUBOOT_SERIAL) || defined(MCUBOOT_HAVE_LOGGING) || \
        MYNEWT_VAL(CRYPTO) || MYNEWT_VAL(HASH)
    /* initialize uart/crypto without os */
    os_dev_initialize_all(OS_DEV_INIT_PRIMARY);
     5dc:	2001      	movs	r0, #1
     5de:	f001 f949 	bl	1874 <os_dev_initialize_all>
    os_dev_initialize_all(OS_DEV_INIT_SECONDARY);
     5e2:	2002      	movs	r0, #2
     5e4:	f001 f946 	bl	1874 <os_dev_initialize_all>
    sysinit();
     5e8:	f001 ff4a 	bl	2480 <sysinit_start>
     5ec:	f001 ff6c 	bl	24c8 <sysinit_app>
     5f0:	f001 ff4c 	bl	248c <sysinit_end>
    console_blocking_mode();
     5f4:	f001 febd 	bl	2372 <console_blocking_mode>
#endif
#else
    flash_map_init();
#endif

    rc = boot_go(&rsp);
     5f8:	a801      	add	r0, sp, #4
     5fa:	f002 fd8f 	bl	311c <boot_go>
    assert(rc == 0);
     5fe:	b998      	cbnz	r0, 628 <main+0x5e>

    rc = flash_device_base(rsp.br_flash_dev_id, &flash_base);
     600:	4669      	mov	r1, sp
     602:	f89d 0008 	ldrb.w	r0, [sp, #8]
     606:	f7ff ffdd 	bl	5c4 <flash_device_base>
    assert(rc == 0);
     60a:	b998      	cbnz	r0, 634 <main+0x6a>

#if MYNEWT_VAL(BOOT_CUSTOM_START)
    boot_custom_start(flash_base, &rsp);
     60c:	a901      	add	r1, sp, #4
     60e:	9800      	ldr	r0, [sp, #0]
     610:	f001 fc76 	bl	1f00 <boot_custom_start>
    hal_system_start((void *)(flash_base + rsp.br_image_off +
                              rsp.br_hdr->ih_hdr_size));
#endif

    return 0;
}
     614:	2000      	movs	r0, #0
     616:	b005      	add	sp, #20
     618:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
     61c:	2300      	movs	r3, #0
     61e:	461a      	mov	r2, r3
     620:	4619      	mov	r1, r3
     622:	4618      	mov	r0, r3
     624:	f001 f88a 	bl	173c <__assert_func>
    assert(rc == 0);
     628:	2300      	movs	r3, #0
     62a:	461a      	mov	r2, r3
     62c:	4619      	mov	r1, r3
     62e:	4618      	mov	r0, r3
     630:	f001 f884 	bl	173c <__assert_func>
    assert(rc == 0);
     634:	2300      	movs	r3, #0
     636:	461a      	mov	r2, r3
     638:	4619      	mov	r1, r3
     63a:	4618      	mov	r0, r3
     63c:	f001 f87e 	bl	173c <__assert_func>

00000640 <hal_bsp_flash_dev>:

/// Return the Flash Device for the ID. 0 for Internal Flash ROM, 1 for External SPI Flash
const struct hal_flash *
hal_bsp_flash_dev(uint8_t id)
{
    if (id >= ARRAY_SIZE(flash_devs)) {
     640:	2801      	cmp	r0, #1
     642:	d803      	bhi.n	64c <hal_bsp_flash_dev+0xc>
        return NULL;
    }
    return flash_devs[id];
     644:	4b02      	ldr	r3, [pc, #8]	; (650 <hal_bsp_flash_dev+0x10>)
     646:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
     64a:	4770      	bx	lr
        return NULL;
     64c:	2000      	movs	r0, #0
}
     64e:	4770      	bx	lr
     650:	0000525c 	.word	0x0000525c

00000654 <hal_bsp_init>:

void blink_backlight(int pattern_id, int repetitions);  ////  Defined in blink.c

void
hal_bsp_init(void)
{
     654:	b508      	push	{r3, lr}
    blink_backlight(3, 4);////
     656:	2104      	movs	r1, #4
     658:	2003      	movs	r0, #3
     65a:	f001 fb65 	bl	1d28 <blink_backlight>
    /* Make sure system clocks have started */
    hal_system_clock_start();
     65e:	f7ff fd93 	bl	188 <hal_system_clock_start>

    /* Create all available nRF52840 peripherals */
    nrf52_periph_create();
     662:	f000 fe93 	bl	138c <nrf52_periph_create>
}
     666:	bd08      	pop	{r3, pc}

00000668 <NVIC_Relocate>:
     * designated in the linker script.
     */
    current_location = (uint32_t *)&__isr_vector;
    new_location = (uint32_t *)&__vector_tbl_reloc__;

    if (new_location != current_location) {
     668:	4a09      	ldr	r2, [pc, #36]	; (690 <NVIC_Relocate+0x28>)
     66a:	4b0a      	ldr	r3, [pc, #40]	; (694 <NVIC_Relocate+0x2c>)
     66c:	429a      	cmp	r2, r3
     66e:	d00a      	beq.n	686 <NVIC_Relocate+0x1e>
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
     670:	2300      	movs	r3, #0
     672:	e006      	b.n	682 <NVIC_Relocate+0x1a>
            new_location[i] = current_location[i];
     674:	4a07      	ldr	r2, [pc, #28]	; (694 <NVIC_Relocate+0x2c>)
     676:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
     67a:	4a05      	ldr	r2, [pc, #20]	; (690 <NVIC_Relocate+0x28>)
     67c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
     680:	3301      	adds	r3, #1
     682:	2b35      	cmp	r3, #53	; 0x35
     684:	ddf6      	ble.n	674 <NVIC_Relocate+0xc>
    }

    /* Set VTOR except for M0 */
#if ((__CORTEX_M == 0) && (__VTOR_PRESENT == 0))
#else
    SCB->VTOR = (uint32_t)&__vector_tbl_reloc__;
     686:	4a02      	ldr	r2, [pc, #8]	; (690 <NVIC_Relocate+0x28>)
     688:	4b03      	ldr	r3, [pc, #12]	; (698 <NVIC_Relocate+0x30>)
     68a:	609a      	str	r2, [r3, #8]
#endif
}
     68c:	4770      	bx	lr
     68e:	bf00      	nop
     690:	20000000 	.word	0x20000000
     694:	00000000 	.word	0x00000000
     698:	e000ed00 	.word	0xe000ed00

0000069c <hal_spiflash_sector_info>:
}

static int
hal_spiflash_sector_info(const struct hal_flash *hal_flash_dev, int idx,
        uint32_t *address, uint32_t *sz)
{
     69c:	b410      	push	{r4}
    const struct spiflash_dev *dev = (const struct spiflash_dev *)hal_flash_dev;

    *address = idx * dev->sector_size;
     69e:	8d84      	ldrh	r4, [r0, #44]	; 0x2c
     6a0:	fb01 f104 	mul.w	r1, r1, r4
     6a4:	6011      	str	r1, [r2, #0]
    *sz = dev->sector_size;
     6a6:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
     6a8:	601a      	str	r2, [r3, #0]
    return 0;
}
     6aa:	2000      	movs	r0, #0
     6ac:	bc10      	pop	{r4}
     6ae:	4770      	bx	lr

000006b0 <spiflash_release_power_down_generic>:
{
     6b0:	b530      	push	{r4, r5, lr}
     6b2:	b083      	sub	sp, #12
     6b4:	4605      	mov	r5, r0
    uint8_t cmd[1] = { SPIFLASH_RELEASE_POWER_DOWN };
     6b6:	ac02      	add	r4, sp, #8
     6b8:	23ab      	movs	r3, #171	; 0xab
     6ba:	f804 3d04 	strb.w	r3, [r4, #-4]!
    hal_gpio_write(dev->ss_pin, 0);
     6be:	2100      	movs	r1, #0
     6c0:	6a80      	ldr	r0, [r0, #40]	; 0x28
     6c2:	f000 fb44 	bl	d4e <hal_gpio_write>
    hal_spi_txrx(dev->spi_num, cmd, cmd, sizeof cmd);
     6c6:	2301      	movs	r3, #1
     6c8:	4622      	mov	r2, r4
     6ca:	4621      	mov	r1, r4
     6cc:	6a28      	ldr	r0, [r5, #32]
     6ce:	f000 fd89 	bl	11e4 <hal_spi_txrx>
    hal_gpio_write(dev->ss_pin, 1);
     6d2:	2101      	movs	r1, #1
     6d4:	6aa8      	ldr	r0, [r5, #40]	; 0x28
     6d6:	f000 fb3a 	bl	d4e <hal_gpio_write>
}
     6da:	b003      	add	sp, #12
     6dc:	bd30      	pop	{r4, r5, pc}

000006de <spiflash_delay_us>:
{
     6de:	b508      	push	{r3, lr}
    os_cputime_delay_usecs(usecs);
     6e0:	f001 f8b0 	bl	1844 <os_cputime_delay_usecs>
}
     6e4:	bd08      	pop	{r3, pc}

000006e6 <spiflash_read_jedec_id>:
{
     6e6:	b5f0      	push	{r4, r5, r6, r7, lr}
     6e8:	b083      	sub	sp, #12
     6ea:	4604      	mov	r4, r0
     6ec:	460f      	mov	r7, r1
     6ee:	4616      	mov	r6, r2
     6f0:	461d      	mov	r5, r3
    uint8_t cmd[4] = { SPIFLASH_READ_JEDEC_ID, 0, 0, 0 };
     6f2:	239f      	movs	r3, #159	; 0x9f
     6f4:	f88d 3004 	strb.w	r3, [sp, #4]
     6f8:	2100      	movs	r1, #0
     6fa:	f88d 1005 	strb.w	r1, [sp, #5]
     6fe:	f88d 1006 	strb.w	r1, [sp, #6]
     702:	f88d 1007 	strb.w	r1, [sp, #7]
    hal_gpio_write(dev->ss_pin, 0);
     706:	6a80      	ldr	r0, [r0, #40]	; 0x28
     708:	f000 fb21 	bl	d4e <hal_gpio_write>
    hal_spi_txrx(dev->spi_num, cmd, cmd, sizeof cmd);
     70c:	2304      	movs	r3, #4
     70e:	eb0d 0203 	add.w	r2, sp, r3
     712:	4611      	mov	r1, r2
     714:	6a20      	ldr	r0, [r4, #32]
     716:	f000 fd65 	bl	11e4 <hal_spi_txrx>
    hal_gpio_write(dev->ss_pin, 1);
     71a:	2101      	movs	r1, #1
     71c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
     71e:	f000 fb16 	bl	d4e <hal_gpio_write>
    if (manufacturer) {
     722:	b117      	cbz	r7, 72a <spiflash_read_jedec_id+0x44>
        *manufacturer = cmd[1];
     724:	f89d 3005 	ldrb.w	r3, [sp, #5]
     728:	703b      	strb	r3, [r7, #0]
    if (memory_type) {
     72a:	b116      	cbz	r6, 732 <spiflash_read_jedec_id+0x4c>
        *memory_type = cmd[2];
     72c:	f89d 3006 	ldrb.w	r3, [sp, #6]
     730:	7033      	strb	r3, [r6, #0]
    if (capacity) {
     732:	b115      	cbz	r5, 73a <spiflash_read_jedec_id+0x54>
        *capacity = cmd[3];
     734:	f89d 3007 	ldrb.w	r3, [sp, #7]
     738:	702b      	strb	r3, [r5, #0]
}
     73a:	2000      	movs	r0, #0
     73c:	b003      	add	sp, #12
     73e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000740 <spiflash_read_status>:
{
     740:	b538      	push	{r3, r4, r5, lr}
     742:	4604      	mov	r4, r0
    hal_gpio_write(dev->ss_pin, 0);
     744:	2100      	movs	r1, #0
     746:	6a80      	ldr	r0, [r0, #40]	; 0x28
     748:	f000 fb01 	bl	d4e <hal_gpio_write>
    hal_spi_tx_val(dev->spi_num, cmd);
     74c:	2105      	movs	r1, #5
     74e:	6a20      	ldr	r0, [r4, #32]
     750:	f000 fd0e 	bl	1170 <hal_spi_tx_val>
    val = hal_spi_tx_val(dev->spi_num, 0xFF);
     754:	21ff      	movs	r1, #255	; 0xff
     756:	6a20      	ldr	r0, [r4, #32]
     758:	f000 fd0a 	bl	1170 <hal_spi_tx_val>
     75c:	b2c5      	uxtb	r5, r0
    hal_gpio_write(dev->ss_pin, 1);
     75e:	2101      	movs	r1, #1
     760:	6aa0      	ldr	r0, [r4, #40]	; 0x28
     762:	f000 faf4 	bl	d4e <hal_gpio_write>
}
     766:	4628      	mov	r0, r5
     768:	bd38      	pop	{r3, r4, r5, pc}

0000076a <spiflash_device_ready>:
{
     76a:	b510      	push	{r4, lr}
     76c:	4604      	mov	r4, r0
    dev->ready = !(spiflash_read_status(dev) & SPIFLASH_STATUS_BUSY);
     76e:	f7ff ffe7 	bl	740 <spiflash_read_status>
     772:	f080 0001 	eor.w	r0, r0, #1
     776:	f000 0001 	and.w	r0, r0, #1
     77a:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
}
     77e:	bd10      	pop	{r4, pc}

00000780 <spiflash_wait_ready_till>:
    if (dev->ready) {
     780:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
     784:	b9eb      	cbnz	r3, 7c2 <spiflash_wait_ready_till+0x42>
{
     786:	b570      	push	{r4, r5, r6, lr}
     788:	4604      	mov	r4, r0
     78a:	460e      	mov	r6, r1
     78c:	4615      	mov	r5, r2
    if (step_us < MYNEWT_VAL(SPIFLASH_READ_STATUS_INTERVAL)) {
     78e:	2a09      	cmp	r2, #9
     790:	d904      	bls.n	79c <spiflash_wait_ready_till+0x1c>
    } else if (step_us > 1000000) {
     792:	4b0e      	ldr	r3, [pc, #56]	; (7cc <spiflash_wait_ready_till+0x4c>)
     794:	429a      	cmp	r2, r3
     796:	d902      	bls.n	79e <spiflash_wait_ready_till+0x1e>
        step_us = 1000000;
     798:	4d0c      	ldr	r5, [pc, #48]	; (7cc <spiflash_wait_ready_till+0x4c>)
     79a:	e000      	b.n	79e <spiflash_wait_ready_till+0x1e>
        step_us = MYNEWT_VAL(SPIFLASH_READ_STATUS_INTERVAL);
     79c:	250a      	movs	r5, #10
    limit = os_cputime_get32() + os_cputime_usecs_to_ticks(timeout_us);
     79e:	f001 f841 	bl	1824 <os_cputime_get32>
     7a2:	4406      	add	r6, r0
        if (spiflash_device_ready(dev)) {
     7a4:	4620      	mov	r0, r4
     7a6:	f7ff ffe0 	bl	76a <spiflash_device_ready>
     7aa:	b960      	cbnz	r0, 7c6 <spiflash_wait_ready_till+0x46>
        spiflash_delay_us(step_us);
     7ac:	4628      	mov	r0, r5
     7ae:	f7ff ff96 	bl	6de <spiflash_delay_us>
    } while (CPUTIME_LT(os_cputime_get32(), limit));
     7b2:	f001 f837 	bl	1824 <os_cputime_get32>
     7b6:	1b80      	subs	r0, r0, r6
     7b8:	2800      	cmp	r0, #0
     7ba:	dbf3      	blt.n	7a4 <spiflash_wait_ready_till+0x24>
    int rc = -1;
     7bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     7c0:	e002      	b.n	7c8 <spiflash_wait_ready_till+0x48>
        return 0;
     7c2:	2000      	movs	r0, #0
}
     7c4:	4770      	bx	lr
            rc = 0;
     7c6:	2000      	movs	r0, #0
}
     7c8:	bd70      	pop	{r4, r5, r6, pc}
     7ca:	bf00      	nop
     7cc:	000f4240 	.word	0x000f4240

000007d0 <spiflash_wait_ready>:
{
     7d0:	b508      	push	{r3, lr}
    return spiflash_wait_ready_till(dev, timeout_ms * 1000, timeout_ms * 10);
     7d2:	eb01 0381 	add.w	r3, r1, r1, lsl #2
     7d6:	005a      	lsls	r2, r3, #1
     7d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
     7dc:	fb03 f101 	mul.w	r1, r3, r1
     7e0:	f7ff ffce 	bl	780 <spiflash_wait_ready_till>
}
     7e4:	bd08      	pop	{r3, pc}

000007e6 <hal_spiflash_read>:
{
     7e6:	b570      	push	{r4, r5, r6, lr}
     7e8:	b082      	sub	sp, #8
     7ea:	4605      	mov	r5, r0
     7ec:	4616      	mov	r6, r2
     7ee:	461c      	mov	r4, r3
    uint8_t cmd[] = { SPIFLASH_READ,
     7f0:	2303      	movs	r3, #3
     7f2:	f88d 3004 	strb.w	r3, [sp, #4]
        (uint8_t)(addr >> 16), (uint8_t)(addr >> 8), (uint8_t)(addr) };
     7f6:	f3c1 4307 	ubfx	r3, r1, #16, #8
    uint8_t cmd[] = { SPIFLASH_READ,
     7fa:	f88d 3005 	strb.w	r3, [sp, #5]
        (uint8_t)(addr >> 16), (uint8_t)(addr >> 8), (uint8_t)(addr) };
     7fe:	f3c1 2307 	ubfx	r3, r1, #8, #8
    uint8_t cmd[] = { SPIFLASH_READ,
     802:	f88d 3006 	strb.w	r3, [sp, #6]
     806:	f88d 1007 	strb.w	r1, [sp, #7]
    err = spiflash_wait_ready(dev, 100);
     80a:	2164      	movs	r1, #100	; 0x64
     80c:	f7ff ffe0 	bl	7d0 <spiflash_wait_ready>
    if (!err) {
     810:	b900      	cbnz	r0, 814 <hal_spiflash_read+0x2e>
        if (len > 0) {
     812:	b914      	cbnz	r4, 81a <hal_spiflash_read+0x34>
}
     814:	2000      	movs	r0, #0
     816:	b002      	add	sp, #8
     818:	bd70      	pop	{r4, r5, r6, pc}
    hal_gpio_write(dev->ss_pin, 0);
     81a:	2100      	movs	r1, #0
     81c:	6aa8      	ldr	r0, [r5, #40]	; 0x28
     81e:	f000 fa96 	bl	d4e <hal_gpio_write>
            hal_spi_txrx(dev->spi_num, cmd, NULL, sizeof cmd);
     822:	2304      	movs	r3, #4
     824:	2200      	movs	r2, #0
     826:	eb0d 0103 	add.w	r1, sp, r3
     82a:	6a28      	ldr	r0, [r5, #32]
     82c:	f000 fcda 	bl	11e4 <hal_spi_txrx>
            memset(buf, 0xFF, len);
     830:	4622      	mov	r2, r4
     832:	21ff      	movs	r1, #255	; 0xff
     834:	4630      	mov	r0, r6
     836:	f001 fa03 	bl	1c40 <memset>
            hal_spi_txrx(dev->spi_num, buf, buf, len);
     83a:	4623      	mov	r3, r4
     83c:	4632      	mov	r2, r6
     83e:	4631      	mov	r1, r6
     840:	6a28      	ldr	r0, [r5, #32]
     842:	f000 fccf 	bl	11e4 <hal_spi_txrx>
    hal_gpio_write(dev->ss_pin, 1);
     846:	2101      	movs	r1, #1
     848:	6aa8      	ldr	r0, [r5, #40]	; 0x28
     84a:	f000 fa80 	bl	d4e <hal_gpio_write>
     84e:	e7e1      	b.n	814 <hal_spiflash_read+0x2e>

00000850 <spiflash_write_enable>:
{
     850:	b510      	push	{r4, lr}
     852:	4604      	mov	r4, r0
    hal_gpio_write(dev->ss_pin, 0);
     854:	2100      	movs	r1, #0
     856:	6a80      	ldr	r0, [r0, #40]	; 0x28
     858:	f000 fa79 	bl	d4e <hal_gpio_write>
    hal_spi_tx_val(dev->spi_num, cmd);
     85c:	2106      	movs	r1, #6
     85e:	6a20      	ldr	r0, [r4, #32]
     860:	f000 fc86 	bl	1170 <hal_spi_tx_val>
    hal_gpio_write(dev->ss_pin, 1);
     864:	2101      	movs	r1, #1
     866:	6aa0      	ldr	r0, [r4, #40]	; 0x28
     868:	f000 fa71 	bl	d4e <hal_gpio_write>
}
     86c:	2000      	movs	r0, #0
     86e:	bd10      	pop	{r4, pc}

00000870 <hal_spiflash_write>:
{
     870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     874:	b082      	sub	sp, #8
     876:	4605      	mov	r5, r0
     878:	460e      	mov	r6, r1
     87a:	4690      	mov	r8, r2
     87c:	461f      	mov	r7, r3
    uint8_t cmd[4] = { SPIFLASH_PAGE_PROGRAM };
     87e:	2300      	movs	r3, #0
     880:	9301      	str	r3, [sp, #4]
     882:	2302      	movs	r3, #2
     884:	f88d 3004 	strb.w	r3, [sp, #4]
    if (spiflash_wait_ready(dev, 100) != 0) {
     888:	2164      	movs	r1, #100	; 0x64
     88a:	f7ff ffa1 	bl	7d0 <spiflash_wait_ready>
     88e:	2800      	cmp	r0, #0
     890:	d14a      	bne.n	928 <hal_spiflash_write+0xb8>
     892:	4603      	mov	r3, r0
    pp_time_typical = dev->characteristics->tbp1.typical;
     894:	6bea      	ldr	r2, [r5, #60]	; 0x3c
     896:	f8d2 9028 	ldr.w	r9, [r2, #40]	; 0x28
    pp_time_maximum = dev->characteristics->tpp.maximum;
     89a:	f8d2 a024 	ldr.w	sl, [r2, #36]	; 0x24
    if (pp_time_maximum < pp_time_typical) {
     89e:	45d1      	cmp	r9, sl
     8a0:	d840      	bhi.n	924 <hal_spiflash_write+0xb4>
    while (len) {
     8a2:	2f00      	cmp	r7, #0
     8a4:	d042      	beq.n	92c <hal_spiflash_write+0xbc>
        spiflash_write_enable(dev);
     8a6:	4628      	mov	r0, r5
     8a8:	f7ff ffd2 	bl	850 <spiflash_write_enable>
        cmd[1] = (uint8_t)(addr >> 16);
     8ac:	f3c6 4307 	ubfx	r3, r6, #16, #8
     8b0:	f88d 3005 	strb.w	r3, [sp, #5]
        cmd[2] = (uint8_t)(addr >> 8);
     8b4:	f3c6 2307 	ubfx	r3, r6, #8, #8
     8b8:	f88d 3006 	strb.w	r3, [sp, #6]
        cmd[3] = (uint8_t)(addr);
     8bc:	f88d 6007 	strb.w	r6, [sp, #7]
        page_limit = (addr & ~(dev->page_size - 1)) + dev->page_size;
     8c0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     8c2:	425c      	negs	r4, r3
     8c4:	4034      	ands	r4, r6
     8c6:	441c      	add	r4, r3
        to_write = page_limit - addr > len ? len :  page_limit - addr;
     8c8:	1ba4      	subs	r4, r4, r6
     8ca:	42bc      	cmp	r4, r7
     8cc:	bf28      	it	cs
     8ce:	463c      	movcs	r4, r7
    hal_gpio_write(dev->ss_pin, 0);
     8d0:	2100      	movs	r1, #0
     8d2:	6aa8      	ldr	r0, [r5, #40]	; 0x28
     8d4:	f000 fa3b 	bl	d4e <hal_gpio_write>
        hal_spi_txrx(dev->spi_num, cmd, NULL, sizeof cmd);
     8d8:	2304      	movs	r3, #4
     8da:	2200      	movs	r2, #0
     8dc:	eb0d 0103 	add.w	r1, sp, r3
     8e0:	6a28      	ldr	r0, [r5, #32]
     8e2:	f000 fc7f 	bl	11e4 <hal_spi_txrx>
        hal_spi_txrx(dev->spi_num, (void *)u8buf, NULL, to_write);
     8e6:	4623      	mov	r3, r4
     8e8:	2200      	movs	r2, #0
     8ea:	4641      	mov	r1, r8
     8ec:	6a28      	ldr	r0, [r5, #32]
     8ee:	f000 fc79 	bl	11e4 <hal_spi_txrx>
    hal_gpio_write(dev->ss_pin, 1);
     8f2:	2101      	movs	r1, #1
     8f4:	6aa8      	ldr	r0, [r5, #40]	; 0x28
     8f6:	f000 fa2a 	bl	d4e <hal_gpio_write>
        dev->ready = false;
     8fa:	2300      	movs	r3, #0
     8fc:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
        spiflash_delay_us(pp_time_typical);
     900:	4648      	mov	r0, r9
     902:	f7ff feec 	bl	6de <spiflash_delay_us>
        rc = spiflash_wait_ready_till(dev, pp_time_maximum - pp_time_typical,
     906:	ebaa 0109 	sub.w	r1, sl, r9
     90a:	4a0a      	ldr	r2, [pc, #40]	; (934 <hal_spiflash_write+0xc4>)
     90c:	fba2 3201 	umull	r3, r2, r2, r1
     910:	08d2      	lsrs	r2, r2, #3
     912:	4628      	mov	r0, r5
     914:	f7ff ff34 	bl	780 <spiflash_wait_ready_till>
        if (rc) {
     918:	4603      	mov	r3, r0
     91a:	b938      	cbnz	r0, 92c <hal_spiflash_write+0xbc>
        addr += to_write;
     91c:	4426      	add	r6, r4
        u8buf += to_write;
     91e:	44a0      	add	r8, r4
        len -= to_write;
     920:	1b3f      	subs	r7, r7, r4
     922:	e7be      	b.n	8a2 <hal_spiflash_write+0x32>
        pp_time_maximum = pp_time_typical;
     924:	46ca      	mov	sl, r9
     926:	e7bc      	b.n	8a2 <hal_spiflash_write+0x32>
        rc = -1;
     928:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
     92c:	4618      	mov	r0, r3
     92e:	b002      	add	sp, #8
     930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     934:	cccccccd 	.word	0xcccccccd

00000938 <spiflash_execute_erase>:
{
     938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     93a:	4604      	mov	r4, r0
     93c:	460d      	mov	r5, r1
     93e:	4617      	mov	r7, r2
     940:	461e      	mov	r6, r3
    if (spiflash_wait_ready(dev, 100) != 0) {
     942:	2164      	movs	r1, #100	; 0x64
     944:	f7ff ff44 	bl	7d0 <spiflash_wait_ready>
     948:	bb68      	cbnz	r0, 9a6 <spiflash_execute_erase+0x6e>
    spiflash_write_enable(dev);
     94a:	4620      	mov	r0, r4
     94c:	f7ff ff80 	bl	850 <spiflash_write_enable>
    spiflash_read_status(dev);
     950:	4620      	mov	r0, r4
     952:	f7ff fef5 	bl	740 <spiflash_read_status>
    hal_gpio_write(dev->ss_pin, 0);
     956:	2100      	movs	r1, #0
     958:	6aa0      	ldr	r0, [r4, #40]	; 0x28
     95a:	f000 f9f8 	bl	d4e <hal_gpio_write>
    hal_spi_txrx(dev->spi_num, (void *)buf, NULL, size);
     95e:	463b      	mov	r3, r7
     960:	2200      	movs	r2, #0
     962:	4629      	mov	r1, r5
     964:	6a20      	ldr	r0, [r4, #32]
     966:	f000 fc3d 	bl	11e4 <hal_spi_txrx>
    hal_gpio_write(dev->ss_pin, 1);
     96a:	2101      	movs	r1, #1
     96c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
     96e:	f000 f9ee 	bl	d4e <hal_gpio_write>
    dev->ready = false;
     972:	2300      	movs	r3, #0
     974:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
    start_time = os_cputime_get32();
     978:	f000 ff54 	bl	1824 <os_cputime_get32>
     97c:	4605      	mov	r5, r0
    spiflash_delay_us(delay_spec->typical);
     97e:	6830      	ldr	r0, [r6, #0]
     980:	f7ff fead 	bl	6de <spiflash_delay_us>
    wait_time_us = os_cputime_ticks_to_usecs(os_cputime_get32() - start_time);
     984:	f000 ff4e 	bl	1824 <os_cputime_get32>
     988:	1b40      	subs	r0, r0, r5
    if (wait_time_us > delay_spec->maximum) {
     98a:	6871      	ldr	r1, [r6, #4]
     98c:	4281      	cmp	r1, r0
     98e:	d308      	bcc.n	9a2 <spiflash_execute_erase+0x6a>
        wait_time_us = delay_spec->maximum - wait_time_us;
     990:	1a09      	subs	r1, r1, r0
    rc = spiflash_wait_ready_till(dev, wait_time_us, wait_time_us / 50);
     992:	4a06      	ldr	r2, [pc, #24]	; (9ac <spiflash_execute_erase+0x74>)
     994:	fba2 3201 	umull	r3, r2, r2, r1
     998:	0912      	lsrs	r2, r2, #4
     99a:	4620      	mov	r0, r4
     99c:	f7ff fef0 	bl	780 <spiflash_wait_ready_till>
}
     9a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        wait_time_us = 0;
     9a2:	2100      	movs	r1, #0
     9a4:	e7f5      	b.n	992 <spiflash_execute_erase+0x5a>
        rc = -1;
     9a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    return rc;
     9aa:	e7f9      	b.n	9a0 <spiflash_execute_erase+0x68>
     9ac:	51eb851f 	.word	0x51eb851f

000009b0 <spiflash_erase_cmd>:

static int
spiflash_erase_cmd(struct spiflash_dev *dev, uint8_t cmd, uint32_t addr,
                   const struct spiflash_time_spec *time_spec)
{
     9b0:	b500      	push	{lr}
     9b2:	b083      	sub	sp, #12
    uint8_t buf[4] = { cmd, (uint8_t)(addr >> 16U), (uint8_t)(addr >> 8U),
     9b4:	f88d 1004 	strb.w	r1, [sp, #4]
     9b8:	f3c2 4107 	ubfx	r1, r2, #16, #8
     9bc:	f88d 1005 	strb.w	r1, [sp, #5]
     9c0:	f3c2 2107 	ubfx	r1, r2, #8, #8
     9c4:	f88d 1006 	strb.w	r1, [sp, #6]
     9c8:	f88d 2007 	strb.w	r2, [sp, #7]
                       (uint8_t)addr };
    return spiflash_execute_erase(dev, buf, sizeof(buf), time_spec);
     9cc:	2204      	movs	r2, #4
     9ce:	eb0d 0102 	add.w	r1, sp, r2
     9d2:	f7ff ffb1 	bl	938 <spiflash_execute_erase>

}
     9d6:	b003      	add	sp, #12
     9d8:	f85d fb04 	ldr.w	pc, [sp], #4

000009dc <spiflash_sector_erase>:

int
spiflash_sector_erase(struct spiflash_dev *dev, uint32_t addr)
{
     9dc:	b508      	push	{r3, lr}
    return spiflash_erase_cmd(dev, SPIFLASH_SECTOR_ERASE, addr,
     9de:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
     9e0:	460a      	mov	r2, r1
     9e2:	2120      	movs	r1, #32
     9e4:	f7ff ffe4 	bl	9b0 <spiflash_erase_cmd>
                              &dev->characteristics->tse);
}
     9e8:	bd08      	pop	{r3, pc}

000009ea <hal_spiflash_erase_sector>:
{
     9ea:	b508      	push	{r3, lr}
    return spiflash_sector_erase(dev, addr);
     9ec:	f7ff fff6 	bl	9dc <spiflash_sector_erase>
}
     9f0:	bd08      	pop	{r3, pc}

000009f2 <spiflash_block_32k_erase>:

#if MYNEWT_VAL(SPIFLASH_BLOCK_ERASE_32BK)
int
spiflash_block_32k_erase(struct spiflash_dev *dev, uint32_t addr)
{
     9f2:	b508      	push	{r3, lr}
    return spiflash_erase_cmd(dev, SPIFLASH_BLOCK_ERASE_32KB, addr,
                              &dev->characteristics->tbe1);
     9f4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    return spiflash_erase_cmd(dev, SPIFLASH_BLOCK_ERASE_32KB, addr,
     9f6:	3308      	adds	r3, #8
     9f8:	460a      	mov	r2, r1
     9fa:	2152      	movs	r1, #82	; 0x52
     9fc:	f7ff ffd8 	bl	9b0 <spiflash_erase_cmd>
}
     a00:	bd08      	pop	{r3, pc}

00000a02 <spiflash_block_64k_erase>:
#endif

#if MYNEWT_VAL(SPIFLASH_BLOCK_ERASE_64BK)
int
spiflash_block_64k_erase(struct spiflash_dev *dev, uint32_t addr)
{
     a02:	b508      	push	{r3, lr}
    return spiflash_erase_cmd(dev, SPIFLASH_BLOCK_ERASE_64KB, addr,
                              &dev->characteristics->tbe2);
     a04:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    return spiflash_erase_cmd(dev, SPIFLASH_BLOCK_ERASE_64KB, addr,
     a06:	3310      	adds	r3, #16
     a08:	460a      	mov	r2, r1
     a0a:	21d8      	movs	r1, #216	; 0xd8
     a0c:	f7ff ffd0 	bl	9b0 <spiflash_erase_cmd>
}
     a10:	bd08      	pop	{r3, pc}

00000a12 <spiflash_chip_erase>:
#endif

int
spiflash_chip_erase(struct spiflash_dev *dev)
{
     a12:	b500      	push	{lr}
     a14:	b083      	sub	sp, #12
    uint8_t buf[1] = { SPIFLASH_CHIP_ERASE };
     a16:	a902      	add	r1, sp, #8
     a18:	2360      	movs	r3, #96	; 0x60
     a1a:	f801 3d04 	strb.w	r3, [r1, #-4]!

    return spiflash_execute_erase(dev, buf, sizeof(buf),
                                  &dev->characteristics->tce);
     a1e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    return spiflash_execute_erase(dev, buf, sizeof(buf),
     a20:	3318      	adds	r3, #24
     a22:	2201      	movs	r2, #1
     a24:	f7ff ff88 	bl	938 <spiflash_execute_erase>
}
     a28:	b003      	add	sp, #12
     a2a:	f85d fb04 	ldr.w	pc, [sp], #4

00000a2e <spiflash_erase>:

int
spiflash_erase(struct spiflash_dev *dev, uint32_t address, uint32_t size)
{
     a2e:	b570      	push	{r4, r5, r6, lr}
     a30:	4606      	mov	r6, r0
     a32:	4615      	mov	r5, r2
    int rc = 0;

    if (address == 0 && size == dev->hal.hf_size) {
     a34:	460c      	mov	r4, r1
     a36:	b911      	cbnz	r1, a3e <spiflash_erase+0x10>
     a38:	6883      	ldr	r3, [r0, #8]
     a3a:	4293      	cmp	r3, r2
     a3c:	d005      	beq.n	a4a <spiflash_erase+0x1c>
        return spiflash_chip_erase(dev);
    }
    address &= ~0xFFFU;
     a3e:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
     a42:	f024 040f 	bic.w	r4, r4, #15
    int rc = 0;
     a46:	2300      	movs	r3, #0
    while (size) {
     a48:	e01c      	b.n	a84 <spiflash_erase+0x56>
        return spiflash_chip_erase(dev);
     a4a:	f7ff ffe2 	bl	a12 <spiflash_chip_erase>
     a4e:	4603      	mov	r3, r0
     a50:	e010      	b.n	a74 <spiflash_erase+0x46>
#if MYNEWT_VAL(SPIFLASH_BLOCK_ERASE_64BK)
        if ((address & 0xFFFFU) == 0 && (size >= 0x10000)) {
            /* 64 KB erase if possible */
            rc = spiflash_block_64k_erase(dev, address);
     a52:	4621      	mov	r1, r4
     a54:	4630      	mov	r0, r6
     a56:	f7ff ffd4 	bl	a02 <spiflash_block_64k_erase>
            if (rc) {
     a5a:	4603      	mov	r3, r0
     a5c:	b950      	cbnz	r0, a74 <spiflash_erase+0x46>
                goto err;
            }
            address += 0x10000;
     a5e:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
            size -= 0x10000;
     a62:	f5a5 3580 	sub.w	r5, r5, #65536	; 0x10000
            continue;
     a66:	e00d      	b.n	a84 <spiflash_erase+0x56>
        }
#endif
#if MYNEWT_VAL(SPIFLASH_BLOCK_ERASE_32BK)
        if ((address & 0x7FFFU) == 0 && (size >= 0x8000)) {
            /* 32 KB erase if possible */
            rc = spiflash_block_32k_erase(dev, address);
     a68:	4621      	mov	r1, r4
     a6a:	4630      	mov	r0, r6
     a6c:	f7ff ffc1 	bl	9f2 <spiflash_block_32k_erase>
            if (rc) {
     a70:	4603      	mov	r3, r0
     a72:	b108      	cbz	r0, a78 <spiflash_erase+0x4a>
            size = 0;
        }
    }
err:
    return rc;
}
     a74:	4618      	mov	r0, r3
     a76:	bd70      	pop	{r4, r5, r6, pc}
            address += 0x8000;
     a78:	f504 4400 	add.w	r4, r4, #32768	; 0x8000
            size -= 0x8000;
     a7c:	f5a5 4500 	sub.w	r5, r5, #32768	; 0x8000
            continue;
     a80:	e000      	b.n	a84 <spiflash_erase+0x56>
            size = 0;
     a82:	2500      	movs	r5, #0
    while (size) {
     a84:	2d00      	cmp	r5, #0
     a86:	d0f5      	beq.n	a74 <spiflash_erase+0x46>
        if ((address & 0xFFFFU) == 0 && (size >= 0x10000)) {
     a88:	b2a3      	uxth	r3, r4
     a8a:	b913      	cbnz	r3, a92 <spiflash_erase+0x64>
     a8c:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
     a90:	d2df      	bcs.n	a52 <spiflash_erase+0x24>
        if ((address & 0x7FFFU) == 0 && (size >= 0x8000)) {
     a92:	f3c4 030e 	ubfx	r3, r4, #0, #15
     a96:	b913      	cbnz	r3, a9e <spiflash_erase+0x70>
     a98:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
     a9c:	d2e4      	bcs.n	a68 <spiflash_erase+0x3a>
        rc = spiflash_sector_erase(dev, address);
     a9e:	4621      	mov	r1, r4
     aa0:	4630      	mov	r0, r6
     aa2:	f7ff ff9b 	bl	9dc <spiflash_sector_erase>
        if (rc) {
     aa6:	4603      	mov	r3, r0
     aa8:	2800      	cmp	r0, #0
     aaa:	d1e3      	bne.n	a74 <spiflash_erase+0x46>
        address += MYNEWT_VAL(SPIFLASH_SECTOR_SIZE);
     aac:	f504 5480 	add.w	r4, r4, #4096	; 0x1000
        if (size > MYNEWT_VAL(SPIFLASH_SECTOR_SIZE)) {
     ab0:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
     ab4:	d9e5      	bls.n	a82 <spiflash_erase+0x54>
            size -= MYNEWT_VAL(SPIFLASH_SECTOR_SIZE);
     ab6:	f5a5 5580 	sub.w	r5, r5, #4096	; 0x1000
     aba:	e7e3      	b.n	a84 <spiflash_erase+0x56>

00000abc <hal_spiflash_erase>:
{
     abc:	b508      	push	{r3, lr}
    return spiflash_erase(dev, address, size);
     abe:	f7ff ffb6 	bl	a2e <spiflash_erase>
}
     ac2:	bd08      	pop	{r3, pc}

00000ac4 <spiflash_identify>:

void blink_backlight(int pattern_id, int repetitions);  ////  Defined in blink.c

int
spiflash_identify(struct spiflash_dev *dev)
{
     ac4:	b570      	push	{r4, r5, r6, lr}
     ac6:	b082      	sub	sp, #8
     ac8:	4606      	mov	r6, r0
    int i;
    int j;
    uint8_t manufacturer = 0;
     aca:	2300      	movs	r3, #0
     acc:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8_t memory_type = 0;
     ad0:	f88d 3006 	strb.w	r3, [sp, #6]
    uint8_t capacity = 0;
     ad4:	ac02      	add	r4, sp, #8
     ad6:	f804 3d03 	strb.w	r3, [r4, #-3]!

    spiflash_lock(dev);

    /* Only one chip specified, no need for search*/
    if ((sizeof(supported_chips) / sizeof(supported_chips[0])) == 2) {
        supported_chips[0].fc_release_power_down(dev);
     ada:	4d12      	ldr	r5, [pc, #72]	; (b24 <spiflash_identify+0x60>)
     adc:	686b      	ldr	r3, [r5, #4]
     ade:	4798      	blx	r3
        spiflash_read_jedec_id(dev, &manufacturer, &memory_type, &capacity);
     ae0:	4623      	mov	r3, r4
     ae2:	f10d 0206 	add.w	r2, sp, #6
     ae6:	f10d 0107 	add.w	r1, sp, #7
     aea:	4630      	mov	r0, r6
     aec:	f7ff fdfb 	bl	6e6 <spiflash_read_jedec_id>
        /* If BSP defined SpiFlash manufacturer or memory type does not
         * match SpiFlash is most likely not connected, connected to
         * different pins, or of different type.
         * It is unlikely that flash depended packaged will work correctly.
         */
        assert(manufacturer == supported_chips[0].fc_jedec_id.ji_manufacturer &&
     af0:	782a      	ldrb	r2, [r5, #0]
     af2:	f89d 3007 	ldrb.w	r3, [sp, #7]
     af6:	429a      	cmp	r2, r3
     af8:	d10e      	bne.n	b18 <spiflash_identify+0x54>
     afa:	786a      	ldrb	r2, [r5, #1]
     afc:	f89d 3006 	ldrb.w	r3, [sp, #6]
     b00:	429a      	cmp	r2, r3
     b02:	d109      	bne.n	b18 <spiflash_identify+0x54>
     b04:	78aa      	ldrb	r2, [r5, #2]
     b06:	f89d 3005 	ldrb.w	r3, [sp, #5]
     b0a:	429a      	cmp	r2, r3
     b0c:	d104      	bne.n	b18 <spiflash_identify+0x54>
            memory_type != supported_chips[0].fc_jedec_id.ji_type ||
            capacity != supported_chips[0].fc_jedec_id.ji_capacity) {
            rc = -1;
            goto err;
        }
        dev->flash_chip = &supported_chips[0];
     b0e:	4b05      	ldr	r3, [pc, #20]	; (b24 <spiflash_identify+0x60>)
     b10:	63b3      	str	r3, [r6, #56]	; 0x38
    }
err:
    spiflash_unlock(dev);

    return rc;
}
     b12:	2000      	movs	r0, #0
     b14:	b002      	add	sp, #8
     b16:	bd70      	pop	{r4, r5, r6, pc}
        assert(manufacturer == supported_chips[0].fc_jedec_id.ji_manufacturer &&
     b18:	2300      	movs	r3, #0
     b1a:	461a      	mov	r2, r3
     b1c:	4619      	mov	r1, r3
     b1e:	4618      	mov	r0, r3
     b20:	f000 fe0c 	bl	173c <__assert_func>
     b24:	20000128 	.word	0x20000128

00000b28 <hal_spiflash_init>:

static int
hal_spiflash_init(const struct hal_flash *hal_flash_dev)
{
     b28:	b510      	push	{r4, lr}
     b2a:	4604      	mov	r4, r0
    os_callout_init(&dev->apd_tmo_co, os_eventq_dflt_get(),
                    spiflash_apd_tmo_func, dev);
#endif

#if !MYNEWT_VAL(BUS_DRIVER_PRESENT)
    hal_gpio_init_out(dev->ss_pin, 1);
     b2c:	2101      	movs	r1, #1
     b2e:	6a80      	ldr	r0, [r0, #40]	; 0x28
     b30:	f000 f8f1 	bl	d16 <hal_gpio_init_out>

    (void)hal_spi_disable(dev->spi_num);
     b34:	6a20      	ldr	r0, [r4, #32]
     b36:	f000 fab7 	bl	10a8 <hal_spi_disable>

    rc = hal_spi_config(dev->spi_num, &dev->spi_settings);
     b3a:	f104 0118 	add.w	r1, r4, #24
     b3e:	6a20      	ldr	r0, [r4, #32]
     b40:	f000 fa70 	bl	1024 <hal_spi_config>
    if (rc) {
     b44:	4603      	mov	r3, r0
     b46:	b108      	cbz	r0, b4c <hal_spiflash_init+0x24>
    hal_spi_enable(dev->spi_num);
#endif
    rc = spiflash_identify(dev);

    return rc;
}
     b48:	4618      	mov	r0, r3
     b4a:	bd10      	pop	{r4, pc}
    hal_spi_set_txrx_cb(dev->spi_num, NULL, NULL);
     b4c:	2200      	movs	r2, #0
     b4e:	4611      	mov	r1, r2
     b50:	6a20      	ldr	r0, [r4, #32]
     b52:	f000 fb31 	bl	11b8 <hal_spi_set_txrx_cb>
    hal_spi_enable(dev->spi_num);
     b56:	6a20      	ldr	r0, [r4, #32]
     b58:	f000 fa80 	bl	105c <hal_spi_enable>
    rc = spiflash_identify(dev);
     b5c:	4620      	mov	r0, r4
     b5e:	f7ff ffb1 	bl	ac4 <spiflash_identify>
     b62:	4603      	mov	r3, r0
    return rc;
     b64:	e7f0      	b.n	b48 <hal_spiflash_init+0x20>

00000b66 <_exit>:

void _exit(int status);

void
_exit(int status)
{
     b66:	b508      	push	{r3, lr}
    hal_system_reset();
     b68:	f7ff fafc 	bl	164 <hal_system_reset>

00000b6c <nrf52k_flash_wait_ready>:
static int
nrf52k_flash_wait_ready(void)
{
    int i;

    for (i = 0; i < 100000; i++) {
     b6c:	2300      	movs	r3, #0
     b6e:	4a07      	ldr	r2, [pc, #28]	; (b8c <nrf52k_flash_wait_ready+0x20>)
     b70:	4293      	cmp	r3, r2
     b72:	dc06      	bgt.n	b82 <nrf52k_flash_wait_ready+0x16>
        if (NRF_NVMC->READY == NVMC_READY_READY_Ready) {
     b74:	4a06      	ldr	r2, [pc, #24]	; (b90 <nrf52k_flash_wait_ready+0x24>)
     b76:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
     b7a:	2a01      	cmp	r2, #1
     b7c:	d004      	beq.n	b88 <nrf52k_flash_wait_ready+0x1c>
    for (i = 0; i < 100000; i++) {
     b7e:	3301      	adds	r3, #1
     b80:	e7f5      	b.n	b6e <nrf52k_flash_wait_ready+0x2>
            return 0;
        }
    }
    return -1;
     b82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     b86:	4770      	bx	lr
            return 0;
     b88:	2000      	movs	r0, #0
}
     b8a:	4770      	bx	lr
     b8c:	0001869f 	.word	0x0001869f
     b90:	4001e000 	.word	0x4001e000

00000b94 <nrf52k_flash_erase_sector>:
    return rc;
}

static int
nrf52k_flash_erase_sector(const struct hal_flash *dev, uint32_t sector_address)
{
     b94:	b538      	push	{r3, r4, r5, lr}
     b96:	460d      	mov	r5, r1
    int sr;
    int rc = -1;

    if (nrf52k_flash_wait_ready()) {
     b98:	f7ff ffe8 	bl	b6c <nrf52k_flash_wait_ready>
     b9c:	b9f0      	cbnz	r0, bdc <nrf52k_flash_erase_sector+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     b9e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
     ba2:	b672      	cpsid	i
        return -1;
    }
    __HAL_DISABLE_INTERRUPTS(sr);
    NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Een; /* Enable erase OP */
     ba4:	4b0f      	ldr	r3, [pc, #60]	; (be4 <nrf52k_flash_erase_sector+0x50>)
     ba6:	2202      	movs	r2, #2
     ba8:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    if (nrf52k_flash_wait_ready()) {
     bac:	f7ff ffde 	bl	b6c <nrf52k_flash_wait_ready>
     bb0:	b148      	cbz	r0, bc6 <nrf52k_flash_erase_sector+0x32>
    int rc = -1;
     bb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    if (nrf52k_flash_wait_ready()) {
        goto out;
    }
    rc = 0;
out:
    NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Ren; /* Disable erase OP */
     bb6:	4a0b      	ldr	r2, [pc, #44]	; (be4 <nrf52k_flash_erase_sector+0x50>)
     bb8:	2100      	movs	r1, #0
     bba:	f8c2 1504 	str.w	r1, [r2, #1284]	; 0x504
    __HAL_ENABLE_INTERRUPTS(sr);
     bbe:	b904      	cbnz	r4, bc2 <nrf52k_flash_erase_sector+0x2e>
  __ASM volatile ("cpsie i" : : : "memory");
     bc0:	b662      	cpsie	i
    return rc;
}
     bc2:	4618      	mov	r0, r3
     bc4:	bd38      	pop	{r3, r4, r5, pc}
    NRF_NVMC->ERASEPAGE = sector_address;
     bc6:	4b07      	ldr	r3, [pc, #28]	; (be4 <nrf52k_flash_erase_sector+0x50>)
     bc8:	f8c3 5508 	str.w	r5, [r3, #1288]	; 0x508
    if (nrf52k_flash_wait_ready()) {
     bcc:	f7ff ffce 	bl	b6c <nrf52k_flash_wait_ready>
     bd0:	4603      	mov	r3, r0
     bd2:	2800      	cmp	r0, #0
     bd4:	d0ef      	beq.n	bb6 <nrf52k_flash_erase_sector+0x22>
    int rc = -1;
     bd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     bda:	e7ec      	b.n	bb6 <nrf52k_flash_erase_sector+0x22>
        return -1;
     bdc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     be0:	e7ef      	b.n	bc2 <nrf52k_flash_erase_sector+0x2e>
     be2:	bf00      	nop
     be4:	4001e000 	.word	0x4001e000

00000be8 <nrf52k_flash_init>:

static int
nrf52k_flash_init(const struct hal_flash *dev)
{
    return 0;
}
     be8:	2000      	movs	r0, #0
     bea:	4770      	bx	lr

00000bec <nrf52k_flash_sector_info>:
    assert(idx < nrf52k_flash_dev.hf_sector_cnt);
     bec:	297f      	cmp	r1, #127	; 0x7f
     bee:	dc06      	bgt.n	bfe <nrf52k_flash_sector_info+0x12>
    *address = idx * NRF52K_FLASH_SECTOR_SZ;
     bf0:	0309      	lsls	r1, r1, #12
     bf2:	6011      	str	r1, [r2, #0]
    *sz = NRF52K_FLASH_SECTOR_SZ;
     bf4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     bf8:	601a      	str	r2, [r3, #0]
}
     bfa:	2000      	movs	r0, #0
     bfc:	4770      	bx	lr
{
     bfe:	b508      	push	{r3, lr}
    assert(idx < nrf52k_flash_dev.hf_sector_cnt);
     c00:	2300      	movs	r3, #0
     c02:	461a      	mov	r2, r3
     c04:	4619      	mov	r1, r3
     c06:	4618      	mov	r0, r3
     c08:	f000 fd98 	bl	173c <__assert_func>

00000c0c <nrf52k_flash_write>:
{
     c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     c10:	b082      	sub	sp, #8
     c12:	460d      	mov	r5, r1
     c14:	4616      	mov	r6, r2
     c16:	461c      	mov	r4, r3
    if (nrf52k_flash_wait_ready()) {
     c18:	f7ff ffa8 	bl	b6c <nrf52k_flash_wait_ready>
     c1c:	2800      	cmp	r0, #0
     c1e:	d158      	bne.n	cd2 <nrf52k_flash_write+0xc6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     c20:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
     c24:	b672      	cpsid	i
    NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Wen; /* Enable erase OP */
     c26:	4b2c      	ldr	r3, [pc, #176]	; (cd8 <nrf52k_flash_write+0xcc>)
     c28:	2201      	movs	r2, #1
     c2a:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    if (tmp) {
     c2e:	f015 0803 	ands.w	r8, r5, #3
     c32:	d10b      	bne.n	c4c <nrf52k_flash_write+0x40>
    while (num_bytes >= sizeof(uint32_t)) {
     c34:	2c03      	cmp	r4, #3
     c36:	d925      	bls.n	c84 <nrf52k_flash_write+0x78>
        if (nrf52k_flash_wait_ready()) {
     c38:	f7ff ff98 	bl	b6c <nrf52k_flash_wait_ready>
     c3c:	2800      	cmp	r0, #0
     c3e:	d139      	bne.n	cb4 <nrf52k_flash_write+0xa8>
        *(uint32_t *)address = *(uint32_t *)src;
     c40:	f856 3b04 	ldr.w	r3, [r6], #4
     c44:	f845 3b04 	str.w	r3, [r5], #4
        num_bytes -= sizeof(uint32_t);
     c48:	3c04      	subs	r4, #4
     c4a:	e7f3      	b.n	c34 <nrf52k_flash_write+0x28>
        if (nrf52k_flash_wait_ready()) {
     c4c:	f7ff ff8e 	bl	b6c <nrf52k_flash_wait_ready>
     c50:	bb68      	cbnz	r0, cae <nrf52k_flash_write+0xa2>
        val = *(uint32_t *)(address & ~0x3);
     c52:	f025 0a03 	bic.w	sl, r5, #3
     c56:	f8da 3000 	ldr.w	r3, [sl]
     c5a:	9301      	str	r3, [sp, #4]
        cnt = 4 - tmp;
     c5c:	f1c8 0904 	rsb	r9, r8, #4
        if (cnt > num_bytes) {
     c60:	45a1      	cmp	r9, r4
     c62:	d900      	bls.n	c66 <nrf52k_flash_write+0x5a>
            cnt = num_bytes;
     c64:	46a1      	mov	r9, r4
        memcpy((uint8_t *)&val + tmp, src, cnt);
     c66:	464a      	mov	r2, r9
     c68:	4631      	mov	r1, r6
     c6a:	ab01      	add	r3, sp, #4
     c6c:	eb03 0008 	add.w	r0, r3, r8
     c70:	f000 ffd9 	bl	1c26 <memcpy>
        *(uint32_t *)(address & ~0x3) = val;
     c74:	9b01      	ldr	r3, [sp, #4]
     c76:	f8ca 3000 	str.w	r3, [sl]
        address += cnt;
     c7a:	444d      	add	r5, r9
        num_bytes -= cnt;
     c7c:	eba4 0409 	sub.w	r4, r4, r9
        src += cnt;
     c80:	444e      	add	r6, r9
     c82:	e7d7      	b.n	c34 <nrf52k_flash_write+0x28>
    if (num_bytes) {
     c84:	b164      	cbz	r4, ca0 <nrf52k_flash_write+0x94>
        val = *(uint32_t *)address;
     c86:	682b      	ldr	r3, [r5, #0]
     c88:	a802      	add	r0, sp, #8
     c8a:	f840 3d04 	str.w	r3, [r0, #-4]!
        memcpy(&val, src, num_bytes);
     c8e:	4622      	mov	r2, r4
     c90:	4631      	mov	r1, r6
     c92:	f000 ffc8 	bl	1c26 <memcpy>
        if (nrf52k_flash_wait_ready()) {
     c96:	f7ff ff69 	bl	b6c <nrf52k_flash_wait_ready>
     c9a:	b9b8      	cbnz	r0, ccc <nrf52k_flash_write+0xc0>
        *(uint32_t *)address = val;
     c9c:	9b01      	ldr	r3, [sp, #4]
     c9e:	602b      	str	r3, [r5, #0]
    if (nrf52k_flash_wait_ready()) {
     ca0:	f7ff ff64 	bl	b6c <nrf52k_flash_wait_ready>
     ca4:	4603      	mov	r3, r0
     ca6:	b138      	cbz	r0, cb8 <nrf52k_flash_write+0xac>
        rc = -1;
     ca8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     cac:	e004      	b.n	cb8 <nrf52k_flash_write+0xac>
    int rc = -1;
     cae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     cb2:	e001      	b.n	cb8 <nrf52k_flash_write+0xac>
     cb4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Ren;
     cb8:	4a07      	ldr	r2, [pc, #28]	; (cd8 <nrf52k_flash_write+0xcc>)
     cba:	2100      	movs	r1, #0
     cbc:	f8c2 1504 	str.w	r1, [r2, #1284]	; 0x504
    __HAL_ENABLE_INTERRUPTS(sr);
     cc0:	b907      	cbnz	r7, cc4 <nrf52k_flash_write+0xb8>
  __ASM volatile ("cpsie i" : : : "memory");
     cc2:	b662      	cpsie	i
}
     cc4:	4618      	mov	r0, r3
     cc6:	b002      	add	sp, #8
     cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    int rc = -1;
     ccc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     cd0:	e7f2      	b.n	cb8 <nrf52k_flash_write+0xac>
        return -1;
     cd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     cd6:	e7f5      	b.n	cc4 <nrf52k_flash_write+0xb8>
     cd8:	4001e000 	.word	0x4001e000

00000cdc <nrf52k_flash_read>:
{
     cdc:	b508      	push	{r3, lr}
     cde:	4610      	mov	r0, r2
    memcpy(dst, (void *)address, num_bytes);
     ce0:	461a      	mov	r2, r3
     ce2:	f000 ffa0 	bl	1c26 <memcpy>
}
     ce6:	2000      	movs	r0, #0
     ce8:	bd08      	pop	{r3, pc}

00000cea <hal_gpio_init_in>:
{
    uint32_t conf;
    NRF_GPIO_Type *port;
    int pin_index = HAL_GPIO_INDEX(pin);

    switch (pull) {
     cea:	2901      	cmp	r1, #1
     cec:	d003      	beq.n	cf6 <hal_gpio_init_in+0xc>
     cee:	2902      	cmp	r1, #2
     cf0:	d00f      	beq.n	d12 <hal_gpio_init_in+0x28>
    case HAL_GPIO_PULL_DOWN:
        conf = GPIO_PIN_CNF_PULL_Pulldown << GPIO_PIN_CNF_PULL_Pos;
        break;
    case HAL_GPIO_PULL_NONE:
    default:
        conf = 0;
     cf2:	2100      	movs	r1, #0
        break;
     cf4:	e000      	b.n	cf8 <hal_gpio_init_in+0xe>
        conf = GPIO_PIN_CNF_PULL_Pullup << GPIO_PIN_CNF_PULL_Pos;
     cf6:	210c      	movs	r1, #12
    }

    port = HAL_GPIO_PORT(pin);
    port->PIN_CNF[pin_index] = conf;
     cf8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
     cfc:	f500 73e0 	add.w	r3, r0, #448	; 0x1c0
     d00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    port->DIRCLR = HAL_GPIO_MASK(pin);
     d04:	2301      	movs	r3, #1
     d06:	fa03 f000 	lsl.w	r0, r3, r0
     d0a:	f8c2 051c 	str.w	r0, [r2, #1308]	; 0x51c

    return 0;
}
     d0e:	2000      	movs	r0, #0
     d10:	4770      	bx	lr
        conf = GPIO_PIN_CNF_PULL_Pulldown << GPIO_PIN_CNF_PULL_Pos;
     d12:	2104      	movs	r1, #4
     d14:	e7f0      	b.n	cf8 <hal_gpio_init_in+0xe>

00000d16 <hal_gpio_init_out>:
{
    NRF_GPIO_Type *port;
    int pin_index = HAL_GPIO_INDEX(pin);

    port = HAL_GPIO_PORT(pin);
    if (val) {
     d16:	b999      	cbnz	r1, d40 <hal_gpio_init_out+0x2a>
        port->OUTSET = HAL_GPIO_MASK(pin);
    } else {
        port->OUTCLR = HAL_GPIO_MASK(pin);
     d18:	2301      	movs	r3, #1
     d1a:	4083      	lsls	r3, r0
     d1c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
     d20:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
    }
    port->PIN_CNF[pin_index] = GPIO_PIN_CNF_DIR_Output |
     d24:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
     d28:	f500 73e0 	add.w	r3, r0, #448	; 0x1c0
     d2c:	2103      	movs	r1, #3
     d2e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        (GPIO_PIN_CNF_INPUT_Disconnect << GPIO_PIN_CNF_INPUT_Pos);
    port->DIRSET = HAL_GPIO_MASK(pin);
     d32:	2301      	movs	r3, #1
     d34:	fa03 f000 	lsl.w	r0, r3, r0
     d38:	f8c2 0518 	str.w	r0, [r2, #1304]	; 0x518

    return 0;
}
     d3c:	2000      	movs	r0, #0
     d3e:	4770      	bx	lr
        port->OUTSET = HAL_GPIO_MASK(pin);
     d40:	2301      	movs	r3, #1
     d42:	4083      	lsls	r3, r0
     d44:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
     d48:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
     d4c:	e7ea      	b.n	d24 <hal_gpio_init_out+0xe>

00000d4e <hal_gpio_write>:
hal_gpio_write(int pin, int val)
{
    NRF_GPIO_Type *port;

    port = HAL_GPIO_PORT(pin);
    if (val) {
     d4e:	b939      	cbnz	r1, d60 <hal_gpio_write+0x12>
        port->OUTSET = HAL_GPIO_MASK(pin);
    } else {
        port->OUTCLR = HAL_GPIO_MASK(pin);
     d50:	2301      	movs	r3, #1
     d52:	fa03 f000 	lsl.w	r0, r3, r0
     d56:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
     d5a:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    }
}
     d5e:	4770      	bx	lr
        port->OUTSET = HAL_GPIO_MASK(pin);
     d60:	2301      	movs	r3, #1
     d62:	fa03 f000 	lsl.w	r0, r3, r0
     d66:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
     d6a:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
     d6e:	4770      	bx	lr

00000d70 <hal_gpio_read>:
hal_gpio_read(int pin)
{
    NRF_GPIO_Type *port;
    port = HAL_GPIO_PORT(pin);

    return (port->DIR & HAL_GPIO_MASK(pin)) ?
     d70:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
     d74:	f8d3 2514 	ldr.w	r2, [r3, #1300]	; 0x514
     d78:	2301      	movs	r3, #1
     d7a:	4083      	lsls	r3, r0
        (port->OUT >> HAL_GPIO_INDEX(pin)) & 1UL :
     d7c:	421a      	tst	r2, r3
     d7e:	d108      	bne.n	d92 <hal_gpio_read+0x22>
        (port->IN >> HAL_GPIO_INDEX(pin)) & 1UL;
     d80:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
     d84:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
     d88:	fa23 f000 	lsr.w	r0, r3, r0
        (port->OUT >> HAL_GPIO_INDEX(pin)) & 1UL :
     d8c:	f000 0001 	and.w	r0, r0, #1
}
     d90:	4770      	bx	lr
        (port->OUT >> HAL_GPIO_INDEX(pin)) & 1UL :
     d92:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
     d96:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
     d9a:	fa23 f000 	lsr.w	r0, r3, r0
     d9e:	f000 0001 	and.w	r0, r0, #1
     da2:	4770      	bx	lr

00000da4 <nrf52_irqm_handler>:
    }

#if (MYNEWT_VAL(SPI_0_MASTER) || MYNEWT_VAL(SPI_1_MASTER) || MYNEWT_VAL(SPI_2_MASTER) || MYNEWT_VAL(SPI_3_MASTER))
static void
nrf52_irqm_handler(struct nrf52_hal_spi *spi)
{
     da4:	b538      	push	{r3, r4, r5, lr}
    NRF_SPIM_Type *spim;
    uint16_t xfr_bytes;
    uint16_t len;

    spim = spi->nhs_spi.spim;
     da6:	6905      	ldr	r5, [r0, #16]
    if (spim->EVENTS_END) {
     da8:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
     dac:	b32b      	cbz	r3, dfa <nrf52_irqm_handler+0x56>
        spim->EVENTS_END = 0;
     dae:	2300      	movs	r3, #0
     db0:	f8c5 3118 	str.w	r3, [r5, #280]	; 0x118

        /* Should not occur but if no transfer just leave  */
        if (spi->spi_xfr_flag == 0) {
     db4:	7843      	ldrb	r3, [r0, #1]
     db6:	b303      	cbz	r3, dfa <nrf52_irqm_handler+0x56>
            return;
        }

        /* Are there more bytes to send? */
        xfr_bytes = spim->TXD.AMOUNT;
     db8:	f8d5 254c 	ldr.w	r2, [r5, #1356]	; 0x54c
        spi->nhs_bytes_txd += xfr_bytes;
     dbc:	88c3      	ldrh	r3, [r0, #6]
     dbe:	fa13 f382 	uxtah	r3, r3, r2
     dc2:	b29b      	uxth	r3, r3
     dc4:	80c3      	strh	r3, [r0, #6]
        if (spi->nhs_bytes_txd < spi->nhs_buflen) {
     dc6:	8881      	ldrh	r1, [r0, #4]
     dc8:	428b      	cmp	r3, r1
     dca:	d217      	bcs.n	dfc <nrf52_irqm_handler+0x58>
     dcc:	b292      	uxth	r2, r2
            spi->nhs_txbuf += xfr_bytes;
     dce:	6984      	ldr	r4, [r0, #24]
     dd0:	4414      	add	r4, r2
     dd2:	6184      	str	r4, [r0, #24]
            len = spi->nhs_buflen - spi->nhs_bytes_txd;
     dd4:	1acb      	subs	r3, r1, r3
     dd6:	b29b      	uxth	r3, r3
            len = min(SPIM_TXD_MAXCNT_MAX, len);
     dd8:	2bff      	cmp	r3, #255	; 0xff
     dda:	bf28      	it	cs
     ddc:	23ff      	movcs	r3, #255	; 0xff
            spim->TXD.PTR = (uint32_t)spi->nhs_txbuf;
     dde:	f8c5 4544 	str.w	r4, [r5, #1348]	; 0x544
            spim->TXD.MAXCNT = len;
     de2:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548

            /* If no rxbuf, we need to set rxbuf and maxcnt to 1 */
            if (spi->nhs_rxbuf) {
     de6:	69c1      	ldr	r1, [r0, #28]
     de8:	b129      	cbz	r1, df6 <nrf52_irqm_handler+0x52>
                spi->nhs_rxbuf += xfr_bytes;
     dea:	440a      	add	r2, r1
     dec:	61c2      	str	r2, [r0, #28]
                spim->RXD.PTR    = (uint32_t)spi->nhs_rxbuf;
     dee:	f8c5 2534 	str.w	r2, [r5, #1332]	; 0x534
                spim->RXD.MAXCNT = len;
     df2:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
            }
            spim->TASKS_START = 1;
     df6:	2301      	movs	r3, #1
     df8:	612b      	str	r3, [r5, #16]
            }
            spi->spi_xfr_flag = 0;
            spim->INTENCLR = SPIM_INTENSET_END_Msk;
        }
    }
}
     dfa:	bd38      	pop	{r3, r4, r5, pc}
     dfc:	4604      	mov	r4, r0
            if (spi->txrx_cb_func) {
     dfe:	6a03      	ldr	r3, [r0, #32]
     e00:	b10b      	cbz	r3, e06 <nrf52_irqm_handler+0x62>
                spi->txrx_cb_func(spi->txrx_cb_arg, spi->nhs_buflen);
     e02:	6a40      	ldr	r0, [r0, #36]	; 0x24
     e04:	4798      	blx	r3
            spi->spi_xfr_flag = 0;
     e06:	2300      	movs	r3, #0
     e08:	7063      	strb	r3, [r4, #1]
            spim->INTENCLR = SPIM_INTENSET_END_Msk;
     e0a:	2340      	movs	r3, #64	; 0x40
     e0c:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
     e10:	e7f3      	b.n	dfa <nrf52_irqm_handler+0x56>
	...

00000e14 <nrf52_spi0_irq_handler>:

/* Interrupt handlers for SPI ports */
#if MYNEWT_VAL(SPI_0_MASTER) || MYNEWT_VAL(SPI_0_SLAVE)
void
nrf52_spi0_irq_handler(void)
{
     e14:	b508      	push	{r3, lr}
    os_trace_isr_enter();
    if (nrf52_hal_spi0.spi_type == HAL_SPI_TYPE_MASTER) {
     e16:	4b04      	ldr	r3, [pc, #16]	; (e28 <nrf52_spi0_irq_handler+0x14>)
     e18:	781b      	ldrb	r3, [r3, #0]
     e1a:	b103      	cbz	r3, e1e <nrf52_spi0_irq_handler+0xa>
#if MYNEWT_VAL(SPI_0_SLAVE)
        nrf52_irqs_handler(&nrf52_hal_spi0);
#endif
    }
    os_trace_isr_exit();
}
     e1c:	bd08      	pop	{r3, pc}
        nrf52_irqm_handler(&nrf52_hal_spi0);
     e1e:	4802      	ldr	r0, [pc, #8]	; (e28 <nrf52_spi0_irq_handler+0x14>)
     e20:	f7ff ffc0 	bl	da4 <nrf52_irqm_handler>
}
     e24:	e7fa      	b.n	e1c <nrf52_spi0_irq_handler+0x8>
     e26:	bf00      	nop
     e28:	20000160 	.word	0x20000160

00000e2c <hal_spi_stop_transfer>:
#endif

static void
hal_spi_stop_transfer(NRF_SPIM_Type *spim)
{
    spim->TASKS_STOP = 1;
     e2c:	2301      	movs	r3, #1
     e2e:	6143      	str	r3, [r0, #20]
    while (!spim->EVENTS_STOPPED) {}
     e30:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
     e34:	2b00      	cmp	r3, #0
     e36:	d0fb      	beq.n	e30 <hal_spi_stop_transfer+0x4>
    spim->EVENTS_STOPPED = 0;
     e38:	2300      	movs	r3, #0
     e3a:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
}
     e3e:	4770      	bx	lr

00000e40 <hal_spi_config_slave>:
}

static int
hal_spi_config_slave(struct nrf52_hal_spi *spi,
                     struct hal_spi_settings *settings)
{
     e40:	b410      	push	{r4}
    int rc;
    uint32_t nrf_config;
    NRF_SPIS_Type *spis;

    spis = spi->nhs_spi.spis;
     e42:	6902      	ldr	r2, [r0, #16]

    rc = 0;
    switch (settings->data_mode) {
     e44:	780b      	ldrb	r3, [r1, #0]
     e46:	2b03      	cmp	r3, #3
     e48:	d80c      	bhi.n	e64 <hal_spi_config_slave+0x24>
     e4a:	e8df f003 	tbb	[pc, r3]
     e4e:	0e02      	.short	0x0e02
     e50:	0805      	.short	0x0805
        case HAL_SPI_MODE0:
            nrf_config = (SPIS_CONFIG_CPOL_ActiveHigh << SPIS_CONFIG_CPOL_Pos) |
     e52:	2300      	movs	r3, #0
    rc = 0;
     e54:	4618      	mov	r0, r3
     e56:	e00a      	b.n	e6e <hal_spi_config_slave+0x2e>
        case HAL_SPI_MODE1:
            nrf_config = (SPIS_CONFIG_CPOL_ActiveHigh << SPIS_CONFIG_CPOL_Pos) |
                         (SPIS_CONFIG_CPHA_Trailing << SPIS_CONFIG_CPHA_Pos);
            break;
        case HAL_SPI_MODE2:
            nrf_config = (SPIS_CONFIG_CPOL_ActiveLow << SPIS_CONFIG_CPOL_Pos) |
     e58:	2304      	movs	r3, #4
    rc = 0;
     e5a:	2000      	movs	r0, #0
                         (SPIS_CONFIG_CPHA_Leading << SPIS_CONFIG_CPHA_Pos);
            break;
     e5c:	e007      	b.n	e6e <hal_spi_config_slave+0x2e>
        case HAL_SPI_MODE3:
            nrf_config = (SPIS_CONFIG_CPOL_ActiveLow << SPIS_CONFIG_CPOL_Pos) |
     e5e:	2306      	movs	r3, #6
    rc = 0;
     e60:	2000      	movs	r0, #0
                         (SPIS_CONFIG_CPHA_Trailing << SPIS_CONFIG_CPHA_Pos);
            break;
     e62:	e004      	b.n	e6e <hal_spi_config_slave+0x2e>
        default:
            nrf_config = 0;
     e64:	2300      	movs	r3, #0
            rc = EINVAL;
     e66:	2016      	movs	r0, #22
            break;
     e68:	e001      	b.n	e6e <hal_spi_config_slave+0x2e>
            nrf_config = (SPIS_CONFIG_CPOL_ActiveHigh << SPIS_CONFIG_CPOL_Pos) |
     e6a:	2302      	movs	r3, #2
    rc = 0;
     e6c:	2000      	movs	r0, #0
    }

    if (settings->data_order == HAL_SPI_LSB_FIRST) {
     e6e:	784c      	ldrb	r4, [r1, #1]
     e70:	2c01      	cmp	r4, #1
     e72:	d005      	beq.n	e80 <hal_spi_config_slave+0x40>
        nrf_config |= SPIS_CONFIG_ORDER_LsbFirst;
    }
    spis->CONFIG = nrf_config;
     e74:	f8c2 3554 	str.w	r3, [r2, #1364]	; 0x554

    /* Only 8-bit word sizes supported. */
    switch (settings->word_size) {
     e78:	788b      	ldrb	r3, [r1, #2]
     e7a:	b923      	cbnz	r3, e86 <hal_spi_config_slave+0x46>
            rc = EINVAL;
            break;
    }

    return rc;
}
     e7c:	bc10      	pop	{r4}
     e7e:	4770      	bx	lr
        nrf_config |= SPIS_CONFIG_ORDER_LsbFirst;
     e80:	f043 0301 	orr.w	r3, r3, #1
     e84:	e7f6      	b.n	e74 <hal_spi_config_slave+0x34>
            rc = EINVAL;
     e86:	2016      	movs	r0, #22
    return rc;
     e88:	e7f8      	b.n	e7c <hal_spi_config_slave+0x3c>
	...

00000e8c <hal_spi_init_master>:

static int
hal_spi_init_master(struct nrf52_hal_spi *spi,
                    struct nrf52_hal_spi_cfg *cfg,
                    nrf52_spi_irq_handler_t handler)
{
     e8c:	b430      	push	{r4, r5}
    NRF_GPIO_Type *port;
    uint32_t pin;

    /*  Configure MOSI */
    port = HAL_GPIO_PORT(cfg->mosi_pin);
    pin = HAL_GPIO_INDEX(cfg->mosi_pin);
     e8e:	784b      	ldrb	r3, [r1, #1]
    port->OUTCLR = (1UL << pin);
     e90:	2501      	movs	r5, #1
     e92:	409d      	lsls	r5, r3
     e94:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
     e98:	f8c4 550c 	str.w	r5, [r4, #1292]	; 0x50c
    port->PIN_CNF[pin] =
     e9c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
     ea0:	2503      	movs	r5, #3
     ea2:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
        ((uint32_t)GPIO_PIN_CNF_DIR_Output << GPIO_PIN_CNF_DIR_Pos) |
        ((uint32_t)GPIO_PIN_CNF_INPUT_Disconnect << GPIO_PIN_CNF_INPUT_Pos);

    /* Configure MISO */
    port = HAL_GPIO_PORT(cfg->miso_pin);
    pin = HAL_GPIO_INDEX(cfg->miso_pin);
     ea6:	788b      	ldrb	r3, [r1, #2]
    port->PIN_CNF[pin] =
     ea8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
     eac:	2500      	movs	r5, #0
     eae:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
        ((uint32_t)GPIO_PIN_CNF_DIR_Input << GPIO_PIN_CNF_DIR_Pos) |
        ((uint32_t)GPIO_PIN_CNF_INPUT_Connect << GPIO_PIN_CNF_INPUT_Pos);

    spim = (NRF_SPIM_Type *)spi->nhs_spi.spim;
     eb2:	6903      	ldr	r3, [r0, #16]
    spim->PSEL.SCK = cfg->sck_pin;
     eb4:	780c      	ldrb	r4, [r1, #0]
     eb6:	f8c3 4508 	str.w	r4, [r3, #1288]	; 0x508
    spim->PSEL.MOSI = cfg->mosi_pin;
     eba:	784c      	ldrb	r4, [r1, #1]
     ebc:	f8c3 450c 	str.w	r4, [r3, #1292]	; 0x50c
    spim->PSEL.MISO = cfg->miso_pin;
     ec0:	7889      	ldrb	r1, [r1, #2]
     ec2:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510

    spim->INTENCLR = NRF_SPI_IRQ_DISABLE_ALL;
     ec6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     eca:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    NVIC_SetVector(spi->irq_num, (uint32_t)handler);
     ece:	f990 3014 	ldrsb.w	r3, [r0, #20]
  uint32_t vectors = (uint32_t )SCB->VTOR;
     ed2:	4919      	ldr	r1, [pc, #100]	; (f38 <hal_spi_init_master+0xac>)
     ed4:	6889      	ldr	r1, [r1, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
     ed6:	3310      	adds	r3, #16
     ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    NVIC_SetPriority(spi->irq_num, (1 << __NVIC_PRIO_BITS) - 1);
     edc:	f990 3014 	ldrsb.w	r3, [r0, #20]
  if ((int32_t)(IRQn) >= 0)
     ee0:	42ab      	cmp	r3, r5
     ee2:	db22      	blt.n	f2a <hal_spi_init_master+0x9e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     ee4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
     ee8:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
     eec:	22e0      	movs	r2, #224	; 0xe0
     eee:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    NVIC_ClearPendingIRQ(spi->irq_num);
     ef2:	f990 3014 	ldrsb.w	r3, [r0, #20]
  if ((int32_t)(IRQn) >= 0)
     ef6:	2b00      	cmp	r3, #0
     ef8:	db08      	blt.n	f0c <hal_spi_init_master+0x80>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     efa:	f003 011f 	and.w	r1, r3, #31
     efe:	095b      	lsrs	r3, r3, #5
     f00:	2201      	movs	r2, #1
     f02:	408a      	lsls	r2, r1
     f04:	3360      	adds	r3, #96	; 0x60
     f06:	490d      	ldr	r1, [pc, #52]	; (f3c <hal_spi_init_master+0xb0>)
     f08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    NVIC_EnableIRQ(spi->irq_num);
     f0c:	f990 3014 	ldrsb.w	r3, [r0, #20]
  if ((int32_t)(IRQn) >= 0)
     f10:	2b00      	cmp	r3, #0
     f12:	db07      	blt.n	f24 <hal_spi_init_master+0x98>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     f14:	f003 011f 	and.w	r1, r3, #31
     f18:	095b      	lsrs	r3, r3, #5
     f1a:	2201      	movs	r2, #1
     f1c:	408a      	lsls	r2, r1
     f1e:	4907      	ldr	r1, [pc, #28]	; (f3c <hal_spi_init_master+0xb0>)
     f20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    return 0;
}
     f24:	2000      	movs	r0, #0
     f26:	bc30      	pop	{r4, r5}
     f28:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     f2a:	f003 030f 	and.w	r3, r3, #15
     f2e:	4a04      	ldr	r2, [pc, #16]	; (f40 <hal_spi_init_master+0xb4>)
     f30:	441a      	add	r2, r3
     f32:	23e0      	movs	r3, #224	; 0xe0
     f34:	7613      	strb	r3, [r2, #24]
     f36:	e7dc      	b.n	ef2 <hal_spi_init_master+0x66>
     f38:	e000ed00 	.word	0xe000ed00
     f3c:	e000e100 	.word	0xe000e100
     f40:	e000ecfc 	.word	0xe000ecfc

00000f44 <hal_spi_config_master>:
{
     f44:	b410      	push	{r4}
    spim = spi->nhs_spi.spim;
     f46:	6902      	ldr	r2, [r0, #16]
    memcpy(&spi->spi_cfg, settings, sizeof(*settings));
     f48:	680c      	ldr	r4, [r1, #0]
     f4a:	684b      	ldr	r3, [r1, #4]
     f4c:	6084      	str	r4, [r0, #8]
     f4e:	60c3      	str	r3, [r0, #12]
    pin = spim->PSEL.SCK & SPIM_PSEL_SCK_PIN_Msk;
     f50:	f8d2 3508 	ldr.w	r3, [r2, #1288]	; 0x508
     f54:	f003 031f 	and.w	r3, r3, #31
    if (settings->data_mode <= HAL_SPI_MODE1) {
     f58:	7808      	ldrb	r0, [r1, #0]
     f5a:	2801      	cmp	r0, #1
     f5c:	d916      	bls.n	f8c <hal_spi_config_master+0x48>
        port->OUTSET = (1UL << pin);
     f5e:	2001      	movs	r0, #1
     f60:	4098      	lsls	r0, r3
     f62:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
     f66:	f8c4 0508 	str.w	r0, [r4, #1288]	; 0x508
    port->PIN_CNF[pin] =
     f6a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
     f6e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
     f72:	2403      	movs	r4, #3
     f74:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
    switch (settings->word_size) {
     f78:	788b      	ldrb	r3, [r1, #2]
     f7a:	b973      	cbnz	r3, f9a <hal_spi_config_master+0x56>
    rc = 0;
     f7c:	2000      	movs	r0, #0
    switch (settings->data_mode) {
     f7e:	780b      	ldrb	r3, [r1, #0]
     f80:	2b03      	cmp	r3, #3
     f82:	d812      	bhi.n	faa <hal_spi_config_master+0x66>
     f84:	e8df f003 	tbb	[pc, r3]
     f88:	0f0d140b 	.word	0x0f0d140b
        port->OUTCLR = (1UL << pin);
     f8c:	2001      	movs	r0, #1
     f8e:	4098      	lsls	r0, r3
     f90:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
     f94:	f8c4 050c 	str.w	r0, [r4, #1292]	; 0x50c
     f98:	e7e7      	b.n	f6a <hal_spi_config_master+0x26>
            rc = EINVAL;
     f9a:	2016      	movs	r0, #22
     f9c:	e7ef      	b.n	f7e <hal_spi_config_master+0x3a>
            nrf_config = (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
     f9e:	2300      	movs	r3, #0
     fa0:	e007      	b.n	fb2 <hal_spi_config_master+0x6e>
            nrf_config = (SPIM_CONFIG_CPOL_ActiveLow << SPIM_CONFIG_CPOL_Pos) |
     fa2:	2304      	movs	r3, #4
            break;
     fa4:	e005      	b.n	fb2 <hal_spi_config_master+0x6e>
            nrf_config = (SPIM_CONFIG_CPOL_ActiveLow << SPIM_CONFIG_CPOL_Pos) |
     fa6:	2306      	movs	r3, #6
            break;
     fa8:	e003      	b.n	fb2 <hal_spi_config_master+0x6e>
            nrf_config = 0;
     faa:	2300      	movs	r3, #0
            rc = EINVAL;
     fac:	2016      	movs	r0, #22
            break;
     fae:	e000      	b.n	fb2 <hal_spi_config_master+0x6e>
            nrf_config = (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
     fb0:	2302      	movs	r3, #2
    if (settings->data_order == HAL_SPI_LSB_FIRST) {
     fb2:	784c      	ldrb	r4, [r1, #1]
     fb4:	2c01      	cmp	r4, #1
     fb6:	d010      	beq.n	fda <hal_spi_config_master+0x96>
    spim->CONFIG = nrf_config;
     fb8:	f8c2 3554 	str.w	r3, [r2, #1364]	; 0x554
    switch (settings->baudrate) {
     fbc:	684b      	ldr	r3, [r1, #4]
     fbe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
     fc2:	d022      	beq.n	100a <hal_spi_config_master+0xc6>
     fc4:	d80c      	bhi.n	fe0 <hal_spi_config_master+0x9c>
     fc6:	2bfa      	cmp	r3, #250	; 0xfa
     fc8:	d028      	beq.n	101c <hal_spi_config_master+0xd8>
     fca:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
     fce:	d019      	beq.n	1004 <hal_spi_config_master+0xc0>
     fd0:	2b7d      	cmp	r3, #125	; 0x7d
     fd2:	d011      	beq.n	ff8 <hal_spi_config_master+0xb4>
            frequency = 0;
     fd4:	2300      	movs	r3, #0
            rc = EINVAL;
     fd6:	2016      	movs	r0, #22
            break;
     fd8:	e010      	b.n	ffc <hal_spi_config_master+0xb8>
        nrf_config |= SPIM_CONFIG_ORDER_LsbFirst;
     fda:	f043 0301 	orr.w	r3, r3, #1
     fde:	e7eb      	b.n	fb8 <hal_spi_config_master+0x74>
    switch (settings->baudrate) {
     fe0:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
     fe4:	d014      	beq.n	1010 <hal_spi_config_master+0xcc>
     fe6:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
     fea:	d014      	beq.n	1016 <hal_spi_config_master+0xd2>
     fec:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
     ff0:	d1f0      	bne.n	fd4 <hal_spi_config_master+0x90>
            frequency = SPIM_FREQUENCY_FREQUENCY_M2;
     ff2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
            break;
     ff6:	e001      	b.n	ffc <hal_spi_config_master+0xb8>
            frequency = SPIM_FREQUENCY_FREQUENCY_K125;
     ff8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    spim->FREQUENCY = frequency;
     ffc:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
}
    1000:	bc10      	pop	{r4}
    1002:	4770      	bx	lr
            frequency = SPIM_FREQUENCY_FREQUENCY_K500;
    1004:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
            break;
    1008:	e7f8      	b.n	ffc <hal_spi_config_master+0xb8>
            frequency = SPIM_FREQUENCY_FREQUENCY_M1;
    100a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            break;
    100e:	e7f5      	b.n	ffc <hal_spi_config_master+0xb8>
            frequency = SPIM_FREQUENCY_FREQUENCY_M4;
    1010:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
            break;
    1014:	e7f2      	b.n	ffc <hal_spi_config_master+0xb8>
            frequency = SPIM_FREQUENCY_FREQUENCY_M8;
    1016:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
            break;
    101a:	e7ef      	b.n	ffc <hal_spi_config_master+0xb8>
            frequency = SPIM_FREQUENCY_FREQUENCY_K250;
    101c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    1020:	e7ec      	b.n	ffc <hal_spi_config_master+0xb8>
	...

00001024 <hal_spi_config>:
{
    int rc;
    struct nrf52_hal_spi *spi;
    NRF_SPIM_Type *spim;

    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    1024:	2803      	cmp	r0, #3
    1026:	dc10      	bgt.n	104a <hal_spi_config+0x26>
{
    1028:	b508      	push	{r3, lr}
    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    102a:	4b0b      	ldr	r3, [pc, #44]	; (1058 <hal_spi_config+0x34>)
    102c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    1030:	b168      	cbz	r0, 104e <hal_spi_config+0x2a>

    /*
     * This looks odd, but the ENABLE register is in the same location for
     * SPIM, SPI and SPIS
     */
    spim = spi->nhs_spi.spim;
    1032:	6903      	ldr	r3, [r0, #16]
    if (spim->ENABLE != 0) {
    1034:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
    1038:	b95b      	cbnz	r3, 1052 <hal_spi_config+0x2e>
        return -1;
    }

    if (spi->spi_type  == HAL_SPI_TYPE_MASTER) {
    103a:	7803      	ldrb	r3, [r0, #0]
    103c:	b113      	cbz	r3, 1044 <hal_spi_config+0x20>
        rc = hal_spi_config_master(spi, settings);
    } else {
        rc = hal_spi_config_slave(spi, settings);
    103e:	f7ff feff 	bl	e40 <hal_spi_config_slave>
    }

err:
    return (rc);
}
    1042:	bd08      	pop	{r3, pc}
        rc = hal_spi_config_master(spi, settings);
    1044:	f7ff ff7e 	bl	f44 <hal_spi_config_master>
    1048:	e7fb      	b.n	1042 <hal_spi_config+0x1e>
    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    104a:	2016      	movs	r0, #22
}
    104c:	4770      	bx	lr
    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    104e:	2016      	movs	r0, #22
    1050:	e7f7      	b.n	1042 <hal_spi_config+0x1e>
        return -1;
    1052:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1056:	e7f4      	b.n	1042 <hal_spi_config+0x1e>
    1058:	000052e4 	.word	0x000052e4

0000105c <hal_spi_enable>:
    int rc;
    NRF_SPIS_Type *spis;
    NRF_SPI_Type *nrf_spi;
    struct nrf52_hal_spi *spi;

    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    105c:	2803      	cmp	r0, #3
    105e:	dc1b      	bgt.n	1098 <hal_spi_enable+0x3c>
    1060:	4b10      	ldr	r3, [pc, #64]	; (10a4 <hal_spi_enable+0x48>)
    1062:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    1066:	b1cb      	cbz	r3, 109c <hal_spi_enable+0x40>

    if (spi->spi_type  == HAL_SPI_TYPE_MASTER) {
    1068:	781a      	ldrb	r2, [r3, #0]
    106a:	b17a      	cbz	r2, 108c <hal_spi_enable+0x30>
        /* For now, enable this in normal SPI mode (not spim) */
        nrf_spi = (NRF_SPI_Type *)spi->nhs_spi.spim;
        nrf_spi->ENABLE = (SPI_ENABLE_ENABLE_Enabled << SPI_ENABLE_ENABLE_Pos);
    } else {
        if (spi->txrx_cb_func == NULL) {
    106c:	6a1a      	ldr	r2, [r3, #32]
    106e:	b1ba      	cbz	r2, 10a0 <hal_spi_enable+0x44>
            rc = EINVAL;
            goto err;
        }

        spis = spi->nhs_spi.spis;
    1070:	691b      	ldr	r3, [r3, #16]
        spis->EVENTS_END = 0;
    1072:	2000      	movs	r0, #0
    1074:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
        spis->EVENTS_ACQUIRED = 0;
    1078:	f8c3 0128 	str.w	r0, [r3, #296]	; 0x128
        spis->INTENSET = SPIS_INTENSET_END_Msk | SPIS_INTENSET_ACQUIRED_Msk;
    107c:	f240 4202 	movw	r2, #1026	; 0x402
    1080:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
        spis->ENABLE = (SPIS_ENABLE_ENABLE_Enabled << SPIS_ENABLE_ENABLE_Pos);
    1084:	2202      	movs	r2, #2
    1086:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    108a:	4770      	bx	lr
        nrf_spi = (NRF_SPI_Type *)spi->nhs_spi.spim;
    108c:	691b      	ldr	r3, [r3, #16]
        nrf_spi->ENABLE = (SPI_ENABLE_ENABLE_Enabled << SPI_ENABLE_ENABLE_Pos);
    108e:	2201      	movs	r2, #1
    1090:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    }
    rc = 0;
    1094:	2000      	movs	r0, #0
    1096:	4770      	bx	lr
    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    1098:	2016      	movs	r0, #22
    109a:	4770      	bx	lr
    109c:	2016      	movs	r0, #22
    109e:	4770      	bx	lr
            rc = EINVAL;
    10a0:	2016      	movs	r0, #22

err:
    return rc;
}
    10a2:	4770      	bx	lr
    10a4:	000052e4 	.word	0x000052e4

000010a8 <hal_spi_disable>:
    int rc;
    NRF_SPIS_Type *spis;
    NRF_SPIM_Type *spim;
    struct nrf52_hal_spi *spi;

    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    10a8:	2803      	cmp	r0, #3
    10aa:	dc2a      	bgt.n	1102 <hal_spi_disable+0x5a>
{
    10ac:	b538      	push	{r3, r4, r5, lr}
    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    10ae:	4b17      	ldr	r3, [pc, #92]	; (110c <hal_spi_disable+0x64>)
    10b0:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    10b4:	b33c      	cbz	r4, 1106 <hal_spi_disable+0x5e>

    if (spi->spi_type  == HAL_SPI_TYPE_MASTER) {
    10b6:	7823      	ldrb	r3, [r4, #0]
    10b8:	b9ab      	cbnz	r3, 10e6 <hal_spi_disable+0x3e>
        spim = spi->nhs_spi.spim;
    10ba:	6925      	ldr	r5, [r4, #16]
        spim->INTENCLR = NRF_SPI_IRQ_DISABLE_ALL;
    10bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    10c0:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308

        if (spi->spi_xfr_flag) {
    10c4:	7863      	ldrb	r3, [r4, #1]
    10c6:	b943      	cbnz	r3, 10da <hal_spi_disable+0x32>
            hal_spi_stop_transfer(spim);
            spi->spi_xfr_flag = 0;
        }
        spim->ENABLE = 0;
    10c8:	2300      	movs	r3, #0
    10ca:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
        spis->EVENTS_ACQUIRED = 0;
        spis->ENABLE = 0;
        spi->slave_state = HAL_SPI_SLAVE_STATE_IDLE;
    }

    spi->nhs_txbuf = NULL;
    10ce:	2000      	movs	r0, #0
    10d0:	61a0      	str	r0, [r4, #24]
    spi->nhs_rxbuf = NULL;
    10d2:	61e0      	str	r0, [r4, #28]
    spi->nhs_buflen = 0;
    10d4:	80a0      	strh	r0, [r4, #4]
    spi->nhs_bytes_txd = 0;
    10d6:	80e0      	strh	r0, [r4, #6]

    rc = 0;

err:
    return rc;
}
    10d8:	bd38      	pop	{r3, r4, r5, pc}
            hal_spi_stop_transfer(spim);
    10da:	4628      	mov	r0, r5
    10dc:	f7ff fea6 	bl	e2c <hal_spi_stop_transfer>
            spi->spi_xfr_flag = 0;
    10e0:	2300      	movs	r3, #0
    10e2:	7063      	strb	r3, [r4, #1]
    10e4:	e7f0      	b.n	10c8 <hal_spi_disable+0x20>
        spis = spi->nhs_spi.spis;
    10e6:	6922      	ldr	r2, [r4, #16]
        spis->INTENCLR = NRF_SPI_IRQ_DISABLE_ALL;
    10e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    10ec:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
        spis->EVENTS_END = 0;
    10f0:	2300      	movs	r3, #0
    10f2:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
        spis->EVENTS_ACQUIRED = 0;
    10f6:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128
        spis->ENABLE = 0;
    10fa:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
        spi->slave_state = HAL_SPI_SLAVE_STATE_IDLE;
    10fe:	70e3      	strb	r3, [r4, #3]
    1100:	e7e5      	b.n	10ce <hal_spi_disable+0x26>
    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    1102:	2016      	movs	r0, #22
}
    1104:	4770      	bx	lr
    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    1106:	2016      	movs	r0, #22
    return rc;
    1108:	e7e6      	b.n	10d8 <hal_spi_disable+0x30>
    110a:	bf00      	nop
    110c:	000052e4 	.word	0x000052e4

00001110 <hal_spi_init>:
    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    1110:	2803      	cmp	r0, #3
    1112:	dc1d      	bgt.n	1150 <hal_spi_init+0x40>
{
    1114:	b538      	push	{r3, r4, r5, lr}
    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    1116:	4b13      	ldr	r3, [pc, #76]	; (1164 <hal_spi_init+0x54>)
    1118:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    111c:	b1d4      	cbz	r4, 1154 <hal_spi_init+0x44>
    if (cfg == NULL) {
    111e:	b1d9      	cbz	r1, 1158 <hal_spi_init+0x48>
    if ((spi_type != HAL_SPI_TYPE_MASTER) && (spi_type != HAL_SPI_TYPE_SLAVE)) {
    1120:	2a01      	cmp	r2, #1
    1122:	d81b      	bhi.n	115c <hal_spi_init+0x4c>
    spi->spi_type = spi_type;
    1124:	7022      	strb	r2, [r4, #0]
    if (spi_num == 0) {
    1126:	b9d8      	cbnz	r0, 1160 <hal_spi_init+0x50>
    1128:	460d      	mov	r5, r1
        spi->irq_num = SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn;
    112a:	2303      	movs	r3, #3
    112c:	7523      	strb	r3, [r4, #20]
        if (spi_type == HAL_SPI_TYPE_MASTER) {
    112e:	b94a      	cbnz	r2, 1144 <hal_spi_init+0x34>
            spi->nhs_spi.spim = NRF_SPIM0;
    1130:	4b0d      	ldr	r3, [pc, #52]	; (1168 <hal_spi_init+0x58>)
    1132:	6123      	str	r3, [r4, #16]
    hal_spi_disable(spi_num);
    1134:	f7ff ffb8 	bl	10a8 <hal_spi_disable>
        rc = hal_spi_init_master(spi, (struct nrf52_hal_spi_cfg *)cfg,
    1138:	4a0c      	ldr	r2, [pc, #48]	; (116c <hal_spi_init+0x5c>)
    113a:	4629      	mov	r1, r5
    113c:	4620      	mov	r0, r4
    113e:	f7ff fea5 	bl	e8c <hal_spi_init_master>
    1142:	e00c      	b.n	115e <hal_spi_init+0x4e>
            assert(0);
    1144:	2300      	movs	r3, #0
    1146:	461a      	mov	r2, r3
    1148:	4619      	mov	r1, r3
    114a:	4618      	mov	r0, r3
    114c:	f000 faf6 	bl	173c <__assert_func>
    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    1150:	2016      	movs	r0, #22
}
    1152:	4770      	bx	lr
    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    1154:	2016      	movs	r0, #22
    1156:	e002      	b.n	115e <hal_spi_init+0x4e>
    rc = EINVAL;
    1158:	2016      	movs	r0, #22
    115a:	e000      	b.n	115e <hal_spi_init+0x4e>
    115c:	2016      	movs	r0, #22
}
    115e:	bd38      	pop	{r3, r4, r5, pc}
    rc = EINVAL;
    1160:	2016      	movs	r0, #22
    return (rc);
    1162:	e7fc      	b.n	115e <hal_spi_init+0x4e>
    1164:	000052e4 	.word	0x000052e4
    1168:	40003000 	.word	0x40003000
    116c:	00000e15 	.word	0x00000e15

00001170 <hal_spi_tx_val>:
    int rc;
    uint16_t retval;
    NRF_SPI_Type *spi;
    struct nrf52_hal_spi *hal_spi;

    NRF52_HAL_SPI_RESOLVE(spi_num, hal_spi);
    1170:	2803      	cmp	r0, #3
    1172:	dc17      	bgt.n	11a4 <hal_spi_tx_val+0x34>
    1174:	4b0f      	ldr	r3, [pc, #60]	; (11b4 <hal_spi_tx_val+0x44>)
    1176:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    117a:	b1ab      	cbz	r3, 11a8 <hal_spi_tx_val+0x38>

    if (hal_spi->spi_type  == HAL_SPI_TYPE_MASTER) {
    117c:	781a      	ldrb	r2, [r3, #0]
    117e:	b9aa      	cbnz	r2, 11ac <hal_spi_tx_val+0x3c>
        spi = (NRF_SPI_Type *)hal_spi->nhs_spi.spim;
    1180:	691a      	ldr	r2, [r3, #16]
        spi->EVENTS_READY = 0;
    1182:	2300      	movs	r3, #0
    1184:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
        spi->TXD = (uint8_t)val;
    1188:	b2c9      	uxtb	r1, r1
    118a:	f8c2 151c 	str.w	r1, [r2, #1308]	; 0x51c
        while (!spi->EVENTS_READY) {}
    118e:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
    1192:	2b00      	cmp	r3, #0
    1194:	d0fb      	beq.n	118e <hal_spi_tx_val+0x1e>
        spi->EVENTS_READY = 0;
    1196:	2300      	movs	r3, #0
    1198:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
        retval = (uint16_t)spi->RXD;
    119c:	f8d2 0518 	ldr.w	r0, [r2, #1304]	; 0x518
    11a0:	b280      	uxth	r0, r0
    11a2:	4770      	bx	lr
    }

    return retval;

err:
    return rc;
    11a4:	2016      	movs	r0, #22
    11a6:	4770      	bx	lr
    11a8:	2016      	movs	r0, #22
    11aa:	4770      	bx	lr
        retval = 0xFFFF;
    11ac:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
    11b0:	4770      	bx	lr
    11b2:	bf00      	nop
    11b4:	000052e4 	.word	0x000052e4

000011b8 <hal_spi_set_txrx_cb>:
{
    int rc;
    NRF_SPIM_Type *spim;
    struct nrf52_hal_spi *spi;

    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    11b8:	2803      	cmp	r0, #3
    11ba:	dc0a      	bgt.n	11d2 <hal_spi_set_txrx_cb+0x1a>
    11bc:	4b08      	ldr	r3, [pc, #32]	; (11e0 <hal_spi_set_txrx_cb+0x28>)
    11be:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    11c2:	b143      	cbz	r3, 11d6 <hal_spi_set_txrx_cb+0x1e>

    /*
     * This looks odd, but the ENABLE register is in the same location for
     * SPIM, SPI and SPIS
     */
    spim = spi->nhs_spi.spim;
    11c4:	6918      	ldr	r0, [r3, #16]
    if (spim->ENABLE != 0) {
    11c6:	f8d0 0500 	ldr.w	r0, [r0, #1280]	; 0x500
    11ca:	b930      	cbnz	r0, 11da <hal_spi_set_txrx_cb+0x22>
        rc = -1;
    } else {
        spi->txrx_cb_func = txrx_cb;
    11cc:	6219      	str	r1, [r3, #32]
        spi->txrx_cb_arg = arg;
    11ce:	625a      	str	r2, [r3, #36]	; 0x24
    11d0:	4770      	bx	lr
    NRF52_HAL_SPI_RESOLVE(spi_num, spi);
    11d2:	2016      	movs	r0, #22
    11d4:	4770      	bx	lr
    11d6:	2016      	movs	r0, #22
    11d8:	4770      	bx	lr
        rc = -1;
    11da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
        rc = 0;
    }

err:
    return rc;
}
    11de:	4770      	bx	lr
    11e0:	000052e4 	.word	0x000052e4

000011e4 <hal_spi_txrx>:
    NRF_SPI_Type *spi;
    NRF_SPIM_Type *spim;
    struct nrf52_hal_spi *hal_spi;

    rc = EINVAL;
    if (!len) {
    11e4:	2b00      	cmp	r3, #0
    11e6:	d046      	beq.n	1276 <hal_spi_txrx+0x92>
{
    11e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    11ea:	460d      	mov	r5, r1
    11ec:	4617      	mov	r7, r2
    11ee:	461e      	mov	r6, r3
        goto err;
    }

    NRF52_HAL_SPI_RESOLVE(spi_num, hal_spi);
    11f0:	2803      	cmp	r0, #3
    11f2:	dc42      	bgt.n	127a <hal_spi_txrx+0x96>
    11f4:	4b25      	ldr	r3, [pc, #148]	; (128c <hal_spi_txrx+0xa8>)
    11f6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    11fa:	2b00      	cmp	r3, #0
    11fc:	d03f      	beq.n	127e <hal_spi_txrx+0x9a>

    if (hal_spi->spi_type  == HAL_SPI_TYPE_MASTER) {
    11fe:	781a      	ldrb	r2, [r3, #0]
    1200:	2a00      	cmp	r2, #0
    1202:	d13e      	bne.n	1282 <hal_spi_txrx+0x9e>
        /* Must have a txbuf for master! */
        if (txbuf == NULL) {
    1204:	2900      	cmp	r1, #0
    1206:	d03e      	beq.n	1286 <hal_spi_txrx+0xa2>

        /*
         * If SPIM is enabled, we want to stop, disable, then enable
         * the legacy SPI interface.
         */
        spim = hal_spi->nhs_spi.spim;
    1208:	691c      	ldr	r4, [r3, #16]
        enabled = spim->ENABLE;
    120a:	f8d4 3500 	ldr.w	r3, [r4, #1280]	; 0x500
        if (enabled == SPIM_ENABLE_ENABLE_Enabled) {
    120e:	2b07      	cmp	r3, #7
    1210:	d004      	beq.n	121c <hal_spi_txrx+0x38>
            hal_spi_disable(spi_num);
            enabled = 0;
        }

        spi = (NRF_SPI_Type *)spim;
        if (enabled == 0) {
    1212:	b95b      	cbnz	r3, 122c <hal_spi_txrx+0x48>
            spi->ENABLE = (SPI_ENABLE_ENABLE_Enabled << SPI_ENABLE_ENABLE_Pos);
    1214:	2301      	movs	r3, #1
    1216:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    121a:	e007      	b.n	122c <hal_spi_txrx+0x48>
            hal_spi_disable(spi_num);
    121c:	f7ff ff44 	bl	10a8 <hal_spi_disable>
    1220:	e7f8      	b.n	1214 <hal_spi_txrx+0x30>
        }

        while (spi->EVENTS_READY) {
            rxval = (uint8_t)spi->RXD;
    1222:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
            spi->EVENTS_READY = 0;
    1226:	2300      	movs	r3, #0
    1228:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
        while (spi->EVENTS_READY) {
    122c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
    1230:	2b00      	cmp	r3, #0
    1232:	d1f6      	bne.n	1222 <hal_spi_txrx+0x3e>
        }
        txd = (uint8_t *)txbuf;
        spi->TXD = *txd;
    1234:	782b      	ldrb	r3, [r5, #0]
    1236:	f8c4 351c 	str.w	r3, [r4, #1308]	; 0x51c

        txcnt = len - 1;
    123a:	1e71      	subs	r1, r6, #1
        rxd = (uint8_t *)rxbuf;
    123c:	4638      	mov	r0, r7
        for (i = 0; i < len; ++i) {
    123e:	2200      	movs	r2, #0
    1240:	e00d      	b.n	125e <hal_spi_txrx+0x7a>
            if (txcnt) {
                ++txd;
                spi->TXD = *txd;
                --txcnt;
            }
            while (!spi->EVENTS_READY) {}
    1242:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
    1246:	2b00      	cmp	r3, #0
    1248:	d0fb      	beq.n	1242 <hal_spi_txrx+0x5e>
            spi->EVENTS_READY = 0;
    124a:	2300      	movs	r3, #0
    124c:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
            rxval = (uint8_t)spi->RXD;
    1250:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
    1254:	b2db      	uxtb	r3, r3
            if (rxbuf) {
    1256:	b10f      	cbz	r7, 125c <hal_spi_txrx+0x78>
                *rxd = rxval;
    1258:	f800 3b01 	strb.w	r3, [r0], #1
        for (i = 0; i < len; ++i) {
    125c:	3201      	adds	r2, #1
    125e:	42b2      	cmp	r2, r6
    1260:	da07      	bge.n	1272 <hal_spi_txrx+0x8e>
            if (txcnt) {
    1262:	2900      	cmp	r1, #0
    1264:	d0ed      	beq.n	1242 <hal_spi_txrx+0x5e>
                spi->TXD = *txd;
    1266:	786b      	ldrb	r3, [r5, #1]
    1268:	f8c4 351c 	str.w	r3, [r4, #1308]	; 0x51c
                --txcnt;
    126c:	3901      	subs	r1, #1
                ++txd;
    126e:	3501      	adds	r5, #1
    1270:	e7e7      	b.n	1242 <hal_spi_txrx+0x5e>
                ++rxd;
            }
        }
        return 0;
    1272:	2000      	movs	r0, #0
    }

err:
    return rc;
}
    1274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return rc;
    1276:	2016      	movs	r0, #22
}
    1278:	4770      	bx	lr
    return rc;
    127a:	2016      	movs	r0, #22
    127c:	e7fa      	b.n	1274 <hal_spi_txrx+0x90>
    127e:	2016      	movs	r0, #22
    1280:	e7f8      	b.n	1274 <hal_spi_txrx+0x90>
    1282:	2016      	movs	r0, #22
    1284:	e7f6      	b.n	1274 <hal_spi_txrx+0x90>
    1286:	2016      	movs	r0, #22
    1288:	e7f4      	b.n	1274 <hal_spi_txrx+0x90>
    128a:	bf00      	nop
    128c:	000052e4 	.word	0x000052e4

00001290 <nrf52_hal_wdt_default_handler>:
#include "mcu/cmsis_nvic.h"
#include "nrf.h"

static void
nrf52_hal_wdt_default_handler(void)
{
    1290:	b508      	push	{r3, lr}
    assert(0);
    1292:	2300      	movs	r3, #0
    1294:	461a      	mov	r2, r3
    1296:	4619      	mov	r1, r3
    1298:	4618      	mov	r0, r3
    129a:	f000 fa4f 	bl	173c <__assert_func>
	...

000012a0 <nrf52_wdt_irq_handler>:
}

/**@brief WDT interrupt handler. */
static void
nrf52_wdt_irq_handler(void)
{
    12a0:	b508      	push	{r3, lr}
    os_trace_isr_enter();
    if (NRF_WDT->INTENSET & WDT_INTENSET_TIMEOUT_Msk) {
    12a2:	4b06      	ldr	r3, [pc, #24]	; (12bc <nrf52_wdt_irq_handler+0x1c>)
    12a4:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
    12a8:	f013 0f01 	tst.w	r3, #1
    12ac:	d100      	bne.n	12b0 <nrf52_wdt_irq_handler+0x10>
        NRF_WDT->EVENTS_TIMEOUT = 0;
        nrf52_hal_wdt_default_handler();
    }
    os_trace_isr_exit();
}
    12ae:	bd08      	pop	{r3, pc}
        NRF_WDT->EVENTS_TIMEOUT = 0;
    12b0:	4b02      	ldr	r3, [pc, #8]	; (12bc <nrf52_wdt_irq_handler+0x1c>)
    12b2:	2200      	movs	r2, #0
    12b4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        nrf52_hal_wdt_default_handler();
    12b8:	f7ff ffea 	bl	1290 <nrf52_hal_wdt_default_handler>
    12bc:	40010000 	.word	0x40010000

000012c0 <hal_watchdog_init>:

int
hal_watchdog_init(uint32_t expire_msecs)
{
    12c0:	b508      	push	{r3, lr}
    NRF_WDT->CONFIG = WDT_CONFIG_SLEEP_Msk;
    12c2:	4b17      	ldr	r3, [pc, #92]	; (1320 <hal_watchdog_init+0x60>)
    12c4:	2201      	movs	r2, #1
    12c6:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c

    if (expire_msecs >= 44739243) {
    12ca:	4b16      	ldr	r3, [pc, #88]	; (1324 <hal_watchdog_init+0x64>)
    12cc:	4298      	cmp	r0, r3
    12ce:	d821      	bhi.n	1314 <hal_watchdog_init+0x54>
        /* maximum allowed time is near 12.5 hours! */
        assert(0);
    } else {
        NRF_WDT->CRV = (expire_msecs * 32) + ((expire_msecs * 96) / 125);
    12d0:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    12d4:	0153      	lsls	r3, r2, #5
    12d6:	4a14      	ldr	r2, [pc, #80]	; (1328 <hal_watchdog_init+0x68>)
    12d8:	fba2 2303 	umull	r2, r3, r2, r3
    12dc:	08db      	lsrs	r3, r3, #3
    12de:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    12e2:	4b0f      	ldr	r3, [pc, #60]	; (1320 <hal_watchdog_init+0x60>)
    12e4:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
  uint32_t vectors = (uint32_t )SCB->VTOR;
    12e8:	4a10      	ldr	r2, [pc, #64]	; (132c <hal_watchdog_init+0x6c>)
    12ea:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
    12ec:	4910      	ldr	r1, [pc, #64]	; (1330 <hal_watchdog_init+0x70>)
    12ee:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    12f2:	4a10      	ldr	r2, [pc, #64]	; (1334 <hal_watchdog_init+0x74>)
    12f4:	21e0      	movs	r1, #224	; 0xe0
    12f6:	f882 1310 	strb.w	r1, [r2, #784]	; 0x310
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    12fa:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    12fe:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1302:	6011      	str	r1, [r2, #0]

    NVIC_SetVector(WDT_IRQn, (uint32_t) nrf52_wdt_irq_handler);
    NVIC_SetPriority(WDT_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
    NVIC_ClearPendingIRQ(WDT_IRQn);
    NVIC_EnableIRQ(WDT_IRQn);
    NRF_WDT->RREN |= 0x1;
    1304:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
    1308:	f042 0201 	orr.w	r2, r2, #1
    130c:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508

    return (0);
}
    1310:	2000      	movs	r0, #0
    1312:	bd08      	pop	{r3, pc}
        assert(0);
    1314:	2300      	movs	r3, #0
    1316:	461a      	mov	r2, r3
    1318:	4619      	mov	r1, r3
    131a:	4618      	mov	r0, r3
    131c:	f000 fa0e 	bl	173c <__assert_func>
    1320:	40010000 	.word	0x40010000
    1324:	02aaaaaa 	.word	0x02aaaaaa
    1328:	10624dd3 	.word	0x10624dd3
    132c:	e000ed00 	.word	0xe000ed00
    1330:	000012a1 	.word	0x000012a1
    1334:	e000e100 	.word	0xe000e100

00001338 <nrf52_periph_create_timers>:
static struct temperature_dev os_bsp_temp;
#endif

static void
nrf52_periph_create_timers(void)
{
    1338:	b508      	push	{r3, lr}
    int rc;

    (void)rc;

#if MYNEWT_VAL(TIMER_0)
    rc = hal_timer_init(0, NULL);
    133a:	2100      	movs	r1, #0
    133c:	4608      	mov	r0, r1
    133e:	f000 f939 	bl	15b4 <hal_timer_init>
    assert(rc == 0);
    1342:	b920      	cbnz	r0, 134e <nrf52_periph_create_timers+0x16>
    rc = hal_timer_init(5, NULL);
    assert(rc == 0);
#endif

#if MYNEWT_VAL(OS_CPUTIME_TIMER_NUM) >= 0
    rc = os_cputime_init(MYNEWT_VAL(OS_CPUTIME_FREQ));
    1344:	4808      	ldr	r0, [pc, #32]	; (1368 <nrf52_periph_create_timers+0x30>)
    1346:	f000 fa67 	bl	1818 <os_cputime_init>
    assert(rc == 0);
    134a:	b930      	cbnz	r0, 135a <nrf52_periph_create_timers+0x22>
#endif
}
    134c:	bd08      	pop	{r3, pc}
    assert(rc == 0);
    134e:	2300      	movs	r3, #0
    1350:	461a      	mov	r2, r3
    1352:	4619      	mov	r1, r3
    1354:	4618      	mov	r0, r3
    1356:	f000 f9f1 	bl	173c <__assert_func>
    assert(rc == 0);
    135a:	2300      	movs	r3, #0
    135c:	461a      	mov	r2, r3
    135e:	4619      	mov	r1, r3
    1360:	4618      	mov	r0, r3
    1362:	f000 f9eb 	bl	173c <__assert_func>
    1366:	bf00      	nop
    1368:	000f4240 	.word	0x000f4240

0000136c <nrf52_periph_create_spi>:
#endif
}

static void
nrf52_periph_create_spi(void)
{
    136c:	b508      	push	{r3, lr}
#if MYNEWT_VAL(BUS_DRIVER_PRESENT)
    rc = bus_spi_hal_dev_create("spi0",
                                &spi0_bus, (struct bus_spi_dev_cfg *)&spi0_cfg);
    assert(rc == 0);
#else
    rc = hal_spi_init(0, (void *)&os_bsp_spi0m_cfg, HAL_SPI_TYPE_MASTER);
    136e:	2200      	movs	r2, #0
    1370:	4905      	ldr	r1, [pc, #20]	; (1388 <nrf52_periph_create_spi+0x1c>)
    1372:	4610      	mov	r0, r2
    1374:	f7ff fecc 	bl	1110 <hal_spi_init>
    assert(rc == 0);
    1378:	b900      	cbnz	r0, 137c <nrf52_periph_create_spi+0x10>
#else
    rc = hal_spi_init(3, (void *)&os_bsp_spi3m_cfg, HAL_SPI_TYPE_MASTER);
    assert(rc == 0);
#endif
#endif
}
    137a:	bd08      	pop	{r3, pc}
    assert(rc == 0);
    137c:	2300      	movs	r3, #0
    137e:	461a      	mov	r2, r3
    1380:	4619      	mov	r1, r3
    1382:	4618      	mov	r0, r3
    1384:	f000 f9da 	bl	173c <__assert_func>
    1388:	000052f4 	.word	0x000052f4

0000138c <nrf52_periph_create>:
#endif
}

void
nrf52_periph_create(void)
{
    138c:	b508      	push	{r3, lr}
    nrf52_periph_create_timers();
    138e:	f7ff ffd3 	bl	1338 <nrf52_periph_create_timers>
    nrf52_periph_create_pwm();
    nrf52_periph_create_trng();
    nrf52_periph_create_crypto();
    nrf52_periph_create_uart();
    nrf52_periph_create_i2c();
    nrf52_periph_create_spi();
    1392:	f7ff ffeb 	bl	136c <nrf52_periph_create_spi>
    nrf52_periph_create_temp();
}
    1396:	bd08      	pop	{r3, pc}

00001398 <nrf_read_timer_cntr>:
nrf_read_timer_cntr(NRF_TIMER_Type *hwtimer)
{
    uint32_t tcntr;

    /* Force a capture of the timer into 'cntr' capture channel; read it */
    hwtimer->TASKS_CAPTURE[NRF_TIMER_CC_READ] = 1;
    1398:	2301      	movs	r3, #1
    139a:	6483      	str	r3, [r0, #72]	; 0x48
    tcntr = hwtimer->CC[NRF_TIMER_CC_READ];
    139c:	f8d0 0548 	ldr.w	r0, [r0, #1352]	; 0x548

    return tcntr;
}
    13a0:	4770      	bx	lr
	...

000013a4 <nrf_timer_set_ocmp>:
 *
 * @param timer Pointer to timer.
 */
static void
nrf_timer_set_ocmp(struct nrf52_hal_timer *bsptimer, uint32_t expiry)
{
    13a4:	b538      	push	{r3, r4, r5, lr}
    uint32_t temp;
    uint32_t cntr;
    NRF_TIMER_Type *hwtimer;
    NRF_RTC_Type *rtctimer;

    if (bsptimer->tmr_rtc) {
    13a6:	7883      	ldrb	r3, [r0, #2]
    13a8:	2b00      	cmp	r3, #0
    13aa:	d050      	beq.n	144e <nrf_timer_set_ocmp+0xaa>
        rtctimer = (NRF_RTC_Type *)bsptimer->tmr_reg;
    13ac:	6902      	ldr	r2, [r0, #16]
        rtctimer->INTENCLR = NRF_TIMER_INT_MASK(NRF_RTC_TIMER_CC_INT);
    13ae:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    13b2:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
        temp = bsptimer->tmr_cntr;
    13b6:	6843      	ldr	r3, [r0, #4]
        cntr = rtctimer->COUNTER;
    13b8:	f8d2 4504 	ldr.w	r4, [r2, #1284]	; 0x504
        if (rtctimer->EVENTS_OVRFLW) {
    13bc:	f8d2 5104 	ldr.w	r5, [r2, #260]	; 0x104
    13c0:	b11d      	cbz	r5, 13ca <nrf_timer_set_ocmp+0x26>
            temp += (1UL << 24);
    13c2:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
            cntr = rtctimer->COUNTER;
    13c6:	f8d2 4504 	ldr.w	r4, [r2, #1284]	; 0x504
        }
        temp |= cntr;
    13ca:	4323      	orrs	r3, r4
        delta_t = (int32_t)(expiry - temp);
    13cc:	1acb      	subs	r3, r1, r3
         * to be handled differently. TICK event is used to have interrupt on
         * each subsequent tick so we won't miss any and in case we detected
         * mentioned extra tick during calculations, interrupt is triggered
         * immediately. Delta 0 or less means we should always fire immediately.
         */
        if (delta_t < 1) {
    13ce:	2b00      	cmp	r3, #0
    13d0:	dd17      	ble.n	1402 <nrf_timer_set_ocmp+0x5e>
            rtctimer->INTENCLR = RTC_INTENCLR_TICK_Msk;
            NVIC_SetPendingIRQ(bsptimer->tmr_irq_num);
        } else if (delta_t < 3) {
    13d2:	2b02      	cmp	r3, #2
    13d4:	dc27      	bgt.n	1426 <nrf_timer_set_ocmp+0x82>
            rtctimer->INTENSET = RTC_INTENSET_TICK_Msk;
    13d6:	2301      	movs	r3, #1
    13d8:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
            if (rtctimer->COUNTER != cntr) {
    13dc:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
    13e0:	42a3      	cmp	r3, r4
    13e2:	d02e      	beq.n	1442 <nrf_timer_set_ocmp+0x9e>
                NVIC_SetPendingIRQ(bsptimer->tmr_irq_num);
    13e4:	7842      	ldrb	r2, [r0, #1]
    13e6:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    13e8:	2b00      	cmp	r3, #0
    13ea:	db2a      	blt.n	1442 <nrf_timer_set_ocmp+0x9e>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    13ec:	f002 021f 	and.w	r2, r2, #31
    13f0:	095b      	lsrs	r3, r3, #5
    13f2:	2101      	movs	r1, #1
    13f4:	fa01 f202 	lsl.w	r2, r1, r2
    13f8:	3340      	adds	r3, #64	; 0x40
    13fa:	4926      	ldr	r1, [pc, #152]	; (1494 <nrf_timer_set_ocmp+0xf0>)
    13fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    1400:	e01f      	b.n	1442 <nrf_timer_set_ocmp+0x9e>
            rtctimer->INTENCLR = RTC_INTENCLR_TICK_Msk;
    1402:	2301      	movs	r3, #1
    1404:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
            NVIC_SetPendingIRQ(bsptimer->tmr_irq_num);
    1408:	7842      	ldrb	r2, [r0, #1]
    140a:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    140c:	2b00      	cmp	r3, #0
    140e:	db18      	blt.n	1442 <nrf_timer_set_ocmp+0x9e>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1410:	f002 021f 	and.w	r2, r2, #31
    1414:	095b      	lsrs	r3, r3, #5
    1416:	2101      	movs	r1, #1
    1418:	fa01 f202 	lsl.w	r2, r1, r2
    141c:	3340      	adds	r3, #64	; 0x40
    141e:	491d      	ldr	r1, [pc, #116]	; (1494 <nrf_timer_set_ocmp+0xf0>)
    1420:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    1424:	e00d      	b.n	1442 <nrf_timer_set_ocmp+0x9e>
            }
        } else {
            rtctimer->INTENCLR = RTC_INTENCLR_TICK_Msk;
    1426:	2001      	movs	r0, #1
    1428:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308

            if (delta_t < (1UL << 24)) {
    142c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    1430:	d208      	bcs.n	1444 <nrf_timer_set_ocmp+0xa0>
                rtctimer->CC[NRF_RTC_TIMER_CC_INT] = expiry & 0x00ffffff;
    1432:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    1436:	f8c2 1548 	str.w	r1, [r2, #1352]	; 0x548
            } else {
                /* CC too far ahead. Just make sure we set compare far ahead */
                rtctimer->CC[NRF_RTC_TIMER_CC_INT] = cntr + (1UL << 23);
            }
            rtctimer->INTENSET = NRF_TIMER_INT_MASK(NRF_RTC_TIMER_CC_INT);
    143a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    143e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
        /* Force interrupt to occur as we may have missed it */
        if ((int32_t)(nrf_read_timer_cntr(hwtimer) - expiry) >= 0) {
            NVIC_SetPendingIRQ(bsptimer->tmr_irq_num);
        }
    }
}
    1442:	bd38      	pop	{r3, r4, r5, pc}
                rtctimer->CC[NRF_RTC_TIMER_CC_INT] = cntr + (1UL << 23);
    1444:	f504 0400 	add.w	r4, r4, #8388608	; 0x800000
    1448:	f8c2 4548 	str.w	r4, [r2, #1352]	; 0x548
    144c:	e7f5      	b.n	143a <nrf_timer_set_ocmp+0x96>
    144e:	460d      	mov	r5, r1
    1450:	4604      	mov	r4, r0
        hwtimer = bsptimer->tmr_reg;
    1452:	6900      	ldr	r0, [r0, #16]
        hwtimer->INTENCLR = NRF_TIMER_INT_MASK(NRF_TIMER_CC_INT);
    1454:	f44f 2300 	mov.w	r3, #524288	; 0x80000
    1458:	f8c0 3308 	str.w	r3, [r0, #776]	; 0x308
        hwtimer->CC[NRF_TIMER_CC_INT] = expiry;
    145c:	f8c0 154c 	str.w	r1, [r0, #1356]	; 0x54c
        hwtimer->EVENTS_COMPARE[NRF_TIMER_CC_INT] = 0;
    1460:	2200      	movs	r2, #0
    1462:	f8c0 214c 	str.w	r2, [r0, #332]	; 0x14c
        hwtimer->INTENSET = NRF_TIMER_INT_MASK(NRF_TIMER_CC_INT);
    1466:	f8c0 3304 	str.w	r3, [r0, #772]	; 0x304
        if ((int32_t)(nrf_read_timer_cntr(hwtimer) - expiry) >= 0) {
    146a:	f7ff ff95 	bl	1398 <nrf_read_timer_cntr>
    146e:	1b40      	subs	r0, r0, r5
    1470:	2800      	cmp	r0, #0
    1472:	dbe6      	blt.n	1442 <nrf_timer_set_ocmp+0x9e>
            NVIC_SetPendingIRQ(bsptimer->tmr_irq_num);
    1474:	7862      	ldrb	r2, [r4, #1]
    1476:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    1478:	2b00      	cmp	r3, #0
    147a:	dbe2      	blt.n	1442 <nrf_timer_set_ocmp+0x9e>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    147c:	f002 021f 	and.w	r2, r2, #31
    1480:	095b      	lsrs	r3, r3, #5
    1482:	2101      	movs	r1, #1
    1484:	fa01 f202 	lsl.w	r2, r1, r2
    1488:	3340      	adds	r3, #64	; 0x40
    148a:	4902      	ldr	r1, [pc, #8]	; (1494 <nrf_timer_set_ocmp+0xf0>)
    148c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    1490:	e7d7      	b.n	1442 <nrf_timer_set_ocmp+0x9e>
    1492:	bf00      	nop
    1494:	e000e100 	.word	0xe000e100

00001498 <nrf_timer_disable_ocmp>:

/* Disable output compare used for timer */
static void
nrf_timer_disable_ocmp(NRF_TIMER_Type *hwtimer)
{
    hwtimer->INTENCLR = NRF_TIMER_INT_MASK(NRF_TIMER_CC_INT);
    1498:	f44f 2300 	mov.w	r3, #524288	; 0x80000
    149c:	f8c0 3308 	str.w	r3, [r0, #776]	; 0x308
}
    14a0:	4770      	bx	lr

000014a2 <nrf_rtc_disable_ocmp>:

static void
nrf_rtc_disable_ocmp(NRF_RTC_Type *rtctimer)
{
    rtctimer->INTENCLR = NRF_TIMER_INT_MASK(NRF_RTC_TIMER_CC_INT);
    14a2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    14a6:	f8c0 3308 	str.w	r3, [r0, #776]	; 0x308
    rtctimer->INTENCLR = RTC_INTENCLR_TICK_Msk;
    14aa:	2301      	movs	r3, #1
    14ac:	f8c0 3308 	str.w	r3, [r0, #776]	; 0x308
}
    14b0:	4770      	bx	lr
	...

000014b4 <hal_timer_read_bsptimer>:

static uint32_t
hal_timer_read_bsptimer(struct nrf52_hal_timer *bsptimer)
{
    14b4:	b430      	push	{r4, r5}
    uint32_t low32;
    uint32_t ctx;
    uint32_t tcntr;
    NRF_RTC_Type *rtctimer;

    rtctimer = (NRF_RTC_Type *)bsptimer->tmr_reg;
    14b6:	6902      	ldr	r2, [r0, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    14b8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
    14bc:	b672      	cpsid	i
    __HAL_DISABLE_INTERRUPTS(ctx);
    tcntr = bsptimer->tmr_cntr;
    14be:	6841      	ldr	r1, [r0, #4]
    low32 = rtctimer->COUNTER;
    14c0:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
    if (rtctimer->EVENTS_OVRFLW) {
    14c4:	f8d2 5104 	ldr.w	r5, [r2, #260]	; 0x104
    14c8:	b1ad      	cbz	r5, 14f6 <hal_timer_read_bsptimer+0x42>
        tcntr += (1UL << 24);
    14ca:	f101 7180 	add.w	r1, r1, #16777216	; 0x1000000
        bsptimer->tmr_cntr = tcntr;
    14ce:	6041      	str	r1, [r0, #4]
        low32 = rtctimer->COUNTER;
    14d0:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
        rtctimer->EVENTS_OVRFLW = 0;
    14d4:	2500      	movs	r5, #0
    14d6:	f8c2 5104 	str.w	r5, [r2, #260]	; 0x104
        NVIC_SetPendingIRQ(bsptimer->tmr_irq_num);
    14da:	7840      	ldrb	r0, [r0, #1]
    14dc:	b242      	sxtb	r2, r0
  if ((int32_t)(IRQn) >= 0)
    14de:	42aa      	cmp	r2, r5
    14e0:	db09      	blt.n	14f6 <hal_timer_read_bsptimer+0x42>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    14e2:	f000 001f 	and.w	r0, r0, #31
    14e6:	0952      	lsrs	r2, r2, #5
    14e8:	2501      	movs	r5, #1
    14ea:	fa05 f000 	lsl.w	r0, r5, r0
    14ee:	3240      	adds	r2, #64	; 0x40
    14f0:	4d04      	ldr	r5, [pc, #16]	; (1504 <hal_timer_read_bsptimer+0x50>)
    14f2:	f845 0022 	str.w	r0, [r5, r2, lsl #2]
    }
    tcntr |= low32;
    14f6:	ea43 0001 	orr.w	r0, r3, r1
    __HAL_ENABLE_INTERRUPTS(ctx);
    14fa:	b904      	cbnz	r4, 14fe <hal_timer_read_bsptimer+0x4a>
  __ASM volatile ("cpsie i" : : : "memory");
    14fc:	b662      	cpsie	i

    return tcntr;
}
    14fe:	bc30      	pop	{r4, r5}
    1500:	4770      	bx	lr
    1502:	bf00      	nop
    1504:	e000e100 	.word	0xe000e100

00001508 <hal_timer_chk_queue>:
 *
 * @param bsptimer
 */
static void
hal_timer_chk_queue(struct nrf52_hal_timer *bsptimer)
{
    1508:	b570      	push	{r4, r5, r6, lr}
    150a:	4605      	mov	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    150c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
    1510:	b672      	cpsid	i
    1512:	e012      	b.n	153a <hal_timer_chk_queue+0x32>
    __HAL_DISABLE_INTERRUPTS(ctx);
    while ((timer = TAILQ_FIRST(&bsptimer->hal_timer_q)) != NULL) {
        if (bsptimer->tmr_rtc) {
            tcntr = hal_timer_read_bsptimer(bsptimer);
        } else {
            tcntr = nrf_read_timer_cntr(bsptimer->tmr_reg);
    1514:	6928      	ldr	r0, [r5, #16]
    1516:	f7ff ff3f 	bl	1398 <nrf_read_timer_cntr>
        }
        if ((int32_t)(tcntr - timer->expiry) >= 0) {
    151a:	68e3      	ldr	r3, [r4, #12]
    151c:	1ac0      	subs	r0, r0, r3
    151e:	2800      	cmp	r0, #0
    1520:	db17      	blt.n	1552 <hal_timer_chk_queue+0x4a>
            TAILQ_REMOVE(&bsptimer->hal_timer_q, timer, link);
    1522:	6923      	ldr	r3, [r4, #16]
    1524:	b193      	cbz	r3, 154c <hal_timer_chk_queue+0x44>
    1526:	6962      	ldr	r2, [r4, #20]
    1528:	615a      	str	r2, [r3, #20]
    152a:	6963      	ldr	r3, [r4, #20]
    152c:	6922      	ldr	r2, [r4, #16]
    152e:	601a      	str	r2, [r3, #0]
            timer->link.tqe_prev = NULL;
    1530:	2300      	movs	r3, #0
    1532:	6163      	str	r3, [r4, #20]
            timer->cb_func(timer->cb_arg);
    1534:	6863      	ldr	r3, [r4, #4]
    1536:	68a0      	ldr	r0, [r4, #8]
    1538:	4798      	blx	r3
    while ((timer = TAILQ_FIRST(&bsptimer->hal_timer_q)) != NULL) {
    153a:	696c      	ldr	r4, [r5, #20]
    153c:	b14c      	cbz	r4, 1552 <hal_timer_chk_queue+0x4a>
        if (bsptimer->tmr_rtc) {
    153e:	78ab      	ldrb	r3, [r5, #2]
    1540:	2b00      	cmp	r3, #0
    1542:	d0e7      	beq.n	1514 <hal_timer_chk_queue+0xc>
            tcntr = hal_timer_read_bsptimer(bsptimer);
    1544:	4628      	mov	r0, r5
    1546:	f7ff ffb5 	bl	14b4 <hal_timer_read_bsptimer>
    154a:	e7e6      	b.n	151a <hal_timer_chk_queue+0x12>
            TAILQ_REMOVE(&bsptimer->hal_timer_q, timer, link);
    154c:	6963      	ldr	r3, [r4, #20]
    154e:	61ab      	str	r3, [r5, #24]
    1550:	e7eb      	b.n	152a <hal_timer_chk_queue+0x22>
            break;
        }
    }

    /* Any timers left on queue? If so, we need to set OCMP */
    timer = TAILQ_FIRST(&bsptimer->hal_timer_q);
    1552:	696b      	ldr	r3, [r5, #20]
    if (timer) {
    1554:	b133      	cbz	r3, 1564 <hal_timer_chk_queue+0x5c>
        nrf_timer_set_ocmp(bsptimer, timer->expiry);
    1556:	68d9      	ldr	r1, [r3, #12]
    1558:	4628      	mov	r0, r5
    155a:	f7ff ff23 	bl	13a4 <nrf_timer_set_ocmp>
            nrf_rtc_disable_ocmp((NRF_RTC_Type *)bsptimer->tmr_reg);
        } else {
            nrf_timer_disable_ocmp(bsptimer->tmr_reg);
        }
    }
    __HAL_ENABLE_INTERRUPTS(ctx);
    155e:	b906      	cbnz	r6, 1562 <hal_timer_chk_queue+0x5a>
  __ASM volatile ("cpsie i" : : : "memory");
    1560:	b662      	cpsie	i
}
    1562:	bd70      	pop	{r4, r5, r6, pc}
        if (bsptimer->tmr_rtc) {
    1564:	78ab      	ldrb	r3, [r5, #2]
    1566:	b11b      	cbz	r3, 1570 <hal_timer_chk_queue+0x68>
            nrf_rtc_disable_ocmp((NRF_RTC_Type *)bsptimer->tmr_reg);
    1568:	6928      	ldr	r0, [r5, #16]
    156a:	f7ff ff9a 	bl	14a2 <nrf_rtc_disable_ocmp>
    156e:	e7f6      	b.n	155e <hal_timer_chk_queue+0x56>
            nrf_timer_disable_ocmp(bsptimer->tmr_reg);
    1570:	6928      	ldr	r0, [r5, #16]
    1572:	f7ff ff91 	bl	1498 <nrf_timer_disable_ocmp>
    1576:	e7f2      	b.n	155e <hal_timer_chk_queue+0x56>

00001578 <hal_timer_irq_handler>:
#if (MYNEWT_VAL(TIMER_0) || MYNEWT_VAL(TIMER_1) || MYNEWT_VAL(TIMER_2) || \
     MYNEWT_VAL(TIMER_3) || MYNEWT_VAL(TIMER_4))

static void
hal_timer_irq_handler(struct nrf52_hal_timer *bsptimer)
{
    1578:	b510      	push	{r4, lr}
    NRF_TIMER_Type *hwtimer;

    os_trace_isr_enter();

    /* Check interrupt source. If set, clear them */
    hwtimer = bsptimer->tmr_reg;
    157a:	6904      	ldr	r4, [r0, #16]
    compare = hwtimer->EVENTS_COMPARE[NRF_TIMER_CC_INT];
    157c:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
    if (compare) {
    1580:	b113      	cbz	r3, 1588 <hal_timer_irq_handler+0x10>
        hwtimer->EVENTS_COMPARE[NRF_TIMER_CC_INT] = 0;
    1582:	2300      	movs	r3, #0
    1584:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
    }

    /* XXX: make these stats? */
    /* Count # of timer isrs */
    ++bsptimer->timer_isrs;
    1588:	6883      	ldr	r3, [r0, #8]
    158a:	3301      	adds	r3, #1
    158c:	6083      	str	r3, [r0, #8]
     * counter is already passed the output compare value), we use the NVIC
     * to set a pending interrupt. This means that there will be no compare
     * flag set, so all we do is check to see if the compare interrupt is
     * enabled.
     */
    if (hwtimer->INTENCLR & NRF_TIMER_INT_MASK(NRF_TIMER_CC_INT)) {
    158e:	f8d4 3308 	ldr.w	r3, [r4, #776]	; 0x308
    1592:	f413 2f00 	tst.w	r3, #524288	; 0x80000
    1596:	d100      	bne.n	159a <hal_timer_irq_handler+0x22>
        /* XXX: Recommended by nordic to make sure interrupts are cleared */
        compare = hwtimer->EVENTS_COMPARE[NRF_TIMER_CC_INT];
    }

    os_trace_isr_exit();
}
    1598:	bd10      	pop	{r4, pc}
        hal_timer_chk_queue(bsptimer);
    159a:	f7ff ffb5 	bl	1508 <hal_timer_chk_queue>
        compare = hwtimer->EVENTS_COMPARE[NRF_TIMER_CC_INT];
    159e:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
}
    15a2:	e7f9      	b.n	1598 <hal_timer_irq_handler+0x20>

000015a4 <nrf52_timer0_irq_handler>:
#endif

#if MYNEWT_VAL(TIMER_0)
void
nrf52_timer0_irq_handler(void)
{
    15a4:	b508      	push	{r3, lr}
    hal_timer_irq_handler(&nrf52_hal_timer0);
    15a6:	4802      	ldr	r0, [pc, #8]	; (15b0 <nrf52_timer0_irq_handler+0xc>)
    15a8:	f7ff ffe6 	bl	1578 <hal_timer_irq_handler>
}
    15ac:	bd08      	pop	{r3, pc}
    15ae:	bf00      	nop
    15b0:	20000188 	.word	0x20000188

000015b4 <hal_timer_init>:
    uint8_t irq_num;
    struct nrf52_hal_timer *bsptimer;
    void *hwtimer;
    hal_timer_irq_handler_t irq_isr;

    NRF52_HAL_TIMER_RESOLVE(timer_num, bsptimer);
    15b4:	2805      	cmp	r0, #5
    15b6:	dc1c      	bgt.n	15f2 <hal_timer_init+0x3e>
    15b8:	4b12      	ldr	r3, [pc, #72]	; (1604 <hal_timer_init+0x50>)
    15ba:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    15be:	b1d3      	cbz	r3, 15f6 <hal_timer_init+0x42>

    /* If timer is enabled do not allow init */
    if (bsptimer->tmr_enabled) {
    15c0:	781a      	ldrb	r2, [r3, #0]
    15c2:	b9d2      	cbnz	r2, 15fa <hal_timer_init+0x46>
        rc = EINVAL;
        goto err;
    }

    switch (timer_num) {
    15c4:	b9d8      	cbnz	r0, 15fe <hal_timer_init+0x4a>
    if (hwtimer == NULL) {
        rc = EINVAL;
        goto err;
    }

    bsptimer->tmr_reg = hwtimer;
    15c6:	4a10      	ldr	r2, [pc, #64]	; (1608 <hal_timer_init+0x54>)
    15c8:	611a      	str	r2, [r3, #16]
    bsptimer->tmr_irq_num = irq_num;
    15ca:	2208      	movs	r2, #8
    15cc:	705a      	strb	r2, [r3, #1]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    15ce:	4b0f      	ldr	r3, [pc, #60]	; (160c <hal_timer_init+0x58>)
    15d0:	f44f 7280 	mov.w	r2, #256	; 0x100
    15d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    15d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    15dc:	f3bf 8f6f 	isb	sy
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    15e0:	22e0      	movs	r2, #224	; 0xe0
    15e2:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
  uint32_t vectors = (uint32_t )SCB->VTOR;
    15e6:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
    15ea:	689b      	ldr	r3, [r3, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
    15ec:	4a08      	ldr	r2, [pc, #32]	; (1610 <hal_timer_init+0x5c>)
    15ee:	661a      	str	r2, [r3, #96]	; 0x60
    /* Disable IRQ, set priority and set vector in table */
    NVIC_DisableIRQ(irq_num);
    NVIC_SetPriority(irq_num, (1 << __NVIC_PRIO_BITS) - 1);
    NVIC_SetVector(irq_num, (uint32_t)irq_isr);

    return 0;
    15f0:	4770      	bx	lr

err:
    return rc;
    15f2:	2016      	movs	r0, #22
    15f4:	4770      	bx	lr
    15f6:	2016      	movs	r0, #22
    15f8:	4770      	bx	lr
    15fa:	2016      	movs	r0, #22
    15fc:	4770      	bx	lr
    15fe:	2016      	movs	r0, #22
}
    1600:	4770      	bx	lr
    1602:	bf00      	nop
    1604:	000052f8 	.word	0x000052f8
    1608:	40008000 	.word	0x40008000
    160c:	e000e100 	.word	0xe000e100
    1610:	000015a5 	.word	0x000015a5

00001614 <hal_timer_config>:
    NRF_TIMER_Type *hwtimer;
#if MYNEWT_VAL(TIMER_5)
    NRF_RTC_Type *rtctimer;
#endif

    NRF52_HAL_TIMER_RESOLVE(timer_num, bsptimer);
    1614:	2805      	cmp	r0, #5
    1616:	dc65      	bgt.n	16e4 <hal_timer_config+0xd0>
    1618:	4b39      	ldr	r3, [pc, #228]	; (1700 <hal_timer_config+0xec>)
    161a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    161e:	2800      	cmp	r0, #0
    1620:	d062      	beq.n	16e8 <hal_timer_config+0xd4>
        return 0;
    }
#endif

    /* Set timer to desired frequency */
    div = NRF52_MAX_TIMER_FREQ / freq_hz;
    1622:	4b38      	ldr	r3, [pc, #224]	; (1704 <hal_timer_config+0xf0>)
    1624:	fbb3 f1f1 	udiv	r1, r3, r1
    /*
     * Largest prescaler is 2^9 and must make sure frequency not too high.
     * If hwtimer is NULL it means that the timer was not initialized prior
     * to call.
     */
    if (bsptimer->tmr_enabled || (div == 0) || (div > 512) ||
    1628:	7803      	ldrb	r3, [r0, #0]
    162a:	2b00      	cmp	r3, #0
    162c:	d15e      	bne.n	16ec <hal_timer_config+0xd8>
    162e:	2900      	cmp	r1, #0
    1630:	d05e      	beq.n	16f0 <hal_timer_config+0xdc>
    1632:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    1636:	d85d      	bhi.n	16f4 <hal_timer_config+0xe0>
        (bsptimer->tmr_reg == NULL)) {
    1638:	6902      	ldr	r2, [r0, #16]
    if (bsptimer->tmr_enabled || (div == 0) || (div > 512) ||
    163a:	2a00      	cmp	r2, #0
    163c:	d05c      	beq.n	16f8 <hal_timer_config+0xe4>
{
    163e:	b430      	push	{r4, r5}
        rc = EINVAL;
        goto err;
    }

    if (div == 1) {
    1640:	2901      	cmp	r1, #1
    1642:	d013      	beq.n	166c <hal_timer_config+0x58>
        prescaler = 0;
    } else {
        /* Find closest prescaler */
        for (prescaler = 1; prescaler < 10; ++prescaler) {
    1644:	2301      	movs	r3, #1
    1646:	2b09      	cmp	r3, #9
    1648:	d810      	bhi.n	166c <hal_timer_config+0x58>
            if (div <= (1 << prescaler)) {
    164a:	2201      	movs	r2, #1
    164c:	409a      	lsls	r2, r3
    164e:	428a      	cmp	r2, r1
    1650:	d202      	bcs.n	1658 <hal_timer_config+0x44>
        for (prescaler = 1; prescaler < 10; ++prescaler) {
    1652:	3301      	adds	r3, #1
    1654:	b2db      	uxtb	r3, r3
    1656:	e7f6      	b.n	1646 <hal_timer_config+0x32>
                min_delta = div - (1 << (prescaler - 1));
    1658:	1e5c      	subs	r4, r3, #1
    165a:	2501      	movs	r5, #1
    165c:	fa05 f404 	lsl.w	r4, r5, r4
    1660:	1b0c      	subs	r4, r1, r4
                max_delta = (1 << prescaler) - div;
    1662:	1a51      	subs	r1, r2, r1
                if (min_delta < max_delta) {
    1664:	428c      	cmp	r4, r1
    1666:	d201      	bcs.n	166c <hal_timer_config+0x58>
                    prescaler -= 1;
    1668:	3b01      	subs	r3, #1
    166a:	b2db      	uxtb	r3, r3
            }
        }
    }

    /* Now set the actual frequency */
    bsptimer->tmr_freq = NRF52_MAX_TIMER_FREQ / (1 << prescaler);
    166c:	4a25      	ldr	r2, [pc, #148]	; (1704 <hal_timer_config+0xf0>)
    166e:	411a      	asrs	r2, r3
    1670:	60c2      	str	r2, [r0, #12]
    bsptimer->tmr_enabled = 1;
    1672:	2201      	movs	r2, #1
    1674:	7002      	strb	r2, [r0, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    1676:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
    167a:	b672      	cpsid	i
    /* disable interrupts */
    __HAL_DISABLE_INTERRUPTS(ctx);

#if MYNEWT_VAL_CHOICE(MCU_HFCLK_SOURCE, HFXO)
    /* Make sure HFXO is started */
    if ((NRF_CLOCK->HFCLKSTAT &
    167c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1680:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
    1684:	f002 1201 	and.w	r2, r2, #65537	; 0x10001
    1688:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
    168c:	d00c      	beq.n	16a8 <hal_timer_config+0x94>
         (CLOCK_HFCLKSTAT_SRC_Msk | CLOCK_HFCLKSTAT_STATE_Msk)) !=
        (CLOCK_HFCLKSTAT_SRC_Msk | CLOCK_HFCLKSTAT_STATE_Msk)) {
        NRF_CLOCK->EVENTS_HFCLKSTARTED = 0;
    168e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1692:	2100      	movs	r1, #0
    1694:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
        NRF_CLOCK->TASKS_HFCLKSTART = 1;
    1698:	2101      	movs	r1, #1
    169a:	6011      	str	r1, [r2, #0]
        while (1) {
            if ((NRF_CLOCK->EVENTS_HFCLKSTARTED) != 0) {
    169c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    16a0:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
    16a4:	2a00      	cmp	r2, #0
    16a6:	d0f9      	beq.n	169c <hal_timer_config+0x88>
                break;
            }
        }
    }
#endif
    hwtimer = bsptimer->tmr_reg;
    16a8:	6902      	ldr	r2, [r0, #16]

    /* Stop the timer first */
    hwtimer->TASKS_STOP = 1;
    16aa:	2101      	movs	r1, #1
    16ac:	6051      	str	r1, [r2, #4]
    hwtimer->TASKS_CLEAR = 1;
    16ae:	60d1      	str	r1, [r2, #12]

    /* Put the timer in timer mode using 32 bits. */
    hwtimer->MODE = TIMER_MODE_MODE_Timer;
    16b0:	2500      	movs	r5, #0
    16b2:	f8c2 5504 	str.w	r5, [r2, #1284]	; 0x504
    hwtimer->BITMODE = TIMER_BITMODE_BITMODE_32Bit;
    16b6:	2503      	movs	r5, #3
    16b8:	f8c2 5508 	str.w	r5, [r2, #1288]	; 0x508

    /* Set the pre-scalar */
    hwtimer->PRESCALER = prescaler;
    16bc:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510

    /* Start the timer */
    hwtimer->TASKS_START = 1;
    16c0:	6011      	str	r1, [r2, #0]

    NVIC_EnableIRQ(bsptimer->tmr_irq_num);
    16c2:	7842      	ldrb	r2, [r0, #1]
    16c4:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    16c6:	2b00      	cmp	r3, #0
    16c8:	db07      	blt.n	16da <hal_timer_config+0xc6>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    16ca:	f002 021f 	and.w	r2, r2, #31
    16ce:	095b      	lsrs	r3, r3, #5
    16d0:	fa01 f202 	lsl.w	r2, r1, r2
    16d4:	490c      	ldr	r1, [pc, #48]	; (1708 <hal_timer_config+0xf4>)
    16d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    __HAL_ENABLE_INTERRUPTS(ctx);
    16da:	b97c      	cbnz	r4, 16fc <hal_timer_config+0xe8>
  __ASM volatile ("cpsie i" : : : "memory");
    16dc:	b662      	cpsie	i

    return 0;
    16de:	2000      	movs	r0, #0

err:
    return rc;
}
    16e0:	bc30      	pop	{r4, r5}
    16e2:	4770      	bx	lr
    return rc;
    16e4:	2016      	movs	r0, #22
    16e6:	4770      	bx	lr
    16e8:	2016      	movs	r0, #22
    16ea:	4770      	bx	lr
    16ec:	2016      	movs	r0, #22
    16ee:	4770      	bx	lr
    16f0:	2016      	movs	r0, #22
    16f2:	4770      	bx	lr
    16f4:	2016      	movs	r0, #22
    16f6:	4770      	bx	lr
    16f8:	2016      	movs	r0, #22
}
    16fa:	4770      	bx	lr
    return 0;
    16fc:	2000      	movs	r0, #0
    16fe:	e7ef      	b.n	16e0 <hal_timer_config+0xcc>
    1700:	000052f8 	.word	0x000052f8
    1704:	00f42400 	.word	0x00f42400
    1708:	e000e100 	.word	0xe000e100

0000170c <hal_timer_read>:
 *
 * @return uint32_t The timer counter register.
 */
uint32_t
hal_timer_read(int timer_num)
{
    170c:	b508      	push	{r3, lr}
    int rc;
    uint32_t tcntr;
    struct nrf52_hal_timer *bsptimer;

    NRF52_HAL_TIMER_RESOLVE(timer_num, bsptimer);
    170e:	2805      	cmp	r0, #5
    1710:	dc0c      	bgt.n	172c <hal_timer_read+0x20>
    1712:	4b09      	ldr	r3, [pc, #36]	; (1738 <hal_timer_read+0x2c>)
    1714:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    1718:	b140      	cbz	r0, 172c <hal_timer_read+0x20>
    if (bsptimer->tmr_rtc) {
    171a:	7883      	ldrb	r3, [r0, #2]
    171c:	b91b      	cbnz	r3, 1726 <hal_timer_read+0x1a>
        tcntr = hal_timer_read_bsptimer(bsptimer);
    } else {
        tcntr = nrf_read_timer_cntr(bsptimer->tmr_reg);
    171e:	6900      	ldr	r0, [r0, #16]
    1720:	f7ff fe3a 	bl	1398 <nrf_read_timer_cntr>
    /* Assert here since there is no invalid return code */
err:
    assert(0);
    rc = 0;
    return rc;
}
    1724:	bd08      	pop	{r3, pc}
        tcntr = hal_timer_read_bsptimer(bsptimer);
    1726:	f7ff fec5 	bl	14b4 <hal_timer_read_bsptimer>
    172a:	e7fb      	b.n	1724 <hal_timer_read+0x18>
    assert(0);
    172c:	2300      	movs	r3, #0
    172e:	461a      	mov	r2, r3
    1730:	4619      	mov	r1, r3
    1732:	4618      	mov	r0, r3
    1734:	f000 f802 	bl	173c <__assert_func>
    1738:	000052f8 	.word	0x000052f8

0000173c <__assert_func>:
}
#endif

void
__assert_func(const char *file, int line, const char *func, const char *e)
{
    173c:	b508      	push	{r3, lr}
    173e:	4675      	mov	r5, lr
    1740:	4604      	mov	r4, r0
    1742:	460e      	mov	r6, r1
#if MYNEWT_VAL(OS_CRASH_LOG)
    struct log_reboot_info lri;
#endif
    int sr;

    OS_ENTER_CRITICAL(sr);
    1744:	f000 f8b1 	bl	18aa <os_arch_save_sr>
    (void)sr;
    console_blocking_mode();
    1748:	f000 fe13 	bl	2372 <console_blocking_mode>
    OS_PRINT_ASSERT(file, line, func, e);
    174c:	b16c      	cbz	r4, 176a <__assert_func+0x2e>
    174e:	4633      	mov	r3, r6
    1750:	4622      	mov	r2, r4
    1752:	4629      	mov	r1, r5
    1754:	4807      	ldr	r0, [pc, #28]	; (1774 <__assert_func+0x38>)
    1756:	f000 fe2d 	bl	23b4 <console_printf>

#if MYNEWT_VAL(OS_ASSERT_CB)
    os_assert_cb();
#endif

    SCB->ICSR = SCB_ICSR_NMIPENDSET_Msk;
    175a:	4b07      	ldr	r3, [pc, #28]	; (1778 <__assert_func+0x3c>)
    175c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    1760:	605a      	str	r2, [r3, #4]
    asm("isb");
    1762:	f3bf 8f6f 	isb	sy
    hal_system_reset();
    1766:	f7fe fcfd 	bl	164 <hal_system_reset>
    OS_PRINT_ASSERT(file, line, func, e);
    176a:	4629      	mov	r1, r5
    176c:	4803      	ldr	r0, [pc, #12]	; (177c <__assert_func+0x40>)
    176e:	f000 fe21 	bl	23b4 <console_printf>
    1772:	e7f2      	b.n	175a <__assert_func+0x1e>
    1774:	00005320 	.word	0x00005320
    1778:	e000ed00 	.word	0xe000ed00
    177c:	00005310 	.word	0x00005310

00001780 <os_default_irq>:
}

void
os_default_irq(struct trap_frame *tf)
{
    1780:	b500      	push	{lr}
    1782:	b083      	sub	sp, #12
    1784:	4604      	mov	r4, r0
#endif
#if MYNEWT_VAL(OS_CRASH_RESTORE_REGS)
    uint32_t orig_sp;
#endif

    console_blocking_mode();
    1786:	f000 fdf4 	bl	2372 <console_blocking_mode>
    console_printf("Unhandled interrupt (%ld), exception sp 0x%08lx\n",
      SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk, (uint32_t)tf->ef);
    178a:	4d1b      	ldr	r5, [pc, #108]	; (17f8 <os_default_irq+0x78>)
    178c:	6869      	ldr	r1, [r5, #4]
    console_printf("Unhandled interrupt (%ld), exception sp 0x%08lx\n",
    178e:	6822      	ldr	r2, [r4, #0]
    1790:	f3c1 0108 	ubfx	r1, r1, #0, #9
    1794:	4819      	ldr	r0, [pc, #100]	; (17fc <os_default_irq+0x7c>)
    1796:	f000 fe0d 	bl	23b4 <console_printf>
    console_printf(" r0:0x%08lx  r1:0x%08lx  r2:0x%08lx  r3:0x%08lx\n",
      tf->ef->r0, tf->ef->r1, tf->ef->r2, tf->ef->r3);
    179a:	6820      	ldr	r0, [r4, #0]
    console_printf(" r0:0x%08lx  r1:0x%08lx  r2:0x%08lx  r3:0x%08lx\n",
    179c:	6883      	ldr	r3, [r0, #8]
    179e:	6842      	ldr	r2, [r0, #4]
    17a0:	6801      	ldr	r1, [r0, #0]
    17a2:	68c0      	ldr	r0, [r0, #12]
    17a4:	9000      	str	r0, [sp, #0]
    17a6:	4816      	ldr	r0, [pc, #88]	; (1800 <os_default_irq+0x80>)
    17a8:	f000 fe04 	bl	23b4 <console_printf>
    console_printf(" r4:0x%08lx  r5:0x%08lx  r6:0x%08lx  r7:0x%08lx\n",
    17ac:	6923      	ldr	r3, [r4, #16]
    17ae:	9300      	str	r3, [sp, #0]
    17b0:	68e3      	ldr	r3, [r4, #12]
    17b2:	68a2      	ldr	r2, [r4, #8]
    17b4:	6861      	ldr	r1, [r4, #4]
    17b6:	4813      	ldr	r0, [pc, #76]	; (1804 <os_default_irq+0x84>)
    17b8:	f000 fdfc 	bl	23b4 <console_printf>
      tf->r4, tf->r5, tf->r6, tf->r7);
    console_printf(" r8:0x%08lx  r9:0x%08lx r10:0x%08lx r11:0x%08lx\n",
    17bc:	6a23      	ldr	r3, [r4, #32]
    17be:	9300      	str	r3, [sp, #0]
    17c0:	69e3      	ldr	r3, [r4, #28]
    17c2:	69a2      	ldr	r2, [r4, #24]
    17c4:	6961      	ldr	r1, [r4, #20]
    17c6:	4810      	ldr	r0, [pc, #64]	; (1808 <os_default_irq+0x88>)
    17c8:	f000 fdf4 	bl	23b4 <console_printf>
      tf->r8, tf->r9, tf->r10, tf->r11);
    console_printf("r12:0x%08lx  lr:0x%08lx  pc:0x%08lx psr:0x%08lx\n",
      tf->ef->r12, tf->ef->lr, tf->ef->pc, tf->ef->psr);
    17cc:	6820      	ldr	r0, [r4, #0]
    console_printf("r12:0x%08lx  lr:0x%08lx  pc:0x%08lx psr:0x%08lx\n",
    17ce:	6983      	ldr	r3, [r0, #24]
    17d0:	6942      	ldr	r2, [r0, #20]
    17d2:	6901      	ldr	r1, [r0, #16]
    17d4:	69c0      	ldr	r0, [r0, #28]
    17d6:	9000      	str	r0, [sp, #0]
    17d8:	480c      	ldr	r0, [pc, #48]	; (180c <os_default_irq+0x8c>)
    17da:	f000 fdeb 	bl	23b4 <console_printf>
    console_printf("ICSR:0x%08lx HFSR:0x%08lx CFSR:0x%08lx\n",
    17de:	6869      	ldr	r1, [r5, #4]
    17e0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    17e2:	6aab      	ldr	r3, [r5, #40]	; 0x28
    17e4:	480a      	ldr	r0, [pc, #40]	; (1810 <os_default_irq+0x90>)
    17e6:	f000 fde5 	bl	23b4 <console_printf>
      SCB->ICSR, SCB->HFSR, SCB->CFSR);
    console_printf("BFAR:0x%08lx MMFAR:0x%08lx\n", SCB->BFAR, SCB->MMFAR);
    17ea:	6ba9      	ldr	r1, [r5, #56]	; 0x38
    17ec:	6b6a      	ldr	r2, [r5, #52]	; 0x34
    17ee:	4809      	ldr	r0, [pc, #36]	; (1814 <os_default_irq+0x94>)
    17f0:	f000 fde0 	bl	23b4 <console_printf>
            : "r0"
        );
    }
#endif

    hal_system_reset();
    17f4:	f7fe fcb6 	bl	164 <hal_system_reset>
    17f8:	e000ed00 	.word	0xe000ed00
    17fc:	00005338 	.word	0x00005338
    1800:	0000536c 	.word	0x0000536c
    1804:	000053a0 	.word	0x000053a0
    1808:	000053d4 	.word	0x000053d4
    180c:	00005408 	.word	0x00005408
    1810:	0000543c 	.word	0x0000543c
    1814:	00005464 	.word	0x00005464

00001818 <os_cputime_init>:
struct os_cputime_data g_os_cputime;
#endif

int
os_cputime_init(uint32_t clock_freq)
{
    1818:	b508      	push	{r3, lr}

    /* Set the ticks per microsecond. */
#if defined(OS_CPUTIME_FREQ_HIGH)
    g_os_cputime.ticks_per_usec = clock_freq / 1000000U;
#endif
    rc = hal_timer_config(MYNEWT_VAL(OS_CPUTIME_TIMER_NUM), clock_freq);
    181a:	4601      	mov	r1, r0
    181c:	2000      	movs	r0, #0
    181e:	f7ff fef9 	bl	1614 <hal_timer_config>
    return rc;
}
    1822:	bd08      	pop	{r3, pc}

00001824 <os_cputime_get32>:
    hal_timer_stop(timer);
}

uint32_t
os_cputime_get32(void)
{
    1824:	b508      	push	{r3, lr}
    uint32_t cpu_time;

    cpu_time = hal_timer_read(MYNEWT_VAL(OS_CPUTIME_TIMER_NUM));
    1826:	2000      	movs	r0, #0
    1828:	f7ff ff70 	bl	170c <hal_timer_read>
    return cpu_time;
}
    182c:	bd08      	pop	{r3, pc}

0000182e <os_cputime_delay_ticks>:
{
    182e:	b510      	push	{r4, lr}
    1830:	4604      	mov	r4, r0
    until = os_cputime_get32() + ticks;
    1832:	f7ff fff7 	bl	1824 <os_cputime_get32>
    1836:	4404      	add	r4, r0
    while ((int32_t)(os_cputime_get32() - until) < 0) {
    1838:	f7ff fff4 	bl	1824 <os_cputime_get32>
    183c:	1b00      	subs	r0, r0, r4
    183e:	2800      	cmp	r0, #0
    1840:	dbfa      	blt.n	1838 <os_cputime_delay_ticks+0xa>
}
    1842:	bd10      	pop	{r4, pc}

00001844 <os_cputime_delay_usecs>:
{
    1844:	b508      	push	{r3, lr}
    os_cputime_delay_ticks(ticks);
    1846:	f7ff fff2 	bl	182e <os_cputime_delay_ticks>
}
    184a:	bd08      	pop	{r3, pc}

0000184c <os_dev_initialize>:
 *
 * @return 0 on success, non-zero on failure.
 */
static int
os_dev_initialize(struct os_dev *dev)
{
    184c:	b510      	push	{r4, lr}
    184e:	4604      	mov	r4, r0
    int rc;

    rc = dev->od_init(dev, dev->od_init_arg);
    1850:	6903      	ldr	r3, [r0, #16]
    1852:	6941      	ldr	r1, [r0, #20]
    1854:	4798      	blx	r3
    if (rc != 0) {
    1856:	4603      	mov	r3, r0
    1858:	b128      	cbz	r0, 1866 <os_dev_initialize+0x1a>
        if (dev->od_flags & OS_DEV_F_INIT_CRITICAL) {
    185a:	7ee2      	ldrb	r2, [r4, #27]
    185c:	f012 0f08 	tst.w	r2, #8
    1860:	d105      	bne.n	186e <os_dev_initialize+0x22>
            goto err;
        }
    } else {
        dev->od_flags |= OS_DEV_F_STATUS_READY;
    }
    return 0;
    1862:	2300      	movs	r3, #0
    1864:	e003      	b.n	186e <os_dev_initialize+0x22>
        dev->od_flags |= OS_DEV_F_STATUS_READY;
    1866:	7ee2      	ldrb	r2, [r4, #27]
    1868:	f042 0201 	orr.w	r2, r2, #1
    186c:	76e2      	strb	r2, [r4, #27]
err:
    return rc;
}
    186e:	4618      	mov	r0, r3
    1870:	bd10      	pop	{r4, pc}
	...

00001874 <os_dev_initialize_all>:
    return (rc);
}

int
os_dev_initialize_all(uint8_t stage)
{
    1874:	b538      	push	{r3, r4, r5, lr}
    1876:	4605      	mov	r5, r0
    struct os_dev *dev;
    int rc = 0;

    STAILQ_FOREACH(dev, &g_os_dev_list, od_next) {
    1878:	4b08      	ldr	r3, [pc, #32]	; (189c <os_dev_initialize_all+0x28>)
    187a:	681c      	ldr	r4, [r3, #0]
    int rc = 0;
    187c:	2200      	movs	r2, #0
    STAILQ_FOREACH(dev, &g_os_dev_list, od_next) {
    187e:	e000      	b.n	1882 <os_dev_initialize_all+0xe>
    1880:	6a24      	ldr	r4, [r4, #32]
    1882:	b144      	cbz	r4, 1896 <os_dev_initialize_all+0x22>
        if (dev->od_stage == stage) {
    1884:	7e23      	ldrb	r3, [r4, #24]
    1886:	42ab      	cmp	r3, r5
    1888:	d1fa      	bne.n	1880 <os_dev_initialize_all+0xc>
            rc = os_dev_initialize(dev);
    188a:	4620      	mov	r0, r4
    188c:	f7ff ffde 	bl	184c <os_dev_initialize>
            if (rc) {
    1890:	4602      	mov	r2, r0
    1892:	2800      	cmp	r0, #0
    1894:	d0f4      	beq.n	1880 <os_dev_initialize_all+0xc>
            }
        }
    }

    return (rc);
}
    1896:	4610      	mov	r0, r2
    1898:	bd38      	pop	{r3, r4, r5, pc}
    189a:	bf00      	nop
    189c:	200001a4 	.word	0x200001a4

000018a0 <timer_handler>:
/* XXX: determine how we will deal with running un-privileged */
uint32_t os_flags = OS_RUN_PRIV;

void
timer_handler(void)
{
    18a0:	b508      	push	{r3, lr}
    os_time_advance(1);
    18a2:	2001      	movs	r0, #1
    18a4:	f000 f904 	bl	1ab0 <os_time_advance>
}
    18a8:	bd08      	pop	{r3, pc}

000018aa <os_arch_save_sr>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    18aa:	f3ef 8010 	mrs	r0, PRIMASK

#if MCU_CRITICAL_BASEPRI
    isr_ctx = __get_BASEPRI();
    __set_BASEPRI((MCU_CRITICAL_BASEPRI) << (8 - __NVIC_PRIO_BITS));
#else
    isr_ctx = __get_PRIMASK() & 1;
    18ae:	f000 0001 	and.w	r0, r0, #1
  __ASM volatile ("cpsid i" : : : "memory");
    18b2:	b672      	cpsid	i
    __disable_irq();
#endif

    return isr_ctx;
}
    18b4:	4770      	bx	lr

000018b6 <os_arch_restore_sr>:
os_arch_restore_sr(os_sr_t isr_ctx)
{
#if MCU_CRITICAL_BASEPRI
    __set_BASEPRI(isr_ctx);
#else
    if (!isr_ctx) {
    18b6:	b900      	cbnz	r0, 18ba <os_arch_restore_sr+0x4>
  __ASM volatile ("cpsie i" : : : "memory");
    18b8:	b662      	cpsie	i
        __enable_irq();
    }
#endif
}
    18ba:	4770      	bx	lr

000018bc <os_pkg_init>:
    hal_system_reset();
}

void
os_pkg_init(void)
{
    18bc:	b508      	push	{r3, lr}
    os_error_t err;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();

    err = os_dev_initialize_all(OS_DEV_INIT_KERNEL);
    18be:	2003      	movs	r0, #3
    18c0:	f7ff ffd8 	bl	1874 <os_dev_initialize_all>
    18c4:	b2c0      	uxtb	r0, r0
    assert(err == OS_OK);
    18c6:	b920      	cbnz	r0, 18d2 <os_pkg_init+0x16>

    os_mempool_module_init();
    18c8:	f000 f87a 	bl	19c0 <os_mempool_module_init>
    os_msys_init();
    18cc:	f000 f8d0 	bl	1a70 <os_msys_init>
}
    18d0:	bd08      	pop	{r3, pc}
    assert(err == OS_OK);
    18d2:	2300      	movs	r3, #0
    18d4:	461a      	mov	r2, r3
    18d6:	4619      	mov	r1, r3
    18d8:	4618      	mov	r0, r3
    18da:	f7ff ff2f 	bl	173c <__assert_func>

000018de <os_eventq_init>:
static struct os_eventq os_eventq_main;

void
os_eventq_init(struct os_eventq *evq)
{
    memset(evq, 0, sizeof(*evq));
    18de:	2200      	movs	r2, #0
    18e0:	6002      	str	r2, [r0, #0]
    18e2:	6042      	str	r2, [r0, #4]
    STAILQ_INIT(&evq->evq_list);
    18e4:	4603      	mov	r3, r0
    18e6:	f843 2f08 	str.w	r2, [r3, #8]!
    18ea:	60c3      	str	r3, [r0, #12]
}
    18ec:	4770      	bx	lr
	...

000018f0 <os_mempool_init_internal>:
    int i;
    uint8_t *block_addr;
    struct os_memblock *block_ptr;

    /* Check for valid parameters */
    if (!mp || (block_size == 0)) {
    18f0:	2800      	cmp	r0, #0
    18f2:	d031      	beq.n	1958 <os_mempool_init_internal+0x68>
{
    18f4:	b430      	push	{r4, r5}
    18f6:	4604      	mov	r4, r0
    if (!mp || (block_size == 0)) {
    18f8:	2a00      	cmp	r2, #0
    18fa:	d02f      	beq.n	195c <os_mempool_init_internal+0x6c>
        return OS_INVALID_PARM;
    }

    if ((!membuf) && (blocks != 0)) {
    18fc:	b1bb      	cbz	r3, 192e <os_mempool_init_internal+0x3e>
        return OS_INVALID_PARM;
    }

    if (membuf != NULL) {
    18fe:	b113      	cbz	r3, 1906 <os_mempool_init_internal+0x16>
        /* Blocks need to be sized properly and memory buffer should be
         * aligned
         */
        if (((uint32_t)membuf & (OS_ALIGNMENT - 1)) != 0) {
    1900:	f013 0f03 	tst.w	r3, #3
    1904:	d12c      	bne.n	1960 <os_mempool_init_internal+0x70>
            return OS_MEM_NOT_ALIGNED;
        }
    }

    /* Initialize the memory pool structure */
    mp->mp_block_size = block_size;
    1906:	6022      	str	r2, [r4, #0]
    mp->mp_num_free = blocks;
    1908:	80e1      	strh	r1, [r4, #6]
    mp->mp_min_free = blocks;
    190a:	8121      	strh	r1, [r4, #8]
    mp->mp_flags = flags;
    190c:	f89d 000c 	ldrb.w	r0, [sp, #12]
    1910:	72a0      	strb	r0, [r4, #10]
    mp->mp_num_blocks = blocks;
    1912:	80a1      	strh	r1, [r4, #4]
    mp->mp_membuf_addr = (uint32_t)membuf;
    1914:	60e3      	str	r3, [r4, #12]
    mp->name = name;
    1916:	9802      	ldr	r0, [sp, #8]
    1918:	61a0      	str	r0, [r4, #24]
    SLIST_FIRST(mp) = membuf;
    191a:	6163      	str	r3, [r4, #20]

    if (blocks > 0) {
    191c:	b199      	cbz	r1, 1946 <os_mempool_init_internal+0x56>
        os_mempool_poison(mp, membuf);
        os_mempool_guard(mp, membuf);
        true_block_size = OS_MEMPOOL_TRUE_BLOCK_SIZE(mp);
    191e:	f012 0f03 	tst.w	r2, #3
    1922:	d002      	beq.n	192a <os_mempool_init_internal+0x3a>
    1924:	f022 0203 	bic.w	r2, r2, #3
    1928:	3204      	adds	r2, #4

        /* Chain the memory blocks to the free list */
        block_addr = (uint8_t *)membuf;
        block_ptr = (struct os_memblock *)block_addr;
        for (i = 1; i < blocks; i++) {
    192a:	2001      	movs	r0, #1
    192c:	e007      	b.n	193e <os_mempool_init_internal+0x4e>
    if ((!membuf) && (blocks != 0)) {
    192e:	2900      	cmp	r1, #0
    1930:	d0e5      	beq.n	18fe <os_mempool_init_internal+0xe>
        return OS_INVALID_PARM;
    1932:	2003      	movs	r0, #3
    1934:	e00e      	b.n	1954 <os_mempool_init_internal+0x64>
            block_addr += true_block_size;
    1936:	189d      	adds	r5, r3, r2
            os_mempool_poison(mp, block_addr);
            os_mempool_guard(mp, block_addr);
            SLIST_NEXT(block_ptr, mb_next) = (struct os_memblock *)block_addr;
    1938:	601d      	str	r5, [r3, #0]
        for (i = 1; i < blocks; i++) {
    193a:	3001      	adds	r0, #1
            block_addr += true_block_size;
    193c:	462b      	mov	r3, r5
        for (i = 1; i < blocks; i++) {
    193e:	4281      	cmp	r1, r0
    1940:	dcf9      	bgt.n	1936 <os_mempool_init_internal+0x46>
            block_ptr = (struct os_memblock *)block_addr;
        }

        /* Last one in the list should be NULL */
        SLIST_NEXT(block_ptr, mb_next) = NULL;
    1942:	2200      	movs	r2, #0
    1944:	601a      	str	r2, [r3, #0]
    }

    STAILQ_INSERT_TAIL(&g_os_mempool_list, mp, mp_list);
    1946:	2000      	movs	r0, #0
    1948:	6120      	str	r0, [r4, #16]
    194a:	4b06      	ldr	r3, [pc, #24]	; (1964 <os_mempool_init_internal+0x74>)
    194c:	685a      	ldr	r2, [r3, #4]
    194e:	6014      	str	r4, [r2, #0]
    1950:	3410      	adds	r4, #16
    1952:	605c      	str	r4, [r3, #4]

    return OS_OK;
}
    1954:	bc30      	pop	{r4, r5}
    1956:	4770      	bx	lr
        return OS_INVALID_PARM;
    1958:	2003      	movs	r0, #3
}
    195a:	4770      	bx	lr
        return OS_INVALID_PARM;
    195c:	2003      	movs	r0, #3
    195e:	e7f9      	b.n	1954 <os_mempool_init_internal+0x64>
            return OS_MEM_NOT_ALIGNED;
    1960:	2004      	movs	r0, #4
    1962:	e7f7      	b.n	1954 <os_mempool_init_internal+0x64>
    1964:	200001b0 	.word	0x200001b0

00001968 <os_mempool_init>:

os_error_t
os_mempool_init(struct os_mempool *mp, uint16_t blocks, uint32_t block_size,
                void *membuf, char *name)
{
    1968:	b510      	push	{r4, lr}
    196a:	b082      	sub	sp, #8
    return os_mempool_init_internal(mp, blocks, block_size, membuf, name, 0);
    196c:	2400      	movs	r4, #0
    196e:	9401      	str	r4, [sp, #4]
    1970:	9c04      	ldr	r4, [sp, #16]
    1972:	9400      	str	r4, [sp, #0]
    1974:	f7ff ffbc 	bl	18f0 <os_mempool_init_internal>
}
    1978:	b002      	add	sp, #8
    197a:	bd10      	pop	{r4, pc}

0000197c <os_memblock_put_from_cb>:
    return (void *)block;
}

os_error_t
os_memblock_put_from_cb(struct os_mempool *mp, void *block_addr)
{
    197c:	b538      	push	{r3, r4, r5, lr}
    197e:	4604      	mov	r4, r0
    1980:	460d      	mov	r5, r1

    os_mempool_guard_check(mp, block_addr);
    os_mempool_poison(mp, block_addr);

    block = (struct os_memblock *)block_addr;
    OS_ENTER_CRITICAL(sr);
    1982:	f7ff ff92 	bl	18aa <os_arch_save_sr>

    /* Chain current free list pointer to this block; make this block head */
    SLIST_NEXT(block, mb_next) = SLIST_FIRST(mp);
    1986:	6963      	ldr	r3, [r4, #20]
    1988:	602b      	str	r3, [r5, #0]
    SLIST_FIRST(mp) = block;
    198a:	6165      	str	r5, [r4, #20]

    /* XXX: Should we check that the number free <= number blocks? */
    /* Increment number free */
    mp->mp_num_free++;
    198c:	88e3      	ldrh	r3, [r4, #6]
    198e:	3301      	adds	r3, #1
    1990:	80e3      	strh	r3, [r4, #6]

    OS_EXIT_CRITICAL(sr);
    1992:	f7ff ff90 	bl	18b6 <os_arch_restore_sr>

    os_trace_api_ret_u32(OS_TRACE_ID_MEMBLOCK_PUT_FROM_CB, (uint32_t)OS_OK);

    return OS_OK;
}
    1996:	2000      	movs	r0, #0
    1998:	bd38      	pop	{r3, r4, r5, pc}

0000199a <os_memblock_put>:

    os_trace_api_u32x2(OS_TRACE_ID_MEMBLOCK_PUT, (uint32_t)mp,
                       (uint32_t)block_addr);

    /* Make sure parameters are valid */
    if ((mp == NULL) || (block_addr == NULL)) {
    199a:	b168      	cbz	r0, 19b8 <os_memblock_put+0x1e>
{
    199c:	b508      	push	{r3, lr}
    if ((mp == NULL) || (block_addr == NULL)) {
    199e:	b169      	cbz	r1, 19bc <os_memblock_put+0x22>
    }
#endif
    /* If this is an extended mempool with a put callback, call the callback
     * instead of freeing the block directly.
     */
    if (mp->mp_flags & OS_MEMPOOL_F_EXT) {
    19a0:	7a83      	ldrb	r3, [r0, #10]
    19a2:	f013 0f01 	tst.w	r3, #1
    19a6:	d004      	beq.n	19b2 <os_memblock_put+0x18>
        mpe = (struct os_mempool_ext *)mp;
        if (mpe->mpe_put_cb != NULL) {
    19a8:	69c3      	ldr	r3, [r0, #28]
    19aa:	b113      	cbz	r3, 19b2 <os_memblock_put+0x18>
            ret = mpe->mpe_put_cb(mpe, block_addr, mpe->mpe_put_arg);
    19ac:	6a02      	ldr	r2, [r0, #32]
    19ae:	4798      	blx	r3
    ret = os_memblock_put_from_cb(mp, block_addr);

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MEMBLOCK_PUT, (uint32_t)ret);
    return ret;
}
    19b0:	bd08      	pop	{r3, pc}
    ret = os_memblock_put_from_cb(mp, block_addr);
    19b2:	f7ff ffe3 	bl	197c <os_memblock_put_from_cb>
    19b6:	e7fb      	b.n	19b0 <os_memblock_put+0x16>
        ret = OS_INVALID_PARM;
    19b8:	2003      	movs	r0, #3
}
    19ba:	4770      	bx	lr
        ret = OS_INVALID_PARM;
    19bc:	2003      	movs	r0, #3
    19be:	e7f7      	b.n	19b0 <os_memblock_put+0x16>

000019c0 <os_mempool_module_init>:
}

void
os_mempool_module_init(void)
{
    STAILQ_INIT(&g_os_mempool_list);
    19c0:	4b02      	ldr	r3, [pc, #8]	; (19cc <os_mempool_module_init+0xc>)
    19c2:	2200      	movs	r2, #0
    19c4:	601a      	str	r2, [r3, #0]
    19c6:	605b      	str	r3, [r3, #4]
}
    19c8:	4770      	bx	lr
    19ca:	bf00      	nop
    19cc:	200001b0 	.word	0x200001b0

000019d0 <os_msys_register>:
static struct os_sanity_check os_msys_sc;
#endif

int
os_msys_register(struct os_mbuf_pool *new_pool)
{
    19d0:	b430      	push	{r4, r5}
    struct os_mbuf_pool *prev;

    /* We want to have order from smallest to biggest mempool. */
    prev = NULL;
    pool = NULL;
    STAILQ_FOREACH(pool, &g_msys_pool_list, omp_next) {
    19d2:	4b11      	ldr	r3, [pc, #68]	; (1a18 <os_msys_register+0x48>)
    19d4:	681d      	ldr	r5, [r3, #0]
    19d6:	462b      	mov	r3, r5
    prev = NULL;
    19d8:	2400      	movs	r4, #0
    STAILQ_FOREACH(pool, &g_msys_pool_list, omp_next) {
    19da:	b133      	cbz	r3, 19ea <os_msys_register+0x1a>
        if (new_pool->omp_databuf_len < pool->omp_databuf_len) {
    19dc:	8801      	ldrh	r1, [r0, #0]
    19de:	881a      	ldrh	r2, [r3, #0]
    19e0:	4291      	cmp	r1, r2
    19e2:	d302      	bcc.n	19ea <os_msys_register+0x1a>
            break;
        }
        prev = pool;
    19e4:	461c      	mov	r4, r3
    STAILQ_FOREACH(pool, &g_msys_pool_list, omp_next) {
    19e6:	689b      	ldr	r3, [r3, #8]
    19e8:	e7f7      	b.n	19da <os_msys_register+0xa>
    }

    if (prev) {
    19ea:	b15c      	cbz	r4, 1a04 <os_msys_register+0x34>
        STAILQ_INSERT_AFTER(&g_msys_pool_list, prev, new_pool, omp_next);
    19ec:	68a3      	ldr	r3, [r4, #8]
    19ee:	6083      	str	r3, [r0, #8]
    19f0:	b11b      	cbz	r3, 19fa <os_msys_register+0x2a>
    19f2:	60a0      	str	r0, [r4, #8]
    } else {
        STAILQ_INSERT_HEAD(&g_msys_pool_list, new_pool, omp_next);
    }

    return (0);
}
    19f4:	2000      	movs	r0, #0
    19f6:	bc30      	pop	{r4, r5}
    19f8:	4770      	bx	lr
        STAILQ_INSERT_AFTER(&g_msys_pool_list, prev, new_pool, omp_next);
    19fa:	f100 0308 	add.w	r3, r0, #8
    19fe:	4a06      	ldr	r2, [pc, #24]	; (1a18 <os_msys_register+0x48>)
    1a00:	6053      	str	r3, [r2, #4]
    1a02:	e7f6      	b.n	19f2 <os_msys_register+0x22>
        STAILQ_INSERT_HEAD(&g_msys_pool_list, new_pool, omp_next);
    1a04:	6085      	str	r5, [r0, #8]
    1a06:	b115      	cbz	r5, 1a0e <os_msys_register+0x3e>
    1a08:	4b03      	ldr	r3, [pc, #12]	; (1a18 <os_msys_register+0x48>)
    1a0a:	6018      	str	r0, [r3, #0]
    1a0c:	e7f2      	b.n	19f4 <os_msys_register+0x24>
    1a0e:	f100 0308 	add.w	r3, r0, #8
    1a12:	4a01      	ldr	r2, [pc, #4]	; (1a18 <os_msys_register+0x48>)
    1a14:	6053      	str	r3, [r2, #4]
    1a16:	e7f7      	b.n	1a08 <os_msys_register+0x38>
    1a18:	20000138 	.word	0x20000138

00001a1c <os_msys_init_once>:

static void
os_msys_init_once(void *data, struct os_mempool *mempool,
                  struct os_mbuf_pool *mbuf_pool,
                  int block_count, int block_size, char *name)
{
    1a1c:	b530      	push	{r4, r5, lr}
    1a1e:	b083      	sub	sp, #12
    1a20:	4614      	mov	r4, r2
    int rc;

    rc = mem_init_mbuf_pool(data, mempool, mbuf_pool, block_count, block_size,
    1a22:	9d07      	ldr	r5, [sp, #28]
    1a24:	9501      	str	r5, [sp, #4]
    1a26:	9d06      	ldr	r5, [sp, #24]
    1a28:	9500      	str	r5, [sp, #0]
    1a2a:	f000 fd35 	bl	2498 <mem_init_mbuf_pool>
                            name);
    SYSINIT_PANIC_ASSERT(rc == 0);
    1a2e:	b138      	cbz	r0, 1a40 <os_msys_init_once+0x24>
    1a30:	2000      	movs	r0, #0
    1a32:	9000      	str	r0, [sp, #0]
    1a34:	4b09      	ldr	r3, [pc, #36]	; (1a5c <os_msys_init_once+0x40>)
    1a36:	681d      	ldr	r5, [r3, #0]
    1a38:	4603      	mov	r3, r0
    1a3a:	4602      	mov	r2, r0
    1a3c:	4601      	mov	r1, r0
    1a3e:	47a8      	blx	r5

    rc = os_msys_register(mbuf_pool);
    1a40:	4620      	mov	r0, r4
    1a42:	f7ff ffc5 	bl	19d0 <os_msys_register>
    SYSINIT_PANIC_ASSERT(rc == 0);
    1a46:	b138      	cbz	r0, 1a58 <os_msys_init_once+0x3c>
    1a48:	2000      	movs	r0, #0
    1a4a:	9000      	str	r0, [sp, #0]
    1a4c:	4b03      	ldr	r3, [pc, #12]	; (1a5c <os_msys_init_once+0x40>)
    1a4e:	681c      	ldr	r4, [r3, #0]
    1a50:	4603      	mov	r3, r0
    1a52:	4602      	mov	r2, r0
    1a54:	4601      	mov	r1, r0
    1a56:	47a0      	blx	r4
}
    1a58:	b003      	add	sp, #12
    1a5a:	bd30      	pop	{r4, r5, pc}
    1a5c:	20000150 	.word	0x20000150

00001a60 <os_msys_reset>:
    STAILQ_INIT(&g_msys_pool_list);
    1a60:	4b02      	ldr	r3, [pc, #8]	; (1a6c <os_msys_reset+0xc>)
    1a62:	2200      	movs	r2, #0
    1a64:	601a      	str	r2, [r3, #0]
    1a66:	605b      	str	r3, [r3, #4]
}
    1a68:	4770      	bx	lr
    1a6a:	bf00      	nop
    1a6c:	20000138 	.word	0x20000138

00001a70 <os_msys_init>:

void
os_msys_init(void)
{
    1a70:	b500      	push	{lr}
    1a72:	b083      	sub	sp, #12
    int rc;

    os_msys_reset();
    1a74:	f7ff fff4 	bl	1a60 <os_msys_reset>

    (void)os_msys_init_once;
    (void)rc;

#if MYNEWT_VAL(MSYS_1_BLOCK_COUNT) > 0
    os_msys_init_once(os_msys_1_data,
    1a78:	4b06      	ldr	r3, [pc, #24]	; (1a94 <os_msys_init+0x24>)
    1a7a:	9301      	str	r3, [sp, #4]
    1a7c:	f44f 7392 	mov.w	r3, #292	; 0x124
    1a80:	9300      	str	r3, [sp, #0]
    1a82:	2340      	movs	r3, #64	; 0x40
    1a84:	4a04      	ldr	r2, [pc, #16]	; (1a98 <os_msys_init+0x28>)
    1a86:	4905      	ldr	r1, [pc, #20]	; (1a9c <os_msys_init+0x2c>)
    1a88:	4805      	ldr	r0, [pc, #20]	; (1aa0 <os_msys_init+0x30>)
    1a8a:	f7ff ffc7 	bl	1a1c <os_msys_init_once>
    os_msys_sc.sc_checkin_itvl =
        OS_TICKS_PER_SEC * MYNEWT_VAL(MSYS_SANITY_TIMEOUT) / 1000;
    rc = os_sanity_check_register(&os_msys_sc);
    SYSINIT_PANIC_ASSERT(rc == 0);
#endif
}
    1a8e:	b003      	add	sp, #12
    1a90:	f85d fb04 	ldr.w	pc, [sp], #4
    1a94:	00005480 	.word	0x00005480
    1a98:	20004ab8 	.word	0x20004ab8
    1a9c:	20004ac4 	.word	0x20004ac4
    1aa0:	200001b8 	.word	0x200001b8

00001aa4 <os_time_get>:

os_time_t
os_time_get(void)
{
    return (g_os_time);
}
    1aa4:	4b01      	ldr	r3, [pc, #4]	; (1aac <os_time_get+0x8>)
    1aa6:	6818      	ldr	r0, [r3, #0]
    1aa8:	4770      	bx	lr
    1aaa:	bf00      	nop
    1aac:	20004ae4 	.word	0x20004ae4

00001ab0 <os_time_advance>:
#else

void
os_time_advance(int ticks)
{
    g_os_time += ticks;
    1ab0:	4a02      	ldr	r2, [pc, #8]	; (1abc <os_time_advance+0xc>)
    1ab2:	6813      	ldr	r3, [r2, #0]
    1ab4:	4418      	add	r0, r3
    1ab6:	6010      	str	r0, [r2, #0]
}
    1ab8:	4770      	bx	lr
    1aba:	bf00      	nop
    1abc:	20004ae4 	.word	0x20004ae4

00001ac0 <os_set_env>:
        .global os_set_env
os_set_env:
        .fnstart
        .cantunwind

        MSR     PSP,R0
    1ac0:	f380 8809 	msr	PSP, r0
        LDR     R0,=os_flags
    1ac4:	482b      	ldr	r0, [pc, #172]	; (1b74 <os_default_irq_asm+0x1e>)
        LDRB    R0,[R0]
    1ac6:	7800      	ldrb	r0, [r0, #0]
        ADDS    R0, R0, #2
    1ac8:	3002      	adds	r0, #2
        MSR     CONTROL,R0
    1aca:	f380 8814 	msr	CONTROL, r0
        ISB
    1ace:	f3bf 8f6f 	isb	sy
        BX      LR
    1ad2:	4770      	bx	lr

00001ad4 <os_arch_init_task_stack>:
        .type   os_arch_init_task_stack, %function
        .global os_arch_init_task_stack
os_arch_init_task_stack:
        .fnstart

        STMIA   R0,{R4-R11}
    1ad4:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
        BX      LR
    1ad8:	4770      	bx	lr

00001ada <SVC_Handler>:
        PUSH    {R4,LR}
        BL      os_trace_isr_enter
        POP     {R4,LR}
#endif

        MRS     R0,PSP                  /* Read PSP */
    1ada:	f3ef 8009 	mrs	r0, PSP
        LDR     R1,[R0,#24]             /* Read Saved PC from Stack */
    1ade:	6981      	ldr	r1, [r0, #24]
        LDRB    R1,[R1,#-2]             /* Load SVC Number */
    1ae0:	f811 1c02 	ldrb.w	r1, [r1, #-2]
        CBNZ    R1,SVC_User
    1ae4:	b951      	cbnz	r1, 1afc <SVC_User>

        LDM     R0,{R0-R3,R12}          /* Read R0-R3,R12 from stack */
    1ae6:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
        PUSH    {R4,LR}                 /* Save EXC_RETURN */
    1aea:	b510      	push	{r4, lr}
        BLX     R12                     /* Call SVC Function */
    1aec:	47e0      	blx	ip
        POP     {R4,LR}                 /* Restore EXC_RETURN */
    1aee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

        MRS     R12,PSP                 /* Read PSP */
    1af2:	f3ef 8c09 	mrs	ip, PSP
        STM     R12,{R0-R2}             /* Store return values */
    1af6:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
        PUSH    {R4,LR}
        BL      os_trace_isr_exit
        POP     {R4,LR}
#endif

        BX      LR                      /* Return from interrupt */
    1afa:	4770      	bx	lr

00001afc <SVC_User>:

        /*------------------- User SVC ------------------------------*/
SVC_User:
        PUSH    {R4,LR}                 /* Save EXC_RETURN */
    1afc:	b510      	push	{r4, lr}
        LDR     R2,=SVC_Count
    1afe:	4a1e      	ldr	r2, [pc, #120]	; (1b78 <os_default_irq_asm+0x22>)
        LDR     R2,[R2]
    1b00:	6812      	ldr	r2, [r2, #0]
        CMP     R1,R2
    1b02:	4291      	cmp	r1, r2
        BHI     SVC_Done                /* Overflow */
    1b04:	d809      	bhi.n	1b1a <SVC_Done>

        LDR     R4,=SVC_Table-4
    1b06:	4c1d      	ldr	r4, [pc, #116]	; (1b7c <os_default_irq_asm+0x26>)
        LDR     R4,[R4,R1,LSL #2]       /* Load SVC Function Address */
    1b08:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]

        LDM     R0,{R0-R3,R12}          /* Read R0-R3,R12 from stack */
    1b0c:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
        BLX     R4                      /* Call SVC Function */
    1b10:	47a0      	blx	r4

        MRS     R12,PSP
    1b12:	f3ef 8c09 	mrs	ip, PSP
        STM     R12,{R0-R3}             /* Function return values */
    1b16:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

00001b1a <SVC_Done>:
SVC_Done:
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_exit
#endif
        POP     {R4,LR}                 /* Restore EXC_RETURN */
    1b1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        BX      LR                      /* Return from interrupt */
    1b1e:	4770      	bx	lr

00001b20 <PendSV_Handler>:
        .global PendSV_Handler
PendSV_Handler:
        .fnstart
        .cantunwind

        LDR     R3,=g_os_run_list       /* Get highest priority task ready to run */
    1b20:	4b17      	ldr	r3, [pc, #92]	; (1b80 <os_default_irq_asm+0x2a>)
        LDR     R2,[R3]                 /* Store in R2 */
    1b22:	681a      	ldr	r2, [r3, #0]
        LDR     R3,=g_current_task      /* Get current task */
    1b24:	4b17      	ldr	r3, [pc, #92]	; (1b84 <os_default_irq_asm+0x2e>)
        LDR     R1,[R3]                 /* Current task in R1 */
    1b26:	6819      	ldr	r1, [r3, #0]
        CMP     R1,R2
    1b28:	4291      	cmp	r1, r2
        IT      EQ
    1b2a:	bf08      	it	eq
        BXEQ    LR                      /* RETI, no task switch */
    1b2c:	4770      	bxeq	lr

        MRS     R12,PSP                 /* Read PSP */
    1b2e:	f3ef 8c09 	mrs	ip, PSP
        TST     LR,#0x10                /* is it extended frame? */
        IT      EQ
        VSTMDBEQ R12!,{S16-S31}         /* yes; push the regs */
        STMDB   R12!,{R4-R11,LR}        /* Save Old context */
#else
        STMDB   R12!,{R4-R11}           /* Save Old context */
    1b32:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#endif
        STR     R12,[R1,#0]             /* Update stack pointer in current task */
    1b36:	f8c1 c000 	str.w	ip, [r1]
        STR     R2,[R3]                 /* g_current_task = highest ready */
    1b3a:	601a      	str	r2, [r3, #0]

        LDR     R12,[R2,#0]             /* get stack pointer of task we will start */
    1b3c:	f8d2 c000 	ldr.w	ip, [r2]
        ITTE    EQ
        VLDMIAEQ R12!,{S16-S31}         /* yes; pull the regs */
        MVNEQ   LR,#~0xFFFFFFED         /* BX treats it as extended */
        MVNNE   LR,#~0xFFFFFFFD         /* BX treats is as basic frame */
#else
        LDMIA   R12!,{R4-R11}           /* Restore New Context */
    1b40:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#endif
        MSR     PSP,R12                 /* Write PSP */
    1b44:	f38c 8809 	msr	PSP, ip
        MOV     R0, R2
        BL      os_trace_task_start_exec
        POP     {R4,LR}
#endif

        BX      LR                      /* Return to Thread Mode */
    1b48:	4770      	bx	lr

00001b4a <SysTick_Handler>:
        .global SysTick_Handler
SysTick_Handler:
        .fnstart
        .cantunwind

        PUSH    {R4,LR}                 /* Save EXC_RETURN */
    1b4a:	b510      	push	{r4, lr}
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_enter
#endif
        BL      timer_handler
    1b4c:	f7ff fea8 	bl	18a0 <timer_handler>
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_exit
#endif
        POP     {R4,LR}                 /* Restore EXC_RETURN */
    1b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        BX      LR
    1b54:	4770      	bx	lr

00001b56 <os_default_irq_asm>:

        /*
         * LR = 0xfffffff9 if we were using MSP as SP
         * LR = 0xfffffffd if we were using PSP as SP
         */
        TST     LR,#4
    1b56:	f01e 0f04 	tst.w	lr, #4
        ITE     EQ
    1b5a:	bf0c      	ite	eq
        MRSEQ   R3,MSP
    1b5c:	f3ef 8308 	mrseq	r3, MSP
        MRSNE   R3,PSP
    1b60:	f3ef 8309 	mrsne	r3, PSP
        PUSH    {R3-R11,LR}
    1b64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        MOV     R0, SP
    1b68:	4668      	mov	r0, sp
        BL      os_default_irq
    1b6a:	f7ff fe09 	bl	1780 <os_default_irq>
        POP     {R3-R11,LR}                 /* Restore EXC_RETURN */
    1b6e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        PUSH    {R4,LR}
        BL      os_trace_isr_exit
        POP     {R4,LR}
#endif

        BX      LR
    1b72:	4770      	bx	lr
        LDR     R0,=os_flags
    1b74:	200001ac 	.word	0x200001ac
        LDR     R2,=SVC_Count
    1b78:	00000000 	.word	0x00000000
        LDR     R4,=SVC_Table-4
    1b7c:	fffffffc 	.word	0xfffffffc
        LDR     R3,=g_os_run_list       /* Get highest priority task ready to run */
    1b80:	20000140 	.word	0x20000140
        LDR     R3,=g_current_task      /* Get current task */
    1b84:	20004ae0 	.word	0x20004ae0

00001b88 <os_mbuf_pool_init>:

int
os_mbuf_pool_init(struct os_mbuf_pool *omp, struct os_mempool *mp,
                  uint16_t buf_len, uint16_t nbufs)
{
    omp->omp_databuf_len = buf_len - sizeof(struct os_mbuf);
    1b88:	3a10      	subs	r2, #16
    1b8a:	8002      	strh	r2, [r0, #0]
    omp->omp_pool = mp;
    1b8c:	6041      	str	r1, [r0, #4]

    return (0);
}
    1b8e:	2000      	movs	r0, #0
    1b90:	4770      	bx	lr

00001b92 <os_mbuf_free>:
    return om;
}

int
os_mbuf_free(struct os_mbuf *om)
{
    1b92:	b508      	push	{r3, lr}
    int rc;

    os_trace_api_u32(OS_TRACE_ID_MBUF_FREE, (uint32_t)om);

    if (om->om_omp != NULL) {
    1b94:	6883      	ldr	r3, [r0, #8]
    1b96:	b123      	cbz	r3, 1ba2 <os_mbuf_free+0x10>
    1b98:	4601      	mov	r1, r0
        rc = os_memblock_put(om->om_omp->omp_pool, om);
    1b9a:	6858      	ldr	r0, [r3, #4]
    1b9c:	f7ff fefd 	bl	199a <os_memblock_put>
    rc = 0;

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MBUF_FREE, (uint32_t)rc);
    return (rc);
}
    1ba0:	bd08      	pop	{r3, pc}
    rc = 0;
    1ba2:	2000      	movs	r0, #0
    return (rc);
    1ba4:	e7fc      	b.n	1ba0 <os_mbuf_free+0xe>

00001ba6 <os_mbuf_free_chain>:

int
os_mbuf_free_chain(struct os_mbuf *om)
{
    1ba6:	4603      	mov	r3, r0
    struct os_mbuf *next;
    int rc;

    os_trace_api_u32(OS_TRACE_ID_MBUF_FREE_CHAIN, (uint32_t)om);

    while (om != NULL) {
    1ba8:	b160      	cbz	r0, 1bc4 <os_mbuf_free_chain+0x1e>
{
    1baa:	b510      	push	{r4, lr}
        next = SLIST_NEXT(om, om_next);
    1bac:	68dc      	ldr	r4, [r3, #12]

        rc = os_mbuf_free(om);
    1bae:	4618      	mov	r0, r3
    1bb0:	f7ff ffef 	bl	1b92 <os_mbuf_free>
        if (rc != 0) {
            goto done;
        }

        om = next;
    1bb4:	4623      	mov	r3, r4
        if (rc != 0) {
    1bb6:	4602      	mov	r2, r0
    1bb8:	b910      	cbnz	r0, 1bc0 <os_mbuf_free_chain+0x1a>
    while (om != NULL) {
    1bba:	2c00      	cmp	r4, #0
    1bbc:	d1f6      	bne.n	1bac <os_mbuf_free_chain+0x6>
    }

    rc = 0;
    1bbe:	2200      	movs	r2, #0

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MBUF_FREE_CHAIN, (uint32_t)rc);
    return (rc);
}
    1bc0:	4610      	mov	r0, r2
    1bc2:	bd10      	pop	{r4, pc}
    rc = 0;
    1bc4:	2200      	movs	r2, #0
}
    1bc6:	4610      	mov	r0, r2
    1bc8:	4770      	bx	lr

00001bca <os_mutex_init>:
os_error_t
os_mutex_init(struct os_mutex *mu)
{
    os_error_t ret;

    if (!mu) {
    1bca:	4603      	mov	r3, r0
    1bcc:	b128      	cbz	r0, 1bda <os_mutex_init+0x10>
    }

    os_trace_api_u32(OS_TRACE_ID_MUTEX_INIT, (uint32_t)mu);

    /* Initialize to 0 */
    mu->mu_prio = 0;
    1bce:	2000      	movs	r0, #0
    1bd0:	7158      	strb	r0, [r3, #5]
    mu->mu_level = 0;
    1bd2:	80d8      	strh	r0, [r3, #6]
    mu->mu_owner = NULL;
    1bd4:	6098      	str	r0, [r3, #8]
    SLIST_FIRST(&mu->mu_head) = NULL;
    1bd6:	6018      	str	r0, [r3, #0]
    1bd8:	4770      	bx	lr
        ret = OS_INVALID_PARM;
    1bda:	2003      	movs	r0, #3
    ret = OS_OK;

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MUTEX_INIT, (uint32_t)ret);
    return ret;
}
    1bdc:	4770      	bx	lr

00001bde <memcmp>:
int memcmp(const void *s1, const void *s2, size_t n)
{
    int d = 0;

#if defined(ARCH_cortex_m3) || defined(ARCH_cortex_m4) || defined(ARCH_cortex_m7)
    asm (".syntax unified                   \n"
    1bde:	b470      	push	{r4, r5, r6}
    1be0:	f04f 0500 	mov.w	r5, #0
    1be4:	f022 0603 	bic.w	r6, r2, #3
    1be8:	e005      	b.n	1bf6 <test1>

00001bea <loop1>:
    1bea:	5943      	ldr	r3, [r0, r5]
    1bec:	594c      	ldr	r4, [r1, r5]
    1bee:	42a3      	cmp	r3, r4
    1bf0:	d104      	bne.n	1bfc <res1>
    1bf2:	f105 0504 	add.w	r5, r5, #4

00001bf6 <test1>:
    1bf6:	42b5      	cmp	r5, r6
    1bf8:	d1f7      	bne.n	1bea <loop1>
    1bfa:	e00d      	b.n	1c18 <test2>

00001bfc <res1>:
    1bfc:	ba1b      	rev	r3, r3
    1bfe:	ba24      	rev	r4, r4
    1c00:	1b1b      	subs	r3, r3, r4
    1c02:	bf8c      	ite	hi
    1c04:	2301      	movhi	r3, #1
    1c06:	f04f 33ff 	movls.w	r3, #4294967295	; 0xffffffff
    1c0a:	e009      	b.n	1c20 <done>

00001c0c <loop2>:
    1c0c:	5d43      	ldrb	r3, [r0, r5]
    1c0e:	5d4c      	ldrb	r4, [r1, r5]
    1c10:	1b1b      	subs	r3, r3, r4
    1c12:	d105      	bne.n	1c20 <done>
    1c14:	f105 0501 	add.w	r5, r5, #1

00001c18 <test2>:
    1c18:	4295      	cmp	r5, r2
    1c1a:	d1f7      	bne.n	1c0c <loop2>
    1c1c:	f04f 0300 	mov.w	r3, #0

00001c20 <done>:
    1c20:	4618      	mov	r0, r3
    1c22:	bc70      	pop	{r4, r5, r6}
			break;
	}
#endif

	return d;
}
    1c24:	4770      	bx	lr

00001c26 <memcpy>:
#if defined(__ARM_FEATURE_UNALIGNED)
        /*
         * We can speed up a bit by moving 32-bit words if unaligned access is
         * supported (e.g. Cortex-M3/4/7/33).
         */
        asm (".syntax unified           \n"
    1c26:	e001      	b.n	1c2c <test1>

00001c28 <loop1>:
    1c28:	588b      	ldr	r3, [r1, r2]
    1c2a:	5083      	str	r3, [r0, r2]

00001c2c <test1>:
    1c2c:	3a04      	subs	r2, #4
    1c2e:	d5fb      	bpl.n	1c28 <loop1>
    1c30:	f102 0204 	add.w	r2, r2, #4
             "       bpl  loop1         \n"
             "       add  r2, #4        \n"
            );
#endif

        asm (".syntax unified           \n"
    1c34:	e001      	b.n	1c3a <test2>

00001c36 <loop2>:
    1c36:	5c8b      	ldrb	r3, [r1, r2]
    1c38:	5483      	strb	r3, [r0, r2]

00001c3a <test2>:
    1c3a:	3a01      	subs	r2, #1
    1c3c:	d5fb      	bpl.n	1c36 <loop2>
		*q++ = *p++;
	}
#endif

	return dst;
}
    1c3e:	4770      	bx	lr

00001c40 <memset>:
#if defined(__arm__)
#include <mcu/cmsis_nvic.h>
#endif

void *memset(void *dst, int c, size_t n)
{
    1c40:	b430      	push	{r4, r5}
	asm volatile ("cld ; rep ; stosq ; movl %3,%%ecx ; rep ; stosb"
		      :"+c" (nq), "+D" (q)
		      : "a" ((unsigned char)c * 0x0101010101010101U),
			"r" ((uint32_t) n & 7));
#elif defined(__arm__)
    asm volatile (".syntax unified                          \n"
    1c42:	4605      	mov	r5, r0
    1c44:	b2c9      	uxtb	r1, r1
    1c46:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    1c4a:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    1c4e:	18ab      	adds	r3, r5, r2
    1c50:	2403      	movs	r4, #3
    1c52:	4023      	ands	r3, r4
    1c54:	1ad3      	subs	r3, r2, r3
    1c56:	d40b      	bmi.n	1c70 <memset+0x30>
    1c58:	e001      	b.n	1c5e <memset+0x1e>
    1c5a:	3a01      	subs	r2, #1
    1c5c:	54a9      	strb	r1, [r5, r2]
    1c5e:	429a      	cmp	r2, r3
    1c60:	d1fb      	bne.n	1c5a <memset+0x1a>
    1c62:	e000      	b.n	1c66 <memset+0x26>
    1c64:	50a9      	str	r1, [r5, r2]
    1c66:	3a04      	subs	r2, #4
    1c68:	d5fc      	bpl.n	1c64 <memset+0x24>
    1c6a:	3204      	adds	r2, #4
    1c6c:	e000      	b.n	1c70 <memset+0x30>
    1c6e:	54a9      	strb	r1, [r5, r2]
    1c70:	3a01      	subs	r2, #1
    1c72:	d5fc      	bpl.n	1c6e <memset+0x2e>
		*q++ = c;
	}
#endif

	return dst;
}
    1c74:	bc30      	pop	{r4, r5}
    1c76:	4770      	bx	lr

00001c78 <strlen>:

#include <string.h>

size_t strlen(const char *s)
{
	const char *ss = s;
    1c78:	4603      	mov	r3, r0
	while (*ss)
    1c7a:	e000      	b.n	1c7e <strlen+0x6>
		ss++;
    1c7c:	3301      	adds	r3, #1
	while (*ss)
    1c7e:	781a      	ldrb	r2, [r3, #0]
    1c80:	2a00      	cmp	r2, #0
    1c82:	d1fb      	bne.n	1c7c <strlen+0x4>
	return ss - s;
}
    1c84:	1a18      	subs	r0, r3, r0
    1c86:	4770      	bx	lr

00001c88 <init_backlight>:

static void blink_pattern(const uint8_t pattern[], int length);
static void delay_ms(uint32_t ms);

/// Init the backlights
static void init_backlight(void) {
    1c88:	b510      	push	{r4, lr}
    for (int b = 0; b < sizeof(backlights); b++) {
    1c8a:	2400      	movs	r4, #0
    1c8c:	e003      	b.n	1c96 <init_backlight+0xe>
        uint8_t gpio = backlights[b];
        //  If High backlight...
        if (b == 2) {
            //  Switch to on
            hal_gpio_init_out(gpio, 0);
    1c8e:	2100      	movs	r1, #0
    1c90:	f7ff f841 	bl	d16 <hal_gpio_init_out>
    for (int b = 0; b < sizeof(backlights); b++) {
    1c94:	3401      	adds	r4, #1
    1c96:	2c02      	cmp	r4, #2
    1c98:	d807      	bhi.n	1caa <init_backlight+0x22>
        uint8_t gpio = backlights[b];
    1c9a:	4b04      	ldr	r3, [pc, #16]	; (1cac <init_backlight+0x24>)
    1c9c:	5d18      	ldrb	r0, [r3, r4]
        if (b == 2) {
    1c9e:	2c02      	cmp	r4, #2
    1ca0:	d0f5      	beq.n	1c8e <init_backlight+0x6>
        } else {
            //  Switch to off
            hal_gpio_init_out(gpio, 1);
    1ca2:	2101      	movs	r1, #1
    1ca4:	f7ff f837 	bl	d16 <hal_gpio_init_out>
    1ca8:	e7f4      	b.n	1c94 <init_backlight+0xc>
        }
    }
}
    1caa:	bd10      	pop	{r4, pc}
    1cac:	00005488 	.word	0x00005488

00001cb0 <delay_ms>:
        hal_gpio_write(gpio, 1);
    }
}

/// Sleep for the specified number of milliseconds
static void delay_ms(uint32_t ms) {
    1cb0:	b538      	push	{r3, r4, r5, lr}
    1cb2:	4605      	mov	r5, r0
    //  os_time_delay() doesn't work in MCUBoot because the scheduler has not started
    uint8_t button_samples = 0;
    for (int i = 0; i < ms; i++) {
    1cb4:	2400      	movs	r4, #0
    1cb6:	e007      	b.n	1cc8 <delay_ms+0x18>
        for (int delay = 0; delay < 100000; delay++) {}
    1cb8:	3301      	adds	r3, #1
    1cba:	4a06      	ldr	r2, [pc, #24]	; (1cd4 <delay_ms+0x24>)
    1cbc:	4293      	cmp	r3, r2
    1cbe:	ddfb      	ble.n	1cb8 <delay_ms+0x8>
        button_samples += hal_gpio_read(PUSH_BUTTON_IN);
    1cc0:	200d      	movs	r0, #13
    1cc2:	f7ff f855 	bl	d70 <hal_gpio_read>
    for (int i = 0; i < ms; i++) {
    1cc6:	3401      	adds	r4, #1
    1cc8:	42ac      	cmp	r4, r5
    1cca:	d201      	bcs.n	1cd0 <delay_ms+0x20>
        for (int delay = 0; delay < 100000; delay++) {}
    1ccc:	2300      	movs	r3, #0
    1cce:	e7f4      	b.n	1cba <delay_ms+0xa>
    }
    1cd0:	bd38      	pop	{r3, r4, r5, pc}
    1cd2:	bf00      	nop
    1cd4:	0001869f 	.word	0x0001869f

00001cd8 <blink_pattern>:
static void blink_pattern(const uint8_t pattern[], int length) {
    1cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1cdc:	4680      	mov	r8, r0
    1cde:	460f      	mov	r7, r1
    for (int i = 0; i < length; i++) {
    1ce0:	2600      	movs	r6, #0
    1ce2:	e016      	b.n	1d12 <blink_pattern+0x3a>
                hal_gpio_write(gpio, 0);
    1ce4:	2100      	movs	r1, #0
    1ce6:	f7ff f832 	bl	d4e <hal_gpio_write>
        for (int b = 0; b < sizeof(backlights); b++) {
    1cea:	3401      	adds	r4, #1
    1cec:	2c02      	cmp	r4, #2
    1cee:	d807      	bhi.n	1d00 <blink_pattern+0x28>
            uint8_t gpio = backlights[b];
    1cf0:	4b0c      	ldr	r3, [pc, #48]	; (1d24 <blink_pattern+0x4c>)
    1cf2:	5d18      	ldrb	r0, [r3, r4]
            if (b == level) {                
    1cf4:	42a5      	cmp	r5, r4
    1cf6:	d0f5      	beq.n	1ce4 <blink_pattern+0xc>
                hal_gpio_write(gpio, 1);
    1cf8:	2101      	movs	r1, #1
    1cfa:	f7ff f828 	bl	d4e <hal_gpio_write>
    1cfe:	e7f4      	b.n	1cea <blink_pattern+0x12>
        delay_ms(10);
    1d00:	200a      	movs	r0, #10
    1d02:	f7ff ffd5 	bl	1cb0 <delay_ms>
        hal_gpio_write(gpio, 1);
    1d06:	2101      	movs	r1, #1
    1d08:	4b06      	ldr	r3, [pc, #24]	; (1d24 <blink_pattern+0x4c>)
    1d0a:	5d58      	ldrb	r0, [r3, r5]
    1d0c:	f7ff f81f 	bl	d4e <hal_gpio_write>
    for (int i = 0; i < length; i++) {
    1d10:	3601      	adds	r6, #1
    1d12:	42be      	cmp	r6, r7
    1d14:	da03      	bge.n	1d1e <blink_pattern+0x46>
        uint8_t level = pattern[i];
    1d16:	f818 5006 	ldrb.w	r5, [r8, r6]
        for (int b = 0; b < sizeof(backlights); b++) {
    1d1a:	2400      	movs	r4, #0
    1d1c:	e7e6      	b.n	1cec <blink_pattern+0x14>
}
    1d1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1d22:	bf00      	nop
    1d24:	00005488 	.word	0x00005488

00001d28 <blink_backlight>:
void blink_backlight(int pattern_id, int repetitions) {
    1d28:	b570      	push	{r4, r5, r6, lr}
    1d2a:	4605      	mov	r5, r0
    1d2c:	460e      	mov	r6, r1
    if (first_blink) {
    1d2e:	4b1a      	ldr	r3, [pc, #104]	; (1d98 <blink_backlight+0x70>)
    1d30:	681b      	ldr	r3, [r3, #0]
    1d32:	b90b      	cbnz	r3, 1d38 <blink_backlight+0x10>
void blink_backlight(int pattern_id, int repetitions) {
    1d34:	2400      	movs	r4, #0
    1d36:	e00a      	b.n	1d4e <blink_backlight+0x26>
        first_blink = 0;
    1d38:	4b17      	ldr	r3, [pc, #92]	; (1d98 <blink_backlight+0x70>)
    1d3a:	2200      	movs	r2, #0
    1d3c:	601a      	str	r2, [r3, #0]
        init_backlight();
    1d3e:	f7ff ffa3 	bl	1c88 <init_backlight>
    1d42:	e7f7      	b.n	1d34 <blink_backlight+0xc>
            case 0:  blink_pattern(slower_pulse,  sizeof(slower_pulse));  break;
    1d44:	2124      	movs	r1, #36	; 0x24
    1d46:	4815      	ldr	r0, [pc, #84]	; (1d9c <blink_backlight+0x74>)
    1d48:	f7ff ffc6 	bl	1cd8 <blink_pattern>
    for (int i = 0; i < repetitions; i++) {
    1d4c:	3401      	adds	r4, #1
    1d4e:	42b4      	cmp	r4, r6
    1d50:	da20      	bge.n	1d94 <blink_backlight+0x6c>
        switch (pattern_id) {
    1d52:	2d03      	cmp	r5, #3
    1d54:	d819      	bhi.n	1d8a <blink_backlight+0x62>
    1d56:	a301      	add	r3, pc, #4	; (adr r3, 1d5c <blink_backlight+0x34>)
    1d58:	f853 f025 	ldr.w	pc, [r3, r5, lsl #2]
    1d5c:	00001d45 	.word	0x00001d45
    1d60:	00001d6d 	.word	0x00001d6d
    1d64:	00001d77 	.word	0x00001d77
    1d68:	00001d81 	.word	0x00001d81
            case 1:  blink_pattern(slow_pulse,    sizeof(slow_pulse));    break;
    1d6c:	2112      	movs	r1, #18
    1d6e:	480c      	ldr	r0, [pc, #48]	; (1da0 <blink_backlight+0x78>)
    1d70:	f7ff ffb2 	bl	1cd8 <blink_pattern>
    1d74:	e7ea      	b.n	1d4c <blink_backlight+0x24>
            case 2:  blink_pattern(fast_pulse,    sizeof(fast_pulse));    break;
    1d76:	210c      	movs	r1, #12
    1d78:	480a      	ldr	r0, [pc, #40]	; (1da4 <blink_backlight+0x7c>)
    1d7a:	f7ff ffad 	bl	1cd8 <blink_pattern>
    1d7e:	e7e5      	b.n	1d4c <blink_backlight+0x24>
            case 3:  blink_pattern(faster_pulse,  sizeof(faster_pulse));  break;
    1d80:	2106      	movs	r1, #6
    1d82:	4809      	ldr	r0, [pc, #36]	; (1da8 <blink_backlight+0x80>)
    1d84:	f7ff ffa8 	bl	1cd8 <blink_pattern>
    1d88:	e7e0      	b.n	1d4c <blink_backlight+0x24>
            default: blink_pattern(fastest_pulse, sizeof(fastest_pulse)); break;
    1d8a:	2103      	movs	r1, #3
    1d8c:	4807      	ldr	r0, [pc, #28]	; (1dac <blink_backlight+0x84>)
    1d8e:	f7ff ffa3 	bl	1cd8 <blink_pattern>
    1d92:	e7db      	b.n	1d4c <blink_backlight+0x24>
}
    1d94:	bd70      	pop	{r4, r5, r6, pc}
    1d96:	bf00      	nop
    1d98:	20000148 	.word	0x20000148
    1d9c:	000054b8 	.word	0x000054b8
    1da0:	000054a4 	.word	0x000054a4
    1da4:	0000548c 	.word	0x0000548c
    1da8:	00005498 	.word	0x00005498
    1dac:	000054a0 	.word	0x000054a0

00001db0 <relocate_vector_table>:
/// Relocate the Arm Vector Table from vector_table to relocated_vector_table.
/// relocated_vector_table must be aligned to 0x100 page boundary.
static void relocate_vector_table(void *vector_table, void *relocated_vector_table) {
    uint32_t *current_location = (uint32_t *) vector_table;
    uint32_t *new_location = (uint32_t *) relocated_vector_table;
    if (new_location == current_location) { return; }  //  No need to relocate
    1db0:	4288      	cmp	r0, r1
    1db2:	d021      	beq.n	1df8 <relocate_vector_table+0x48>
static void relocate_vector_table(void *vector_table, void *relocated_vector_table) {
    1db4:	b538      	push	{r3, r4, r5, lr}
    //  Check whether we need to copy the vectors.
    int vector_diff = 0;  //  Non-zero if a vector is different
    for (int i = 0; i < NVIC_NUM_VECTORS; i++) {
    1db6:	2300      	movs	r3, #0
    1db8:	2b35      	cmp	r3, #53	; 0x35
    1dba:	dc07      	bgt.n	1dcc <relocate_vector_table+0x1c>
        if (new_location[i] != current_location[i]) {
    1dbc:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
    1dc0:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
    1dc4:	42a5      	cmp	r5, r4
    1dc6:	d103      	bne.n	1dd0 <relocate_vector_table+0x20>
    for (int i = 0; i < NVIC_NUM_VECTORS; i++) {
    1dc8:	3301      	adds	r3, #1
    1dca:	e7f5      	b.n	1db8 <relocate_vector_table+0x8>
    int vector_diff = 0;  //  Non-zero if a vector is different
    1dcc:	2300      	movs	r3, #0
    1dce:	e000      	b.n	1dd2 <relocate_vector_table+0x22>
            vector_diff = 1;
    1dd0:	2301      	movs	r3, #1
    1dd2:	460c      	mov	r4, r1
    1dd4:	4605      	mov	r5, r0
            break;
        }
    }
    //  If we need to copy the vectors, erase the flash ROM and write the vectors.
    if (vector_diff) {
    1dd6:	b913      	cbnz	r3, 1dde <relocate_vector_table+0x2e>
            vector_table, //  From the original address
            0x100         //  Assume that we copy an entire page
        );
    }
    //  Point VTOR Register in the System Control Block to the relocated vector table.
    *SCB_VTOR = (uint32_t) relocated_vector_table;
    1dd8:	4b08      	ldr	r3, [pc, #32]	; (1dfc <relocate_vector_table+0x4c>)
    1dda:	601c      	str	r4, [r3, #0]
}
    1ddc:	bd38      	pop	{r3, r4, r5, pc}
        hal_flash_erase(  //  Erase...
    1dde:	f44f 7280 	mov.w	r2, #256	; 0x100
    1de2:	2000      	movs	r0, #0
    1de4:	f002 f9f4 	bl	41d0 <hal_flash_erase>
        hal_flash_write(  //  Write...
    1de8:	f44f 7380 	mov.w	r3, #256	; 0x100
    1dec:	462a      	mov	r2, r5
    1dee:	4621      	mov	r1, r4
    1df0:	2000      	movs	r0, #0
    1df2:	f002 f9b3 	bl	415c <hal_flash_write>
    1df6:	e7ef      	b.n	1dd8 <relocate_vector_table+0x28>
    1df8:	4770      	bx	lr
    1dfa:	bf00      	nop
    1dfc:	e000ed08 	.word	0xe000ed08

00001e00 <pinetime_boot_init>:
void pinetime_boot_init(void) {
    1e00:	b538      	push	{r3, r4, r5, lr}
    console_printf("Starting Bootloader...\n");
    1e02:	4828      	ldr	r0, [pc, #160]	; (1ea4 <pinetime_boot_init+0xa4>)
    1e04:	f000 fad6 	bl	23b4 <console_printf>
    console_flush();
    1e08:	f000 faf8 	bl	23fc <console_flush>
    hal_gpio_init_in(PUSH_BUTTON_IN, HAL_GPIO_PULL_DOWN);
    1e0c:	2102      	movs	r1, #2
    1e0e:	200d      	movs	r0, #13
    1e10:	f7fe ff6b 	bl	cea <hal_gpio_init_in>
    hal_gpio_init_out(PUSH_BUTTON_OUT, 1);
    1e14:	2101      	movs	r1, #1
    1e16:	200f      	movs	r0, #15
    1e18:	f7fe ff7d 	bl	d16 <hal_gpio_init_out>
    hal_gpio_write(PUSH_BUTTON_OUT, 1);  //  Enable the button
    1e1c:	2101      	movs	r1, #1
    1e1e:	200f      	movs	r0, #15
    1e20:	f7fe ff95 	bl	d4e <hal_gpio_write>
    blink_backlight(1, 1);
    1e24:	2101      	movs	r1, #1
    1e26:	4608      	mov	r0, r1
    1e28:	f7ff ff7e 	bl	1d28 <blink_backlight>
    pinetime_boot_display_image();
    1e2c:	f000 fa20 	bl	2270 <pinetime_boot_display_image>
    console_printf("Check button: %d\n", hal_gpio_read(PUSH_BUTTON_IN));
    1e30:	200d      	movs	r0, #13
    1e32:	f7fe ff9d 	bl	d70 <hal_gpio_read>
    1e36:	4601      	mov	r1, r0
    1e38:	481b      	ldr	r0, [pc, #108]	; (1ea8 <pinetime_boot_init+0xa8>)
    1e3a:	f000 fabb 	bl	23b4 <console_printf>
    console_flush();
    1e3e:	f000 fadd 	bl	23fc <console_flush>
    blink_backlight(1, 1);
    1e42:	2101      	movs	r1, #1
    1e44:	4608      	mov	r0, r1
    1e46:	f7ff ff6f 	bl	1d28 <blink_backlight>
    console_printf("Waiting 5 seconds for button...\n");
    1e4a:	4818      	ldr	r0, [pc, #96]	; (1eac <pinetime_boot_init+0xac>)
    1e4c:	f000 fab2 	bl	23b4 <console_printf>
    console_flush();
    1e50:	f000 fad4 	bl	23fc <console_flush>
    for (int i = 0; i < 64 * 5; i++) {
    1e54:	2500      	movs	r5, #0
    uint8_t button_samples = 0;
    1e56:	462c      	mov	r4, r5
    for (int i = 0; i < 64 * 5; i++) {
    1e58:	e009      	b.n	1e6e <pinetime_boot_init+0x6e>
        for (int delay = 0; delay < 100000; delay++);
    1e5a:	3301      	adds	r3, #1
    1e5c:	4a14      	ldr	r2, [pc, #80]	; (1eb0 <pinetime_boot_init+0xb0>)
    1e5e:	4293      	cmp	r3, r2
    1e60:	ddfb      	ble.n	1e5a <pinetime_boot_init+0x5a>
        button_samples += hal_gpio_read(PUSH_BUTTON_IN);
    1e62:	200d      	movs	r0, #13
    1e64:	f7fe ff84 	bl	d70 <hal_gpio_read>
    1e68:	4404      	add	r4, r0
    1e6a:	b2e4      	uxtb	r4, r4
    for (int i = 0; i < 64 * 5; i++) {
    1e6c:	3501      	adds	r5, #1
    1e6e:	f5b5 7fa0 	cmp.w	r5, #320	; 0x140
    1e72:	da01      	bge.n	1e78 <pinetime_boot_init+0x78>
        for (int delay = 0; delay < 100000; delay++);
    1e74:	2300      	movs	r3, #0
    1e76:	e7f1      	b.n	1e5c <pinetime_boot_init+0x5c>
    blink_backlight(1, 2);
    1e78:	2102      	movs	r1, #2
    1e7a:	2001      	movs	r0, #1
    1e7c:	f7ff ff54 	bl	1d28 <blink_backlight>
    if (button_samples > 64) {  //  20% of total samples
    1e80:	2c40      	cmp	r4, #64	; 0x40
    1e82:	d800      	bhi.n	1e86 <pinetime_boot_init+0x86>
}
    1e84:	bd38      	pop	{r3, r4, r5, pc}
        console_printf("Flashing and resetting...\n");
    1e86:	480b      	ldr	r0, [pc, #44]	; (1eb4 <pinetime_boot_init+0xb4>)
    1e88:	f000 fa94 	bl	23b4 <console_printf>
        console_flush();
    1e8c:	f000 fab6 	bl	23fc <console_flush>
        boot_set_pending(0);
    1e90:	2000      	movs	r0, #0
    1e92:	f000 fd2b 	bl	28ec <boot_set_pending>
        blink_backlight(1, 2);
    1e96:	2102      	movs	r1, #2
    1e98:	2001      	movs	r0, #1
    1e9a:	f7ff ff45 	bl	1d28 <blink_backlight>
        hal_system_reset();
    1e9e:	f7fe f961 	bl	164 <hal_system_reset>
    1ea2:	bf00      	nop
    1ea4:	000054f0 	.word	0x000054f0
    1ea8:	00005508 	.word	0x00005508
    1eac:	0000551c 	.word	0x0000551c
    1eb0:	0001869f 	.word	0x0001869f
    1eb4:	00005540 	.word	0x00005540

00001eb8 <setup_watchdog>:
  NRF_WDT->CONFIG &= ~(WDT_CONFIG_SLEEP_Msk << WDT_CONFIG_SLEEP_Pos);
    1eb8:	4b0f      	ldr	r3, [pc, #60]	; (1ef8 <setup_watchdog+0x40>)
    1eba:	f8d3 250c 	ldr.w	r2, [r3, #1292]	; 0x50c
    1ebe:	f022 0201 	bic.w	r2, r2, #1
    1ec2:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
  NRF_WDT->CONFIG |= (WDT_CONFIG_HALT_Run << WDT_CONFIG_SLEEP_Pos);
    1ec6:	f8d3 250c 	ldr.w	r2, [r3, #1292]	; 0x50c
    1eca:	f042 0201 	orr.w	r2, r2, #1
    1ece:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
  NRF_WDT->CONFIG &= ~(WDT_CONFIG_HALT_Msk << WDT_CONFIG_HALT_Pos);
    1ed2:	f8d3 250c 	ldr.w	r2, [r3, #1292]	; 0x50c
    1ed6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    1eda:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
  NRF_WDT->CONFIG |= (WDT_CONFIG_HALT_Pause << WDT_CONFIG_HALT_Pos);
    1ede:	f8d3 250c 	ldr.w	r2, [r3, #1292]	; 0x50c
    1ee2:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
  NRF_WDT->CRV = crv;
    1ee6:	4a05      	ldr	r2, [pc, #20]	; (1efc <setup_watchdog+0x44>)
    1ee8:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
  NRF_WDT->RREN = (WDT_RREN_RR0_Enabled << WDT_RREN_RR0_Pos);
    1eec:	2201      	movs	r2, #1
    1eee:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
  NRF_WDT->TASKS_START = 1;
    1ef2:	601a      	str	r2, [r3, #0]
}
    1ef4:	4770      	bx	lr
    1ef6:	bf00      	nop
    1ef8:	40010000 	.word	0x40010000
    1efc:	00037fff 	.word	0x00037fff

00001f00 <boot_custom_start>:
) {
    1f00:	b570      	push	{r4, r5, r6, lr}
    1f02:	4606      	mov	r6, r0
    1f04:	460d      	mov	r5, r1
    blink_backlight(2, 2);
    1f06:	2102      	movs	r1, #2
    1f08:	4608      	mov	r0, r1
    1f0a:	f7ff ff0d 	bl	1d28 <blink_backlight>
    console_printf("Bootloader done\n");
    1f0e:	480c      	ldr	r0, [pc, #48]	; (1f40 <boot_custom_start+0x40>)
    1f10:	f000 fa50 	bl	23b4 <console_printf>
    console_flush();
    1f14:	f000 fa72 	bl	23fc <console_flush>
        rsp->br_image_off +          //  Offset of FLASH_AREA_IMAGE_0 (application image): 0x8000
    1f18:	68ac      	ldr	r4, [r5, #8]
        flash_base +                 //  0
    1f1a:	4434      	add	r4, r6
        rsp->br_hdr->ih_hdr_size     //  Size of MCUBoot image header (0x20)
    1f1c:	682b      	ldr	r3, [r5, #0]
    1f1e:	891b      	ldrh	r3, [r3, #8]
        rsp->br_image_off +          //  Offset of FLASH_AREA_IMAGE_0 (application image): 0x8000
    1f20:	441c      	add	r4, r3
    relocate_vector_table(  //  Relocate the vector table...
    1f22:	f44f 41fe 	mov.w	r1, #32512	; 0x7f00
    1f26:	4620      	mov	r0, r4
    1f28:	f7ff ff42 	bl	1db0 <relocate_vector_table>
    blink_backlight(3, 4);
    1f2c:	2104      	movs	r1, #4
    1f2e:	2003      	movs	r0, #3
    1f30:	f7ff fefa 	bl	1d28 <blink_backlight>
    setup_watchdog();
    1f34:	f7ff ffc0 	bl	1eb8 <setup_watchdog>
    hal_system_start(vector_table);
    1f38:	4620      	mov	r0, r4
    1f3a:	f002 f9fa 	bl	4332 <hal_system_start>
    1f3e:	bf00      	nop
    1f40:	000054dc 	.word	0x000054dc

00001f44 <hard_reset>:
    delay_ms(200);
    return 0;
}

/// Reset the display controller
static int hard_reset(void) {
    1f44:	b508      	push	{r3, lr}
    hal_gpio_write(DISPLAY_RST, 1);
    1f46:	2101      	movs	r1, #1
    1f48:	201a      	movs	r0, #26
    1f4a:	f7fe ff00 	bl	d4e <hal_gpio_write>
    hal_gpio_write(DISPLAY_RST, 0);
    1f4e:	2100      	movs	r1, #0
    1f50:	201a      	movs	r0, #26
    1f52:	f7fe fefc 	bl	d4e <hal_gpio_write>
    hal_gpio_write(DISPLAY_RST, 1);
    1f56:	2101      	movs	r1, #1
    1f58:	201a      	movs	r0, #26
    1f5a:	f7fe fef8 	bl	d4e <hal_gpio_write>
    return 0;
}
    1f5e:	2000      	movs	r0, #0
    1f60:	bd08      	pop	{r3, pc}
	...

00001f64 <delay_ms>:
    hal_gpio_write(DISPLAY_CS, 1);
    return 0;
}

/// Sleep for the specified number of milliseconds
static void delay_ms(uint32_t ms) {
    1f64:	b510      	push	{r4, lr}
    uint32_t delay_ticks = ms * OS_TICKS_PER_SEC / 1000;
    os_time_delay(delay_ticks);
#else  //  If Task Scheduler is disabled (i.e. MCUBoot)...
    //  os_time_delay() doesn't work in MCUBoot because the scheduler has not started
    uint8_t button_samples = 0;
    for (int i = 0; i < 64; i++) {
    1f66:	2400      	movs	r4, #0
    1f68:	e007      	b.n	1f7a <delay_ms+0x16>
        for (int delay = 0; delay < 100000; delay++) {}
    1f6a:	3301      	adds	r3, #1
    1f6c:	4a05      	ldr	r2, [pc, #20]	; (1f84 <delay_ms+0x20>)
    1f6e:	4293      	cmp	r3, r2
    1f70:	ddfb      	ble.n	1f6a <delay_ms+0x6>
        button_samples += hal_gpio_read(PUSH_BUTTON_IN);
    1f72:	200d      	movs	r0, #13
    1f74:	f7fe fefc 	bl	d70 <hal_gpio_read>
    for (int i = 0; i < 64; i++) {
    1f78:	3401      	adds	r4, #1
    1f7a:	2c3f      	cmp	r4, #63	; 0x3f
    1f7c:	dc01      	bgt.n	1f82 <delay_ms+0x1e>
        for (int delay = 0; delay < 100000; delay++) {}
    1f7e:	2300      	movs	r3, #0
    1f80:	e7f4      	b.n	1f6c <delay_ms+0x8>
    }
#endif  //  MYNEWT_VAL(OS_SCHEDULING)
}
    1f82:	bd10      	pop	{r4, pc}
    1f84:	0001869f 	.word	0x0001869f

00001f88 <transmit_spi>:
    if (len == 0) { return 0; }
    1f88:	b909      	cbnz	r1, 1f8e <transmit_spi+0x6>
}
    1f8a:	2000      	movs	r0, #0
    1f8c:	4770      	bx	lr
static int transmit_spi(const uint8_t *data, uint16_t len) {
    1f8e:	b538      	push	{r3, r4, r5, lr}
    1f90:	460d      	mov	r5, r1
    1f92:	4604      	mov	r4, r0
    hal_gpio_write(DISPLAY_CS, 0);
    1f94:	2100      	movs	r1, #0
    1f96:	2019      	movs	r0, #25
    1f98:	f7fe fed9 	bl	d4e <hal_gpio_write>
    int rc = hal_spi_txrx(DISPLAY_SPI, 
    1f9c:	462b      	mov	r3, r5
    1f9e:	2200      	movs	r2, #0
    1fa0:	4621      	mov	r1, r4
    1fa2:	4610      	mov	r0, r2
    1fa4:	f7ff f91e 	bl	11e4 <hal_spi_txrx>
    assert(rc == 0);
    1fa8:	b928      	cbnz	r0, 1fb6 <transmit_spi+0x2e>
    hal_gpio_write(DISPLAY_CS, 1);
    1faa:	2101      	movs	r1, #1
    1fac:	2019      	movs	r0, #25
    1fae:	f7fe fece 	bl	d4e <hal_gpio_write>
}
    1fb2:	2000      	movs	r0, #0
    1fb4:	bd38      	pop	{r3, r4, r5, pc}
    assert(rc == 0);
    1fb6:	2300      	movs	r3, #0
    1fb8:	461a      	mov	r2, r3
    1fba:	4619      	mov	r1, r3
    1fbc:	4618      	mov	r0, r3
    1fbe:	f7ff fbbd 	bl	173c <__assert_func>

00001fc2 <write_data>:
static int write_data(const uint8_t *data, uint16_t len) {
    1fc2:	b538      	push	{r3, r4, r5, lr}
    1fc4:	4604      	mov	r4, r0
    1fc6:	460d      	mov	r5, r1
    hal_gpio_write(DISPLAY_DC, 1);
    1fc8:	2101      	movs	r1, #1
    1fca:	2012      	movs	r0, #18
    1fcc:	f7fe febf 	bl	d4e <hal_gpio_write>
    transmit_spi(data, len);
    1fd0:	4629      	mov	r1, r5
    1fd2:	4620      	mov	r0, r4
    1fd4:	f7ff ffd8 	bl	1f88 <transmit_spi>
}
    1fd8:	2000      	movs	r0, #0
    1fda:	bd38      	pop	{r3, r4, r5, pc}

00001fdc <write_command>:
static int write_command(uint8_t command, const uint8_t *params, uint16_t len) {
    1fdc:	b570      	push	{r4, r5, r6, lr}
    1fde:	b082      	sub	sp, #8
    1fe0:	460d      	mov	r5, r1
    1fe2:	4616      	mov	r6, r2
    1fe4:	ac02      	add	r4, sp, #8
    1fe6:	f804 0d01 	strb.w	r0, [r4, #-1]!
    hal_gpio_write(DISPLAY_DC, 0);
    1fea:	2100      	movs	r1, #0
    1fec:	2012      	movs	r0, #18
    1fee:	f7fe feae 	bl	d4e <hal_gpio_write>
    int rc = transmit_spi(&command, 1);
    1ff2:	2101      	movs	r1, #1
    1ff4:	4620      	mov	r0, r4
    1ff6:	f7ff ffc7 	bl	1f88 <transmit_spi>
    assert(rc == 0);
    1ffa:	b920      	cbnz	r0, 2006 <write_command+0x2a>
    if (params != NULL && len > 0) {
    1ffc:	b105      	cbz	r5, 2000 <write_command+0x24>
    1ffe:	b946      	cbnz	r6, 2012 <write_command+0x36>
}
    2000:	2000      	movs	r0, #0
    2002:	b002      	add	sp, #8
    2004:	bd70      	pop	{r4, r5, r6, pc}
    assert(rc == 0);
    2006:	2300      	movs	r3, #0
    2008:	461a      	mov	r2, r3
    200a:	4619      	mov	r1, r3
    200c:	4618      	mov	r0, r3
    200e:	f7ff fb95 	bl	173c <__assert_func>
        rc = write_data(params, len);
    2012:	4631      	mov	r1, r6
    2014:	4628      	mov	r0, r5
    2016:	f7ff ffd4 	bl	1fc2 <write_data>
        assert(rc == 0);
    201a:	2800      	cmp	r0, #0
    201c:	d0f0      	beq.n	2000 <write_command+0x24>
    201e:	2300      	movs	r3, #0
    2020:	461a      	mov	r2, r3
    2022:	4619      	mov	r1, r3
    2024:	4618      	mov	r0, r3
    2026:	f7ff fb89 	bl	173c <__assert_func>
	...

0000202c <init_display>:
static int init_display(void) {
    202c:	b508      	push	{r3, lr}
    rc = hal_gpio_init_out(DISPLAY_RST, 1); assert(rc == 0);
    202e:	2101      	movs	r1, #1
    2030:	201a      	movs	r0, #26
    2032:	f7fe fe70 	bl	d16 <hal_gpio_init_out>
    2036:	2800      	cmp	r0, #0
    2038:	d16e      	bne.n	2118 <init_display+0xec>
    rc = hal_gpio_init_out(DISPLAY_CS, 1); assert(rc == 0);
    203a:	2101      	movs	r1, #1
    203c:	2019      	movs	r0, #25
    203e:	f7fe fe6a 	bl	d16 <hal_gpio_init_out>
    2042:	2800      	cmp	r0, #0
    2044:	d16e      	bne.n	2124 <init_display+0xf8>
    rc = hal_gpio_init_out(DISPLAY_DC, 0); assert(rc == 0);
    2046:	2100      	movs	r1, #0
    2048:	2012      	movs	r0, #18
    204a:	f7fe fe64 	bl	d16 <hal_gpio_init_out>
    204e:	2800      	cmp	r0, #0
    2050:	d16e      	bne.n	2130 <init_display+0x104>
    rc = hal_gpio_init_out(DISPLAY_HIGH, 0); assert(rc == 0);
    2052:	2100      	movs	r1, #0
    2054:	2017      	movs	r0, #23
    2056:	f7fe fe5e 	bl	d16 <hal_gpio_init_out>
    205a:	2800      	cmp	r0, #0
    205c:	d16e      	bne.n	213c <init_display+0x110>
    hard_reset();
    205e:	f7ff ff71 	bl	1f44 <hard_reset>
    write_command(SWRESET, NULL, 0);
    2062:	2200      	movs	r2, #0
    2064:	4611      	mov	r1, r2
    2066:	2001      	movs	r0, #1
    2068:	f7ff ffb8 	bl	1fdc <write_command>
    delay_ms(200);
    206c:	20c8      	movs	r0, #200	; 0xc8
    206e:	f7ff ff79 	bl	1f64 <delay_ms>
    write_command(SLPOUT, NULL, 0);
    2072:	2200      	movs	r2, #0
    2074:	4611      	mov	r1, r2
    2076:	2011      	movs	r0, #17
    2078:	f7ff ffb0 	bl	1fdc <write_command>
    delay_ms(200);
    207c:	20c8      	movs	r0, #200	; 0xc8
    207e:	f7ff ff71 	bl	1f64 <delay_ms>
    write_command(FRMCTR1, FRMCTR1_PARA, sizeof(FRMCTR1_PARA));
    2082:	2203      	movs	r2, #3
    2084:	4930      	ldr	r1, [pc, #192]	; (2148 <init_display+0x11c>)
    2086:	20b1      	movs	r0, #177	; 0xb1
    2088:	f7ff ffa8 	bl	1fdc <write_command>
    write_command(FRMCTR2, FRMCTR2_PARA, sizeof(FRMCTR2_PARA));
    208c:	2203      	movs	r2, #3
    208e:	492f      	ldr	r1, [pc, #188]	; (214c <init_display+0x120>)
    2090:	20b2      	movs	r0, #178	; 0xb2
    2092:	f7ff ffa3 	bl	1fdc <write_command>
    write_command(FRMCTR3, FRMCTR3_PARA, sizeof(FRMCTR3_PARA));
    2096:	2206      	movs	r2, #6
    2098:	492d      	ldr	r1, [pc, #180]	; (2150 <init_display+0x124>)
    209a:	20b3      	movs	r0, #179	; 0xb3
    209c:	f7ff ff9e 	bl	1fdc <write_command>
    write_command(INVCTR, INVCTR_PARA, sizeof(INVCTR_PARA));
    20a0:	2201      	movs	r2, #1
    20a2:	492c      	ldr	r1, [pc, #176]	; (2154 <init_display+0x128>)
    20a4:	20b4      	movs	r0, #180	; 0xb4
    20a6:	f7ff ff99 	bl	1fdc <write_command>
    write_command(PWCTR1, PWCTR1_PARA, sizeof(PWCTR1_PARA));
    20aa:	2203      	movs	r2, #3
    20ac:	492a      	ldr	r1, [pc, #168]	; (2158 <init_display+0x12c>)
    20ae:	20c0      	movs	r0, #192	; 0xc0
    20b0:	f7ff ff94 	bl	1fdc <write_command>
    write_command(PWCTR2, PWCTR2_PARA, sizeof(PWCTR2_PARA));
    20b4:	2201      	movs	r2, #1
    20b6:	4929      	ldr	r1, [pc, #164]	; (215c <init_display+0x130>)
    20b8:	20c1      	movs	r0, #193	; 0xc1
    20ba:	f7ff ff8f 	bl	1fdc <write_command>
    write_command(PWCTR3, PWCTR3_PARA, sizeof(PWCTR3_PARA));
    20be:	2202      	movs	r2, #2
    20c0:	4927      	ldr	r1, [pc, #156]	; (2160 <init_display+0x134>)
    20c2:	20c2      	movs	r0, #194	; 0xc2
    20c4:	f7ff ff8a 	bl	1fdc <write_command>
    write_command(PWCTR4, PWCTR4_PARA, sizeof(PWCTR4_PARA));
    20c8:	2202      	movs	r2, #2
    20ca:	4926      	ldr	r1, [pc, #152]	; (2164 <init_display+0x138>)
    20cc:	20c3      	movs	r0, #195	; 0xc3
    20ce:	f7ff ff85 	bl	1fdc <write_command>
    write_command(PWCTR5, PWCTR5_PARA, sizeof(PWCTR5_PARA));
    20d2:	2202      	movs	r2, #2
    20d4:	4924      	ldr	r1, [pc, #144]	; (2168 <init_display+0x13c>)
    20d6:	20c4      	movs	r0, #196	; 0xc4
    20d8:	f7ff ff80 	bl	1fdc <write_command>
    write_command(VMCTR1, VMCTR1_PARA, sizeof(VMCTR1_PARA));
    20dc:	2201      	movs	r2, #1
    20de:	4923      	ldr	r1, [pc, #140]	; (216c <init_display+0x140>)
    20e0:	20c5      	movs	r0, #197	; 0xc5
    20e2:	f7ff ff7b 	bl	1fdc <write_command>
        write_command(INVON, NULL, 0);
    20e6:	2200      	movs	r2, #0
    20e8:	4611      	mov	r1, r2
    20ea:	2021      	movs	r0, #33	; 0x21
    20ec:	f7ff ff76 	bl	1fdc <write_command>
        write_command(MADCTL, MADCTL1_PARA, sizeof(MADCTL1_PARA));
    20f0:	2201      	movs	r2, #1
    20f2:	491f      	ldr	r1, [pc, #124]	; (2170 <init_display+0x144>)
    20f4:	2036      	movs	r0, #54	; 0x36
    20f6:	f7ff ff71 	bl	1fdc <write_command>
    write_command(COLMOD, COLMOD_PARA, sizeof(COLMOD_PARA));
    20fa:	2201      	movs	r2, #1
    20fc:	491d      	ldr	r1, [pc, #116]	; (2174 <init_display+0x148>)
    20fe:	203a      	movs	r0, #58	; 0x3a
    2100:	f7ff ff6c 	bl	1fdc <write_command>
    write_command(DISPON, NULL, 0);
    2104:	2200      	movs	r2, #0
    2106:	4611      	mov	r1, r2
    2108:	2029      	movs	r0, #41	; 0x29
    210a:	f7ff ff67 	bl	1fdc <write_command>
    delay_ms(200);
    210e:	20c8      	movs	r0, #200	; 0xc8
    2110:	f7ff ff28 	bl	1f64 <delay_ms>
}
    2114:	2000      	movs	r0, #0
    2116:	bd08      	pop	{r3, pc}
    rc = hal_gpio_init_out(DISPLAY_RST, 1); assert(rc == 0);
    2118:	2300      	movs	r3, #0
    211a:	461a      	mov	r2, r3
    211c:	4619      	mov	r1, r3
    211e:	4618      	mov	r0, r3
    2120:	f7ff fb0c 	bl	173c <__assert_func>
    rc = hal_gpio_init_out(DISPLAY_CS, 1); assert(rc == 0);
    2124:	2300      	movs	r3, #0
    2126:	461a      	mov	r2, r3
    2128:	4619      	mov	r1, r3
    212a:	4618      	mov	r0, r3
    212c:	f7ff fb06 	bl	173c <__assert_func>
    rc = hal_gpio_init_out(DISPLAY_DC, 0); assert(rc == 0);
    2130:	2300      	movs	r3, #0
    2132:	461a      	mov	r2, r3
    2134:	4619      	mov	r1, r3
    2136:	4618      	mov	r0, r3
    2138:	f7ff fb00 	bl	173c <__assert_func>
    rc = hal_gpio_init_out(DISPLAY_HIGH, 0); assert(rc == 0);
    213c:	2300      	movs	r3, #0
    213e:	461a      	mov	r2, r3
    2140:	4619      	mov	r1, r3
    2142:	4618      	mov	r0, r3
    2144:	f7ff fafa 	bl	173c <__assert_func>
    2148:	00005560 	.word	0x00005560
    214c:	00005564 	.word	0x00005564
    2150:	00005568 	.word	0x00005568
    2154:	00005570 	.word	0x00005570
    2158:	00005578 	.word	0x00005578
    215c:	0000557c 	.word	0x0000557c
    2160:	00005580 	.word	0x00005580
    2164:	00005584 	.word	0x00005584
    2168:	00005588 	.word	0x00005588
    216c:	0000558c 	.word	0x0000558c
    2170:	00005574 	.word	0x00005574
    2174:	0000555c 	.word	0x0000555c

00002178 <set_orientation>:
static int set_orientation(uint8_t orientation) {
    2178:	b500      	push	{lr}
    217a:	b083      	sub	sp, #12
        uint8_t orientation_para[1] = { orientation };
    217c:	a902      	add	r1, sp, #8
    217e:	f801 0d04 	strb.w	r0, [r1, #-4]!
        int rc = write_command(MADCTL, orientation_para, 1);
    2182:	2201      	movs	r2, #1
    2184:	2036      	movs	r0, #54	; 0x36
    2186:	f7ff ff29 	bl	1fdc <write_command>
        assert(rc == 0);
    218a:	b918      	cbnz	r0, 2194 <set_orientation+0x1c>
}
    218c:	2000      	movs	r0, #0
    218e:	b003      	add	sp, #12
    2190:	f85d fb04 	ldr.w	pc, [sp], #4
        assert(rc == 0);
    2194:	2300      	movs	r3, #0
    2196:	461a      	mov	r2, r3
    2198:	4619      	mov	r1, r3
    219a:	4618      	mov	r0, r3
    219c:	f7ff face 	bl	173c <__assert_func>

000021a0 <set_window>:
static int set_window(uint8_t left, uint8_t top, uint8_t right, uint8_t bottom) {
    21a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    21a2:	b083      	sub	sp, #12
    assert(left < COL_COUNT && right < COL_COUNT && top < ROW_COUNT && bottom < ROW_COUNT);
    21a4:	28ef      	cmp	r0, #239	; 0xef
    21a6:	d839      	bhi.n	221c <set_window+0x7c>
    21a8:	4604      	mov	r4, r0
    21aa:	460e      	mov	r6, r1
    21ac:	4615      	mov	r5, r2
    21ae:	461f      	mov	r7, r3
    21b0:	2aef      	cmp	r2, #239	; 0xef
    21b2:	d833      	bhi.n	221c <set_window+0x7c>
    21b4:	29ef      	cmp	r1, #239	; 0xef
    21b6:	d831      	bhi.n	221c <set_window+0x7c>
    21b8:	2bef      	cmp	r3, #239	; 0xef
    21ba:	d82f      	bhi.n	221c <set_window+0x7c>
    assert(left <= right);
    21bc:	4290      	cmp	r0, r2
    21be:	d833      	bhi.n	2228 <set_window+0x88>
    assert(top <= bottom);
    21c0:	4299      	cmp	r1, r3
    21c2:	d837      	bhi.n	2234 <set_window+0x94>
    int rc = write_command(CASET, NULL, 0); assert(rc == 0);
    21c4:	2200      	movs	r2, #0
    21c6:	4611      	mov	r1, r2
    21c8:	202a      	movs	r0, #42	; 0x2a
    21ca:	f7ff ff07 	bl	1fdc <write_command>
    21ce:	bbb8      	cbnz	r0, 2240 <set_window+0xa0>
    uint8_t col_para[4] = { 0x00, left, 0x00, right };
    21d0:	2300      	movs	r3, #0
    21d2:	f88d 3004 	strb.w	r3, [sp, #4]
    21d6:	f88d 4005 	strb.w	r4, [sp, #5]
    21da:	f88d 3006 	strb.w	r3, [sp, #6]
    21de:	f88d 5007 	strb.w	r5, [sp, #7]
    rc = write_data(col_para, 4); assert(rc == 0);
    21e2:	2104      	movs	r1, #4
    21e4:	eb0d 0001 	add.w	r0, sp, r1
    21e8:	f7ff feeb 	bl	1fc2 <write_data>
    21ec:	bb70      	cbnz	r0, 224c <set_window+0xac>
    rc = write_command(RASET, NULL, 0); assert(rc == 0);
    21ee:	2200      	movs	r2, #0
    21f0:	4611      	mov	r1, r2
    21f2:	202b      	movs	r0, #43	; 0x2b
    21f4:	f7ff fef2 	bl	1fdc <write_command>
    21f8:	bb70      	cbnz	r0, 2258 <set_window+0xb8>
    uint8_t row_para[4] = { 0x00, top, 0x00, bottom };
    21fa:	2300      	movs	r3, #0
    21fc:	f88d 3000 	strb.w	r3, [sp]
    2200:	f88d 6001 	strb.w	r6, [sp, #1]
    2204:	f88d 3002 	strb.w	r3, [sp, #2]
    2208:	f88d 7003 	strb.w	r7, [sp, #3]
    rc = write_data(row_para, 4); assert(rc == 0);
    220c:	2104      	movs	r1, #4
    220e:	4668      	mov	r0, sp
    2210:	f7ff fed7 	bl	1fc2 <write_data>
    2214:	bb30      	cbnz	r0, 2264 <set_window+0xc4>
}
    2216:	2000      	movs	r0, #0
    2218:	b003      	add	sp, #12
    221a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert(left < COL_COUNT && right < COL_COUNT && top < ROW_COUNT && bottom < ROW_COUNT);
    221c:	2300      	movs	r3, #0
    221e:	461a      	mov	r2, r3
    2220:	4619      	mov	r1, r3
    2222:	4618      	mov	r0, r3
    2224:	f7ff fa8a 	bl	173c <__assert_func>
    assert(left <= right);
    2228:	2300      	movs	r3, #0
    222a:	461a      	mov	r2, r3
    222c:	4619      	mov	r1, r3
    222e:	4618      	mov	r0, r3
    2230:	f7ff fa84 	bl	173c <__assert_func>
    assert(top <= bottom);
    2234:	2300      	movs	r3, #0
    2236:	461a      	mov	r2, r3
    2238:	4619      	mov	r1, r3
    223a:	4618      	mov	r0, r3
    223c:	f7ff fa7e 	bl	173c <__assert_func>
    int rc = write_command(CASET, NULL, 0); assert(rc == 0);
    2240:	2300      	movs	r3, #0
    2242:	461a      	mov	r2, r3
    2244:	4619      	mov	r1, r3
    2246:	4618      	mov	r0, r3
    2248:	f7ff fa78 	bl	173c <__assert_func>
    rc = write_data(col_para, 4); assert(rc == 0);
    224c:	2300      	movs	r3, #0
    224e:	461a      	mov	r2, r3
    2250:	4619      	mov	r1, r3
    2252:	4618      	mov	r0, r3
    2254:	f7ff fa72 	bl	173c <__assert_func>
    rc = write_command(RASET, NULL, 0); assert(rc == 0);
    2258:	2300      	movs	r3, #0
    225a:	461a      	mov	r2, r3
    225c:	4619      	mov	r1, r3
    225e:	4618      	mov	r0, r3
    2260:	f7ff fa6c 	bl	173c <__assert_func>
    rc = write_data(row_para, 4); assert(rc == 0);
    2264:	2300      	movs	r3, #0
    2266:	461a      	mov	r2, r3
    2268:	4619      	mov	r1, r3
    226a:	4618      	mov	r0, r3
    226c:	f7ff fa66 	bl	173c <__assert_func>

00002270 <pinetime_boot_display_image>:
int pinetime_boot_display_image(void) {
    2270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    console_printf("Displaying image...\n"); console_flush();
    2272:	4835      	ldr	r0, [pc, #212]	; (2348 <pinetime_boot_display_image+0xd8>)
    2274:	f000 f89e 	bl	23b4 <console_printf>
    2278:	f000 f8c0 	bl	23fc <console_flush>
    int rc = init_display();  assert(rc == 0);
    227c:	f7ff fed6 	bl	202c <init_display>
    2280:	b928      	cbnz	r0, 228e <pinetime_boot_display_image+0x1e>
    rc = set_orientation(Landscape);  assert(rc == 0);
    2282:	2060      	movs	r0, #96	; 0x60
    2284:	f7ff ff78 	bl	2178 <set_orientation>
    2288:	b938      	cbnz	r0, 229a <pinetime_boot_display_image+0x2a>
    for (uint8_t row = 0; row < ROW_COUNT; row++) {
    228a:	2600      	movs	r6, #0
    228c:	e051      	b.n	2332 <pinetime_boot_display_image+0xc2>
    int rc = init_display();  assert(rc == 0);
    228e:	2300      	movs	r3, #0
    2290:	461a      	mov	r2, r3
    2292:	4619      	mov	r1, r3
    2294:	4618      	mov	r0, r3
    2296:	f7ff fa51 	bl	173c <__assert_func>
    rc = set_orientation(Landscape);  assert(rc == 0);
    229a:	2300      	movs	r3, #0
    229c:	461a      	mov	r2, r3
    229e:	4619      	mov	r1, r3
    22a0:	4618      	mov	r0, r3
    22a2:	f7ff fa4b 	bl	173c <__assert_func>
            uint16_t len = (right - left + 1) * BYTES_PER_PIXEL;
    22a6:	1be5      	subs	r5, r4, r7
    22a8:	3501      	adds	r5, #1
    22aa:	006d      	lsls	r5, r5, #1
    22ac:	b2ad      	uxth	r5, r5
            uint32_t offset = ((top * COL_COUNT) + left) * BYTES_PER_PIXEL;
    22ae:	ebc6 1306 	rsb	r3, r6, r6, lsl #4
    22b2:	0119      	lsls	r1, r3, #4
    22b4:	4439      	add	r1, r7
            int rc = hal_flash_read(FLASH_DEVICE, offset, flash_buffer, len); assert(rc == 0);
    22b6:	462b      	mov	r3, r5
    22b8:	4a24      	ldr	r2, [pc, #144]	; (234c <pinetime_boot_display_image+0xdc>)
    22ba:	0049      	lsls	r1, r1, #1
    22bc:	2001      	movs	r0, #1
    22be:	f001 ff22 	bl	4106 <hal_flash_read>
    22c2:	b9e0      	cbnz	r0, 22fe <pinetime_boot_display_image+0x8e>
            rc = set_window(left, top, right, bottom); assert(rc == 0);
    22c4:	b2e4      	uxtb	r4, r4
    22c6:	4633      	mov	r3, r6
    22c8:	4622      	mov	r2, r4
    22ca:	4631      	mov	r1, r6
    22cc:	4638      	mov	r0, r7
    22ce:	f7ff ff67 	bl	21a0 <set_window>
    22d2:	b9d0      	cbnz	r0, 230a <pinetime_boot_display_image+0x9a>
            rc = write_command(RAMWR, NULL, 0); assert(rc == 0);
    22d4:	2200      	movs	r2, #0
    22d6:	4611      	mov	r1, r2
    22d8:	202c      	movs	r0, #44	; 0x2c
    22da:	f7ff fe7f 	bl	1fdc <write_command>
    22de:	b9d0      	cbnz	r0, 2316 <pinetime_boot_display_image+0xa6>
            rc = write_data(flash_buffer, len); assert(rc == 0);
    22e0:	4629      	mov	r1, r5
    22e2:	481a      	ldr	r0, [pc, #104]	; (234c <pinetime_boot_display_image+0xdc>)
    22e4:	f7ff fe6d 	bl	1fc2 <write_data>
    22e8:	b9d8      	cbnz	r0, 2322 <pinetime_boot_display_image+0xb2>
            left = right + 1;
    22ea:	3401      	adds	r4, #1
    22ec:	b2e7      	uxtb	r7, r4
            if (left >= COL_COUNT) { break; }
    22ee:	2fef      	cmp	r7, #239	; 0xef
    22f0:	d81d      	bhi.n	232e <pinetime_boot_display_image+0xbe>
            uint16_t right = left + batch_columns - 1;
    22f2:	f107 047f 	add.w	r4, r7, #127	; 0x7f
            if (right >= COL_COUNT) { right = COL_COUNT - 1; }
    22f6:	2cef      	cmp	r4, #239	; 0xef
    22f8:	d9d5      	bls.n	22a6 <pinetime_boot_display_image+0x36>
    22fa:	24ef      	movs	r4, #239	; 0xef
    22fc:	e7d3      	b.n	22a6 <pinetime_boot_display_image+0x36>
            int rc = hal_flash_read(FLASH_DEVICE, offset, flash_buffer, len); assert(rc == 0);
    22fe:	2300      	movs	r3, #0
    2300:	461a      	mov	r2, r3
    2302:	4619      	mov	r1, r3
    2304:	4618      	mov	r0, r3
    2306:	f7ff fa19 	bl	173c <__assert_func>
            rc = set_window(left, top, right, bottom); assert(rc == 0);
    230a:	2300      	movs	r3, #0
    230c:	461a      	mov	r2, r3
    230e:	4619      	mov	r1, r3
    2310:	4618      	mov	r0, r3
    2312:	f7ff fa13 	bl	173c <__assert_func>
            rc = write_command(RAMWR, NULL, 0); assert(rc == 0);
    2316:	2300      	movs	r3, #0
    2318:	461a      	mov	r2, r3
    231a:	4619      	mov	r1, r3
    231c:	4618      	mov	r0, r3
    231e:	f7ff fa0d 	bl	173c <__assert_func>
            rc = write_data(flash_buffer, len); assert(rc == 0);
    2322:	2300      	movs	r3, #0
    2324:	461a      	mov	r2, r3
    2326:	4619      	mov	r1, r3
    2328:	4618      	mov	r0, r3
    232a:	f7ff fa07 	bl	173c <__assert_func>
    for (uint8_t row = 0; row < ROW_COUNT; row++) {
    232e:	3601      	adds	r6, #1
    2330:	b2f6      	uxtb	r6, r6
    2332:	2eef      	cmp	r6, #239	; 0xef
    2334:	d801      	bhi.n	233a <pinetime_boot_display_image+0xca>
        uint8_t left = 0;
    2336:	2700      	movs	r7, #0
    2338:	e7d9      	b.n	22ee <pinetime_boot_display_image+0x7e>
    console_printf("Image displayed\n"); console_flush();
    233a:	4805      	ldr	r0, [pc, #20]	; (2350 <pinetime_boot_display_image+0xe0>)
    233c:	f000 f83a 	bl	23b4 <console_printf>
    2340:	f000 f85c 	bl	23fc <console_flush>
}
    2344:	2000      	movs	r0, #0
    2346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2348:	00005590 	.word	0x00005590
    234c:	20004ae8 	.word	0x20004ae8
    2350:	000055a8 	.word	0x000055a8

00002354 <console_write>:

int console_unlock(void) { return OS_OK; }

int console_out(int c) { return console_out_nolock(c); }

void console_write(const char *str, int cnt) {
    2354:	b570      	push	{r4, r5, r6, lr}
    2356:	4606      	mov	r6, r0
    2358:	460d      	mov	r5, r1
    int i;
    for (i = 0; i < cnt; i++) {
    235a:	2400      	movs	r4, #0
    235c:	42ac      	cmp	r4, r5
    235e:	da07      	bge.n	2370 <console_write+0x1c>
        if (console_out_nolock((int)str[i]) == EOF) { break; }
    2360:	5d30      	ldrb	r0, [r6, r4]
    2362:	f000 f86d 	bl	2440 <console_out_nolock>
    2366:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    236a:	d001      	beq.n	2370 <console_write+0x1c>
    for (i = 0; i < cnt; i++) {
    236c:	3401      	adds	r4, #1
    236e:	e7f5      	b.n	235c <console_write+0x8>
    }
}
    2370:	bd70      	pop	{r4, r5, r6, pc}

00002372 <console_blocking_mode>:

void console_blocking_mode(void) {
    2372:	b508      	push	{r3, lr}
    disable_buffer();
    2374:	f000 f860 	bl	2438 <disable_buffer>
}
    2378:	bd08      	pop	{r3, pc}
	...

0000237c <console_pkg_init>:

void console_deinit(void) {}

void console_reinit(void) {}

void console_pkg_init(void) {
    237c:	b510      	push	{r4, lr}
    237e:	b082      	sub	sp, #8
    int rc = 0;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();

    os_eventq_init(&avail_queue);
    2380:	4809      	ldr	r0, [pc, #36]	; (23a8 <console_pkg_init+0x2c>)
    2382:	f7ff faac 	bl	18de <os_eventq_init>
    os_mutex_init(&console_write_lock);
    2386:	4809      	ldr	r0, [pc, #36]	; (23ac <console_pkg_init+0x30>)
    2388:	f7ff fc1f 	bl	1bca <os_mutex_init>

#if MYNEWT_VAL(CONSOLE_SEMIHOSTING)
    rc = semihosting_console_init();
    238c:	f000 f86c 	bl	2468 <semihosting_console_init>
#endif
    SYSINIT_PANIC_ASSERT(rc == 0);
    2390:	b138      	cbz	r0, 23a2 <console_pkg_init+0x26>
    2392:	2000      	movs	r0, #0
    2394:	9000      	str	r0, [sp, #0]
    2396:	4b06      	ldr	r3, [pc, #24]	; (23b0 <console_pkg_init+0x34>)
    2398:	681c      	ldr	r4, [r3, #0]
    239a:	4603      	mov	r3, r0
    239c:	4602      	mov	r2, r0
    239e:	4601      	mov	r1, r0
    23a0:	47a0      	blx	r4
}
    23a2:	b002      	add	sp, #8
    23a4:	bd10      	pop	{r4, pc}
    23a6:	bf00      	nop
    23a8:	20004be8 	.word	0x20004be8
    23ac:	20004bfc 	.word	0x20004bfc
    23b0:	20000150 	.word	0x20000150

000023b4 <console_printf>:
 *                                  unlimited.  This return value is analogous
 *                                  to that of snprintf.
 */
int
console_printf(const char *fmt, ...)
{
    23b4:	b40f      	push	{r0, r1, r2, r3}
    23b6:	b510      	push	{r4, lr}
    23b8:	b082      	sub	sp, #8
    va_list args;
    int num_chars;

    num_chars = 0;

    if (console_get_ticks()) {
    23ba:	f000 f857 	bl	246c <console_get_ticks>
    23be:	b160      	cbz	r0, 23da <console_printf+0x26>
        /* Prefix each line with a timestamp. */
        if (!console_is_midline) {
    23c0:	4b0c      	ldr	r3, [pc, #48]	; (23f4 <console_printf+0x40>)
    23c2:	681b      	ldr	r3, [r3, #0]
    23c4:	b10b      	cbz	r3, 23ca <console_printf+0x16>
    num_chars = 0;
    23c6:	2400      	movs	r4, #0
    23c8:	e008      	b.n	23dc <console_printf+0x28>
            num_chars += printf("%06lu ", (unsigned long)os_time_get());
    23ca:	f7ff fb6b 	bl	1aa4 <os_time_get>
    23ce:	4601      	mov	r1, r0
    23d0:	4809      	ldr	r0, [pc, #36]	; (23f8 <console_printf+0x44>)
    23d2:	f002 fac5 	bl	4960 <printf>
    23d6:	4604      	mov	r4, r0
    23d8:	e000      	b.n	23dc <console_printf+0x28>
    num_chars = 0;
    23da:	2400      	movs	r4, #0
        }
    }

    va_start(args, fmt);
    23dc:	a905      	add	r1, sp, #20
    23de:	9101      	str	r1, [sp, #4]
    num_chars += vprintf(fmt, args);
    23e0:	9804      	ldr	r0, [sp, #16]
    23e2:	f002 facf 	bl	4984 <vprintf>
    va_end(args);

    return num_chars;
}
    23e6:	4420      	add	r0, r4
    23e8:	b002      	add	sp, #8
    23ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    23ee:	b004      	add	sp, #16
    23f0:	4770      	bx	lr
    23f2:	bf00      	nop
    23f4:	20004bf8 	.word	0x20004bf8
    23f8:	000055bc 	.word	0x000055bc

000023fc <console_flush>:
#endif  //  DISABLE_SEMIHOSTING
}

static struct os_mbuf *semihost_mbuf = NULL;

void console_flush(void) {
    23fc:	b508      	push	{r3, lr}
    //  Flush output buffer to the console log.  This will be slow.
    if (!log_enabled) { return; }       //  Skip if log not enabled.
    23fe:	4b0b      	ldr	r3, [pc, #44]	; (242c <console_flush+0x30>)
    2400:	781b      	ldrb	r3, [r3, #0]
    2402:	b18b      	cbz	r3, 2428 <console_flush+0x2c>
    if (!semihost_mbuf) { return; }     //  Buffer is empty, nothing to write.
    2404:	4b0a      	ldr	r3, [pc, #40]	; (2430 <console_flush+0x34>)
    2406:	6818      	ldr	r0, [r3, #0]
    2408:	b170      	cbz	r0, 2428 <console_flush+0x2c>
#endif

static inline int
os_arch_in_isr(void)
{
    return (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) != 0;
    240a:	4b0a      	ldr	r3, [pc, #40]	; (2434 <console_flush+0x38>)
    240c:	685b      	ldr	r3, [r3, #4]
    240e:	f3c3 0308 	ubfx	r3, r3, #0, #9
    if (os_arch_in_isr()) { return; }   //  Don't flush if we are called during an interrupt.
    2412:	b94b      	cbnz	r3, 2428 <console_flush+0x2c>

    //  Swap mbufs first to prevent concurrency problems.
    struct os_mbuf *old = semihost_mbuf;
    semihost_mbuf = NULL;
    2414:	4b06      	ldr	r3, [pc, #24]	; (2430 <console_flush+0x34>)
    2416:	2200      	movs	r2, #0
    2418:	601a      	str	r2, [r3, #0]

    struct os_mbuf *m = old;
    241a:	4603      	mov	r3, r0
    while (m) {  //  For each mbuf in the chain...
    241c:	e000      	b.n	2420 <console_flush+0x24>
        const unsigned char *data = OS_MBUF_DATA(m, const unsigned char *);  //  Fetch the data.
        int size = m->om_len;                         //  Fetch the size.
        semihost_write(SEMIHOST_HANDLE, data, size);  //  Write the data to Semihosting output.
        m = m->om_next.sle_next;                      //  Fetch next mbuf in the chain.
    241e:	68db      	ldr	r3, [r3, #12]
    while (m) {  //  For each mbuf in the chain...
    2420:	2b00      	cmp	r3, #0
    2422:	d1fc      	bne.n	241e <console_flush+0x22>
    }
    if (old) { os_mbuf_free_chain(old); }  //  Deallocate the old chain.
    2424:	f7ff fbbf 	bl	1ba6 <os_mbuf_free_chain>
}
    2428:	bd08      	pop	{r3, pc}
    242a:	bf00      	nop
    242c:	2000014c 	.word	0x2000014c
    2430:	20004c0c 	.word	0x20004c0c
    2434:	e000ed00 	.word	0xe000ed00

00002438 <disable_buffer>:
void disable_buffer(void) { buffer_enabled = false; console_flush(); }  //  Disable buffering.
    2438:	b508      	push	{r3, lr}
    243a:	f7ff ffdf 	bl	23fc <console_flush>
    243e:	bd08      	pop	{r3, pc}

00002440 <console_out_nolock>:
    console_buffer(&c, 1);  //  Append the char to the output buffer.
    //  if (c == '\n') { console_flush(); }  //  If we see a newline, flush the buffer.
}

int console_out_nolock(int character) {
    char c = (char)character;
    2440:	b2c2      	uxtb	r2, r0
    if (g_silence_console) { return c; }
    2442:	4b07      	ldr	r3, [pc, #28]	; (2460 <console_out_nolock+0x20>)
    2444:	781b      	ldrb	r3, [r3, #0]
    2446:	b92b      	cbnz	r3, 2454 <console_out_nolock+0x14>
    if ('\n' == c) {
    2448:	2a0a      	cmp	r2, #10
    244a:	d005      	beq.n	2458 <console_out_nolock+0x18>
        semihosting_console_write_ch('\r');
        console_is_midline = 0;
    } else {
        console_is_midline = 1;
    244c:	4b05      	ldr	r3, [pc, #20]	; (2464 <console_out_nolock+0x24>)
    244e:	2201      	movs	r2, #1
    2450:	601a      	str	r2, [r3, #0]
    }
    semihosting_console_write_ch(c);
    return character;
}
    2452:	4770      	bx	lr
    2454:	4610      	mov	r0, r2
    if (g_silence_console) { return c; }
    2456:	4770      	bx	lr
        console_is_midline = 0;
    2458:	4b02      	ldr	r3, [pc, #8]	; (2464 <console_out_nolock+0x24>)
    245a:	2200      	movs	r2, #0
    245c:	601a      	str	r2, [r3, #0]
    245e:	4770      	bx	lr
    2460:	20004c08 	.word	0x20004c08
    2464:	20004bf8 	.word	0x20004bf8

00002468 <semihosting_console_init>:

void console_rx_restart(void) {}

int semihosting_console_is_init(void) { return 1; }

int semihosting_console_init(void) { return 0; }
    2468:	2000      	movs	r0, #0
    246a:	4770      	bx	lr

0000246c <console_get_ticks>:

/* return value of CONSOLE_TICKS */
char console_get_ticks(void)
{
    return do_ticks;
}
    246c:	4b01      	ldr	r3, [pc, #4]	; (2474 <console_get_ticks+0x8>)
    246e:	7818      	ldrb	r0, [r3, #0]
    2470:	4770      	bx	lr
    2472:	bf00      	nop
    2474:	20004c10 	.word	0x20004c10

00002478 <sysinit_dflt_panic_cb>:
#include "os/mynewt.h"

static void
sysinit_dflt_panic_cb(const char *file, int line, const char *func,
                      const char *expr, const char *msg)
{
    2478:	b508      	push	{r3, lr}
    if (msg != NULL) {
        fprintf(stderr, "sysinit failure: %s\n", msg);
    }
#endif

    __assert_func(file, line, func, expr);
    247a:	f7ff f95f 	bl	173c <__assert_func>
	...

00002480 <sysinit_start>:
}

void
sysinit_start(void)
{
    sysinit_active = 1;
    2480:	4b01      	ldr	r3, [pc, #4]	; (2488 <sysinit_start+0x8>)
    2482:	2201      	movs	r2, #1
    2484:	701a      	strb	r2, [r3, #0]
}
    2486:	4770      	bx	lr
    2488:	20004c11 	.word	0x20004c11

0000248c <sysinit_end>:

void
sysinit_end(void)
{
    sysinit_active = 0;
    248c:	4b01      	ldr	r3, [pc, #4]	; (2494 <sysinit_end+0x8>)
    248e:	2200      	movs	r2, #0
    2490:	701a      	strb	r2, [r3, #0]
}
    2492:	4770      	bx	lr
    2494:	20004c11 	.word	0x20004c11

00002498 <mem_init_mbuf_pool>:

int
mem_init_mbuf_pool(void *mem, struct os_mempool *mempool,
                   struct os_mbuf_pool *mbuf_pool, int num_blocks,
                   int block_size, char *name)
{
    2498:	b570      	push	{r4, r5, r6, lr}
    249a:	b082      	sub	sp, #8
    249c:	460c      	mov	r4, r1
    249e:	4616      	mov	r6, r2
    int rc;

    rc = os_mempool_init(mempool, num_blocks, block_size, mem, name);
    24a0:	b29d      	uxth	r5, r3
    24a2:	9b07      	ldr	r3, [sp, #28]
    24a4:	9300      	str	r3, [sp, #0]
    24a6:	4603      	mov	r3, r0
    24a8:	9a06      	ldr	r2, [sp, #24]
    24aa:	4629      	mov	r1, r5
    24ac:	4620      	mov	r0, r4
    24ae:	f7ff fa5b 	bl	1968 <os_mempool_init>
    if (rc != 0) {
    24b2:	b108      	cbz	r0, 24b8 <mem_init_mbuf_pool+0x20>
    if (rc != 0) {
        return rc;
    }

    return 0;
}
    24b4:	b002      	add	sp, #8
    24b6:	bd70      	pop	{r4, r5, r6, pc}
    rc = os_mbuf_pool_init(mbuf_pool, mempool, block_size, num_blocks);
    24b8:	462b      	mov	r3, r5
    24ba:	9a06      	ldr	r2, [sp, #24]
    24bc:	b292      	uxth	r2, r2
    24be:	4621      	mov	r1, r4
    24c0:	4630      	mov	r0, r6
    24c2:	f7ff fb61 	bl	1b88 <os_mbuf_pool_init>
    24c6:	e7f5      	b.n	24b4 <mem_init_mbuf_pool+0x1c>

000024c8 <sysinit_app>:
void modlog_init(void);
void pinetime_boot_init(void);

void
sysinit_app(void)
{
    24c8:	b508      	push	{r3, lr}
    /*** Stage 0 */
    /* 0.0: os_pkg_init (kernel/os) */
    os_pkg_init();
    24ca:	f7ff f9f7 	bl	18bc <os_pkg_init>

    /*** Stage 2 */
    /* 2.0: flash_map_init (sys/flash_map) */
    flash_map_init();
    24ce:	f002 fbc5 	bl	4c5c <flash_map_init>

    /*** Stage 20 */
    /* 20.0: console_pkg_init (libs/semihosting_console) */
    console_pkg_init();
    24d2:	f7ff ff53 	bl	237c <console_pkg_init>

    /*** Stage 100 */
    /* 100.0: mfg_init (sys/mfg) */
    mfg_init();
    24d6:	f002 fcff 	bl	4ed8 <mfg_init>
    /* 100.1: modlog_init (sys/log/modlog) */
    modlog_init();
    24da:	f002 fbef 	bl	4cbc <modlog_init>

    /*** Stage 900 */
    /* 900.0: pinetime_boot_init (libs/pinetime_boot) */
    pinetime_boot_init();
    24de:	f7ff fc8f 	bl	1e00 <pinetime_boot_init>
}
    24e2:	bd08      	pop	{r3, pc}

000024e4 <boot_flag_decode>:
}

static int
boot_flag_decode(uint8_t flag)
{
    if (flag != BOOT_FLAG_SET) {
    24e4:	2801      	cmp	r0, #1
    24e6:	d101      	bne.n	24ec <boot_flag_decode+0x8>
        return BOOT_FLAG_BAD;
    }
    return BOOT_FLAG_SET;
    24e8:	2001      	movs	r0, #1
}
    24ea:	4770      	bx	lr
        return BOOT_FLAG_BAD;
    24ec:	2002      	movs	r0, #2
    24ee:	4770      	bx	lr

000024f0 <boot_magic_decode>:
{
    24f0:	b508      	push	{r3, lr}
    if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
    24f2:	2210      	movs	r2, #16
    24f4:	4903      	ldr	r1, [pc, #12]	; (2504 <boot_magic_decode+0x14>)
    24f6:	f7ff fb72 	bl	1bde <memcmp>
    24fa:	b908      	cbnz	r0, 2500 <boot_magic_decode+0x10>
        return BOOT_MAGIC_GOOD;
    24fc:	2001      	movs	r0, #1
}
    24fe:	bd08      	pop	{r3, pc}
    return BOOT_MAGIC_BAD;
    2500:	2002      	movs	r0, #2
    2502:	e7fc      	b.n	24fe <boot_magic_decode+0xe>
    2504:	000055c8 	.word	0x000055c8

00002508 <boot_find_status>:
 *
 * @returns 0 on success, -1 on errors
 */
static int
boot_find_status(int image_index, const struct flash_area **fap)
{
    2508:	b530      	push	{r4, r5, lr}
    250a:	b087      	sub	sp, #28
    250c:	460d      	mov	r5, r1
    uint32_t magic[BOOT_MAGIC_ARR_SZ];
    uint32_t off;
    uint8_t areas[2] = {
    250e:	4b14      	ldr	r3, [pc, #80]	; (2560 <boot_find_status+0x58>)
    2510:	881b      	ldrh	r3, [r3, #0]
    2512:	f8ad 3004 	strh.w	r3, [sp, #4]
     * Both "slots" can end up being temporary storage for a swap and it
     * is assumed that if magic is valid then other metadata is too,
     * because magic is always written in the last step.
     */

    for (i = 0; i < sizeof(areas) / sizeof(areas[0]); i++) {
    2516:	2400      	movs	r4, #0
    2518:	e000      	b.n	251c <boot_find_status+0x14>
    251a:	3401      	adds	r4, #1
    251c:	2c01      	cmp	r4, #1
    251e:	d81a      	bhi.n	2556 <boot_find_status+0x4e>
        rc = flash_area_open(areas[i], fap);
    2520:	4629      	mov	r1, r5
    2522:	ab06      	add	r3, sp, #24
    2524:	4423      	add	r3, r4
    2526:	f813 0c14 	ldrb.w	r0, [r3, #-20]
    252a:	f002 faf5 	bl	4b18 <flash_area_open>
        if (rc != 0) {
    252e:	4603      	mov	r3, r0
    2530:	b998      	cbnz	r0, 255a <boot_find_status+0x52>
            return rc;
        }

        off = boot_magic_off(*fap);
    2532:	6828      	ldr	r0, [r5, #0]
    return fap->fa_size - BOOT_MAGIC_SZ;
    2534:	6881      	ldr	r1, [r0, #8]
        rc = flash_area_read(*fap, off, magic, BOOT_MAGIC_SZ);
    2536:	2310      	movs	r3, #16
    2538:	aa02      	add	r2, sp, #8
    253a:	3910      	subs	r1, #16
    253c:	f002 fb44 	bl	4bc8 <flash_area_read>
        if (rc != 0) {
    2540:	4603      	mov	r3, r0
    2542:	b950      	cbnz	r0, 255a <boot_find_status+0x52>
            flash_area_close(*fap);
            return rc;
        }

        if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
    2544:	2210      	movs	r2, #16
    2546:	4907      	ldr	r1, [pc, #28]	; (2564 <boot_find_status+0x5c>)
    2548:	a802      	add	r0, sp, #8
    254a:	f7ff fb48 	bl	1bde <memcmp>
    254e:	4603      	mov	r3, r0
    2550:	2800      	cmp	r0, #0
    2552:	d1e2      	bne.n	251a <boot_find_status+0x12>
    2554:	e001      	b.n	255a <boot_find_status+0x52>

        flash_area_close(*fap);
    }

    /* If we got here, no magic was found */
    return -1;
    2556:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
    255a:	4618      	mov	r0, r3
    255c:	b007      	add	sp, #28
    255e:	bd30      	pop	{r4, r5, pc}
    2560:	000055c4 	.word	0x000055c4
    2564:	000055c8 	.word	0x000055c8

00002568 <boot_write_trailer>:
 * @returns 0 on success, != 0 on error.
 */
static int
boot_write_trailer(const struct flash_area *fap, uint32_t off,
        const uint8_t *inbuf, uint8_t inlen)
{
    2568:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    256c:	b083      	sub	sp, #12
    256e:	4606      	mov	r6, r0
    2570:	460f      	mov	r7, r1
    2572:	4690      	mov	r8, r2
    2574:	461c      	mov	r4, r3
    uint8_t buf[BOOT_MAX_ALIGN];
    uint8_t align;
    uint8_t erased_val;
    int rc;

    align = flash_area_align(fap);
    2576:	f002 fb60 	bl	4c3a <flash_area_align>
    if (inlen > BOOT_MAX_ALIGN || align > BOOT_MAX_ALIGN) {
    257a:	2c08      	cmp	r4, #8
    257c:	d823      	bhi.n	25c6 <boot_write_trailer+0x5e>
    257e:	4605      	mov	r5, r0
    2580:	2808      	cmp	r0, #8
    2582:	d823      	bhi.n	25cc <boot_write_trailer+0x64>
        return -1;
    }
    erased_val = flash_area_erased_val(fap);
    2584:	4630      	mov	r0, r6
    2586:	f002 fb5d 	bl	4c44 <flash_area_erased_val>
    258a:	4681      	mov	r9, r0
    if (align < inlen) {
    258c:	42a5      	cmp	r5, r4
    258e:	d200      	bcs.n	2592 <boot_write_trailer+0x2a>
        align = inlen;
    2590:	4625      	mov	r5, r4
    }
    memcpy(buf, inbuf, inlen);
    2592:	4622      	mov	r2, r4
    2594:	4641      	mov	r1, r8
    2596:	4668      	mov	r0, sp
    2598:	f7ff fb45 	bl	1c26 <memcpy>
    memset(&buf[inlen], erased_val, align - inlen);
    259c:	1b2a      	subs	r2, r5, r4
    259e:	fa5f f189 	uxtb.w	r1, r9
    25a2:	eb0d 0004 	add.w	r0, sp, r4
    25a6:	f7ff fb4b 	bl	1c40 <memset>

    rc = flash_area_write(fap, off, buf, align);
    25aa:	462b      	mov	r3, r5
    25ac:	466a      	mov	r2, sp
    25ae:	4639      	mov	r1, r7
    25b0:	4630      	mov	r0, r6
    25b2:	f002 fb1c 	bl	4bee <flash_area_write>
    if (rc != 0) {
    25b6:	4603      	mov	r3, r0
    25b8:	b918      	cbnz	r0, 25c2 <boot_write_trailer+0x5a>
        return BOOT_EFLASH;
    }

    return 0;
}
    25ba:	4618      	mov	r0, r3
    25bc:	b003      	add	sp, #12
    25be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return BOOT_EFLASH;
    25c2:	2301      	movs	r3, #1
    25c4:	e7f9      	b.n	25ba <boot_write_trailer+0x52>
        return -1;
    25c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    25ca:	e7f6      	b.n	25ba <boot_write_trailer+0x52>
    25cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    25d0:	e7f3      	b.n	25ba <boot_write_trailer+0x52>

000025d2 <boot_write_trailer_flag>:

static int
boot_write_trailer_flag(const struct flash_area *fap, uint32_t off,
        uint8_t flag_val)
{
    25d2:	b510      	push	{r4, lr}
    25d4:	b082      	sub	sp, #8
    const uint8_t buf[1] = { flag_val };
    25d6:	ac02      	add	r4, sp, #8
    25d8:	f804 2d04 	strb.w	r2, [r4, #-4]!
    return boot_write_trailer(fap, off, buf, 1);
    25dc:	2301      	movs	r3, #1
    25de:	4622      	mov	r2, r4
    25e0:	f7ff ffc2 	bl	2568 <boot_write_trailer>
}
    25e4:	b002      	add	sp, #8
    25e6:	bd10      	pop	{r4, pc}

000025e8 <boot_magic_compatible_check>:
    switch (tbl_val) {
    25e8:	2804      	cmp	r0, #4
    25ea:	d00b      	beq.n	2604 <boot_magic_compatible_check+0x1c>
    25ec:	2805      	cmp	r0, #5
    25ee:	d104      	bne.n	25fa <boot_magic_compatible_check+0x12>
        return val != BOOT_MAGIC_GOOD;
    25f0:	f111 30ff 	adds.w	r0, r1, #4294967295	; 0xffffffff
    25f4:	bf18      	it	ne
    25f6:	2001      	movne	r0, #1
    25f8:	4770      	bx	lr
        return tbl_val == val;
    25fa:	4288      	cmp	r0, r1
    25fc:	bf14      	ite	ne
    25fe:	2000      	movne	r0, #0
    2600:	2001      	moveq	r0, #1
    2602:	4770      	bx	lr
        return 1;
    2604:	2001      	movs	r0, #1
}
    2606:	4770      	bx	lr

00002608 <boot_status_sz>:
           BOOT_STATUS_MAX_ENTRIES * BOOT_STATUS_STATE_COUNT * min_write_sz;
    2608:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    260c:	01d8      	lsls	r0, r3, #7
}
    260e:	4770      	bx	lr

00002610 <boot_trailer_sz>:
{
    2610:	b508      	push	{r3, lr}
           boot_status_sz(min_write_sz)           +
    2612:	f7ff fff9 	bl	2608 <boot_status_sz>
}
    2616:	3030      	adds	r0, #48	; 0x30
    2618:	bd08      	pop	{r3, pc}

0000261a <boot_status_entries>:
    if (fap->fa_id == FLASH_AREA_IMAGE_SCRATCH) {
    261a:	780b      	ldrb	r3, [r1, #0]
    261c:	2b03      	cmp	r3, #3
    261e:	d006      	beq.n	262e <boot_status_entries+0x14>
    if (fap->fa_id == FLASH_AREA_IMAGE_PRIMARY(image_index) ||
    2620:	3b01      	subs	r3, #1
    2622:	b2db      	uxtb	r3, r3
    2624:	2b01      	cmp	r3, #1
    2626:	d804      	bhi.n	2632 <boot_status_entries+0x18>
        return BOOT_STATUS_STATE_COUNT * BOOT_STATUS_MAX_ENTRIES;
    2628:	f44f 70c0 	mov.w	r0, #384	; 0x180
    262c:	4770      	bx	lr
        return BOOT_STATUS_STATE_COUNT;
    262e:	2003      	movs	r0, #3
    2630:	4770      	bx	lr
    return -1;
    2632:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    2636:	4770      	bx	lr

00002638 <boot_status_off>:
{
    2638:	b510      	push	{r4, lr}
    263a:	4604      	mov	r4, r0
    elem_sz = flash_area_align(fap);
    263c:	f002 fafd 	bl	4c3a <flash_area_align>
    off_from_end = boot_trailer_sz(elem_sz);
    2640:	f7ff ffe6 	bl	2610 <boot_trailer_sz>
    assert(off_from_end <= fap->fa_size);
    2644:	68a3      	ldr	r3, [r4, #8]
    2646:	4283      	cmp	r3, r0
    2648:	d301      	bcc.n	264e <boot_status_off+0x16>
}
    264a:	1a18      	subs	r0, r3, r0
    264c:	bd10      	pop	{r4, pc}
    assert(off_from_end <= fap->fa_size);
    264e:	2300      	movs	r3, #0
    2650:	461a      	mov	r2, r3
    2652:	4619      	mov	r1, r3
    2654:	4618      	mov	r0, r3
    2656:	f7ff f871 	bl	173c <__assert_func>

0000265a <boot_swap_info_off>:
    return fap->fa_size - BOOT_MAGIC_SZ;
    265a:	6880      	ldr	r0, [r0, #8]
}
    265c:	3828      	subs	r0, #40	; 0x28
    265e:	4770      	bx	lr

00002660 <boot_read_swap_state>:
{
    2660:	b530      	push	{r4, r5, lr}
    2662:	b087      	sub	sp, #28
    2664:	4604      	mov	r4, r0
    2666:	460d      	mov	r5, r1
    return fap->fa_size - BOOT_MAGIC_SZ;
    2668:	6881      	ldr	r1, [r0, #8]
    rc = flash_area_read_is_empty(fap, off, magic, BOOT_MAGIC_SZ);
    266a:	2310      	movs	r3, #16
    266c:	aa02      	add	r2, sp, #8
    266e:	3910      	subs	r1, #16
    2670:	f002 faed 	bl	4c4e <flash_area_read_is_empty>
    if (rc < 0) {
    2674:	2800      	cmp	r0, #0
    2676:	db4a      	blt.n	270e <boot_read_swap_state+0xae>
    if (rc == 1) {
    2678:	2801      	cmp	r0, #1
    267a:	d03e      	beq.n	26fa <boot_read_swap_state+0x9a>
        state->magic = boot_magic_decode(magic);
    267c:	a802      	add	r0, sp, #8
    267e:	f7ff ff37 	bl	24f0 <boot_magic_decode>
    2682:	7028      	strb	r0, [r5, #0]
    off = boot_swap_info_off(fap);
    2684:	4620      	mov	r0, r4
    2686:	f7ff ffe8 	bl	265a <boot_swap_info_off>
    rc = flash_area_read_is_empty(fap, off, &swap_info, sizeof swap_info);
    268a:	2301      	movs	r3, #1
    268c:	f10d 0207 	add.w	r2, sp, #7
    2690:	4601      	mov	r1, r0
    2692:	4620      	mov	r0, r4
    2694:	f002 fadb 	bl	4c4e <flash_area_read_is_empty>
    if (rc < 0) {
    2698:	2800      	cmp	r0, #0
    269a:	db3b      	blt.n	2714 <boot_read_swap_state+0xb4>
    state->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    269c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    26a0:	f003 020f 	and.w	r2, r3, #15
    26a4:	706a      	strb	r2, [r5, #1]
    state->image_num = BOOT_GET_IMAGE_NUM(swap_info);
    26a6:	091b      	lsrs	r3, r3, #4
    26a8:	712b      	strb	r3, [r5, #4]
    if (rc == 1 || state->swap_type > BOOT_SWAP_TYPE_REVERT) {
    26aa:	2801      	cmp	r0, #1
    26ac:	d001      	beq.n	26b2 <boot_read_swap_state+0x52>
    26ae:	2a04      	cmp	r2, #4
    26b0:	d903      	bls.n	26ba <boot_read_swap_state+0x5a>
        state->swap_type = BOOT_SWAP_TYPE_NONE;
    26b2:	2301      	movs	r3, #1
    26b4:	706b      	strb	r3, [r5, #1]
        state->image_num = 0;
    26b6:	2300      	movs	r3, #0
    26b8:	712b      	strb	r3, [r5, #4]
    return fap->fa_size - BOOT_MAGIC_SZ;
    26ba:	68a1      	ldr	r1, [r4, #8]
    rc = flash_area_read_is_empty(fap, off, &state->copy_done,
    26bc:	2301      	movs	r3, #1
    26be:	1caa      	adds	r2, r5, #2
    26c0:	3920      	subs	r1, #32
    26c2:	4620      	mov	r0, r4
    26c4:	f002 fac3 	bl	4c4e <flash_area_read_is_empty>
    if (rc < 0) {
    26c8:	2800      	cmp	r0, #0
    26ca:	db25      	blt.n	2718 <boot_read_swap_state+0xb8>
    if (rc == 1) {
    26cc:	2801      	cmp	r0, #1
    26ce:	d017      	beq.n	2700 <boot_read_swap_state+0xa0>
        state->copy_done = boot_flag_decode(state->copy_done);
    26d0:	78a8      	ldrb	r0, [r5, #2]
    26d2:	f7ff ff07 	bl	24e4 <boot_flag_decode>
    26d6:	70a8      	strb	r0, [r5, #2]
    return fap->fa_size - BOOT_MAGIC_SZ;
    26d8:	68a1      	ldr	r1, [r4, #8]
    rc = flash_area_read_is_empty(fap, off, &state->image_ok,
    26da:	2301      	movs	r3, #1
    26dc:	1cea      	adds	r2, r5, #3
    26de:	3918      	subs	r1, #24
    26e0:	4620      	mov	r0, r4
    26e2:	f002 fab4 	bl	4c4e <flash_area_read_is_empty>
    if (rc < 0) {
    26e6:	2800      	cmp	r0, #0
    26e8:	db18      	blt.n	271c <boot_read_swap_state+0xbc>
    if (rc == 1) {
    26ea:	2801      	cmp	r0, #1
    26ec:	d00b      	beq.n	2706 <boot_read_swap_state+0xa6>
        state->image_ok = boot_flag_decode(state->image_ok);
    26ee:	78e8      	ldrb	r0, [r5, #3]
    26f0:	f7ff fef8 	bl	24e4 <boot_flag_decode>
    26f4:	70e8      	strb	r0, [r5, #3]
    return 0;
    26f6:	2000      	movs	r0, #0
    26f8:	e00a      	b.n	2710 <boot_read_swap_state+0xb0>
        state->magic = BOOT_MAGIC_UNSET;
    26fa:	2303      	movs	r3, #3
    26fc:	702b      	strb	r3, [r5, #0]
    26fe:	e7c1      	b.n	2684 <boot_read_swap_state+0x24>
        state->copy_done = BOOT_FLAG_UNSET;
    2700:	2303      	movs	r3, #3
    2702:	70ab      	strb	r3, [r5, #2]
    2704:	e7e8      	b.n	26d8 <boot_read_swap_state+0x78>
        state->image_ok = BOOT_FLAG_UNSET;
    2706:	2303      	movs	r3, #3
    2708:	70eb      	strb	r3, [r5, #3]
    return 0;
    270a:	2000      	movs	r0, #0
    270c:	e000      	b.n	2710 <boot_read_swap_state+0xb0>
        return BOOT_EFLASH;
    270e:	2001      	movs	r0, #1
}
    2710:	b007      	add	sp, #28
    2712:	bd30      	pop	{r4, r5, pc}
        return BOOT_EFLASH;
    2714:	2001      	movs	r0, #1
    2716:	e7fb      	b.n	2710 <boot_read_swap_state+0xb0>
        return BOOT_EFLASH;
    2718:	2001      	movs	r0, #1
    271a:	e7f9      	b.n	2710 <boot_read_swap_state+0xb0>
        return BOOT_EFLASH;
    271c:	2001      	movs	r0, #1
    271e:	e7f7      	b.n	2710 <boot_read_swap_state+0xb0>

00002720 <boot_read_swap_state_by_id>:
{
    2720:	b510      	push	{r4, lr}
    2722:	b082      	sub	sp, #8
    2724:	460c      	mov	r4, r1
    rc = flash_area_open(flash_area_id, &fap);
    2726:	a901      	add	r1, sp, #4
    2728:	b2c0      	uxtb	r0, r0
    272a:	f002 f9f5 	bl	4b18 <flash_area_open>
    if (rc != 0) {
    272e:	b110      	cbz	r0, 2736 <boot_read_swap_state_by_id+0x16>
        return BOOT_EFLASH;
    2730:	2001      	movs	r0, #1
}
    2732:	b002      	add	sp, #8
    2734:	bd10      	pop	{r4, pc}
    rc = boot_read_swap_state(fap, state);
    2736:	4621      	mov	r1, r4
    2738:	9801      	ldr	r0, [sp, #4]
    273a:	f7ff ff91 	bl	2660 <boot_read_swap_state>
    return rc;
    273e:	e7f8      	b.n	2732 <boot_read_swap_state_by_id+0x12>

00002740 <boot_read_swap_size>:
{
    2740:	b530      	push	{r4, r5, lr}
    2742:	b083      	sub	sp, #12
    2744:	460c      	mov	r4, r1
    rc = boot_find_status(image_index, &fap);
    2746:	a901      	add	r1, sp, #4
    2748:	f7ff fede 	bl	2508 <boot_find_status>
    if (rc == 0) {
    274c:	4603      	mov	r3, r0
    274e:	b110      	cbz	r0, 2756 <boot_read_swap_size+0x16>
}
    2750:	4618      	mov	r0, r3
    2752:	b003      	add	sp, #12
    2754:	bd30      	pop	{r4, r5, pc}
        off = boot_swap_size_off(fap);
    2756:	9d01      	ldr	r5, [sp, #4]
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    2758:	4628      	mov	r0, r5
    275a:	f7ff ff7e 	bl	265a <boot_swap_info_off>
        rc = flash_area_read(fap, off, swap_size, sizeof *swap_size);
    275e:	2304      	movs	r3, #4
    2760:	4622      	mov	r2, r4
    2762:	f1a0 0108 	sub.w	r1, r0, #8
    2766:	4628      	mov	r0, r5
    2768:	f002 fa2e 	bl	4bc8 <flash_area_read>
    276c:	4603      	mov	r3, r0
    return rc;
    276e:	e7ef      	b.n	2750 <boot_read_swap_size+0x10>

00002770 <boot_write_magic>:
{
    2770:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    2772:	6881      	ldr	r1, [r0, #8]
    rc = flash_area_write(fap, off, boot_img_magic, BOOT_MAGIC_SZ);
    2774:	2310      	movs	r3, #16
    2776:	4a05      	ldr	r2, [pc, #20]	; (278c <boot_write_magic+0x1c>)
    2778:	3910      	subs	r1, #16
    277a:	f002 fa38 	bl	4bee <flash_area_write>
    if (rc != 0) {
    277e:	4603      	mov	r3, r0
    2780:	b908      	cbnz	r0, 2786 <boot_write_magic+0x16>
}
    2782:	4618      	mov	r0, r3
    2784:	bd08      	pop	{r3, pc}
        return BOOT_EFLASH;
    2786:	2301      	movs	r3, #1
    2788:	e7fb      	b.n	2782 <boot_write_magic+0x12>
    278a:	bf00      	nop
    278c:	000055c8 	.word	0x000055c8

00002790 <boot_write_copy_done>:

int
boot_write_copy_done(const struct flash_area *fap)
{
    2790:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    2792:	6881      	ldr	r1, [r0, #8]

    off = boot_copy_done_off(fap);
    BOOT_LOG_DBG("writing copy_done; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off));
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    2794:	2201      	movs	r2, #1
    2796:	3920      	subs	r1, #32
    2798:	f7ff ff1b 	bl	25d2 <boot_write_trailer_flag>
}
    279c:	bd08      	pop	{r3, pc}

0000279e <boot_write_image_ok>:

int
boot_write_image_ok(const struct flash_area *fap)
{
    279e:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    27a0:	6881      	ldr	r1, [r0, #8]

    off = boot_image_ok_off(fap);
    BOOT_LOG_DBG("writing image_ok; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off));
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    27a2:	2201      	movs	r2, #1
    27a4:	3918      	subs	r1, #24
    27a6:	f7ff ff14 	bl	25d2 <boot_write_trailer_flag>
}
    27aa:	bd08      	pop	{r3, pc}

000027ac <boot_write_swap_info>:
 * resume in case of an unexpected reset.
 */
int
boot_write_swap_info(const struct flash_area *fap, uint8_t swap_type,
                     uint8_t image_num)
{
    27ac:	b530      	push	{r4, r5, lr}
    27ae:	b083      	sub	sp, #12
    uint32_t off;
    uint8_t swap_info;

    BOOT_SET_SWAP_INFO(swap_info, image_num, swap_type);
    27b0:	2a0e      	cmp	r2, #14
    27b2:	d811      	bhi.n	27d8 <boot_write_swap_info+0x2c>
    27b4:	4605      	mov	r5, r0
    27b6:	290e      	cmp	r1, #14
    27b8:	d814      	bhi.n	27e4 <boot_write_swap_info+0x38>
    27ba:	ea41 1102 	orr.w	r1, r1, r2, lsl #4
    27be:	ac02      	add	r4, sp, #8
    27c0:	f804 1d01 	strb.w	r1, [r4, #-1]!
    off = boot_swap_info_off(fap);
    27c4:	f7ff ff49 	bl	265a <boot_swap_info_off>
    BOOT_LOG_DBG("writing swap_info; fa_id=%d off=0x%lx (0x%lx), swap_type=0x%x"
                 " image_num=0x%x",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off), swap_type, image_num);
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_info, 1);
    27c8:	2301      	movs	r3, #1
    27ca:	4622      	mov	r2, r4
    27cc:	4601      	mov	r1, r0
    27ce:	4628      	mov	r0, r5
    27d0:	f7ff feca 	bl	2568 <boot_write_trailer>
}
    27d4:	b003      	add	sp, #12
    27d6:	bd30      	pop	{r4, r5, pc}
    BOOT_SET_SWAP_INFO(swap_info, image_num, swap_type);
    27d8:	2300      	movs	r3, #0
    27da:	461a      	mov	r2, r3
    27dc:	4619      	mov	r1, r3
    27de:	4618      	mov	r0, r3
    27e0:	f7fe ffac 	bl	173c <__assert_func>
    27e4:	2300      	movs	r3, #0
    27e6:	461a      	mov	r2, r3
    27e8:	4619      	mov	r1, r3
    27ea:	4618      	mov	r0, r3
    27ec:	f7fe ffa6 	bl	173c <__assert_func>

000027f0 <boot_write_swap_size>:

int
boot_write_swap_size(const struct flash_area *fap, uint32_t swap_size)
{
    27f0:	b530      	push	{r4, r5, lr}
    27f2:	b083      	sub	sp, #12
    27f4:	4605      	mov	r5, r0
    27f6:	ac02      	add	r4, sp, #8
    27f8:	f844 1d04 	str.w	r1, [r4, #-4]!
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    27fc:	f7ff ff2d 	bl	265a <boot_swap_info_off>

    off = boot_swap_size_off(fap);
    BOOT_LOG_DBG("writing swap_size; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)fap->fa_off + off);
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_size, 4);
    2800:	2304      	movs	r3, #4
    2802:	4622      	mov	r2, r4
    2804:	f1a0 0108 	sub.w	r1, r0, #8
    2808:	4628      	mov	r0, r5
    280a:	f7ff fead 	bl	2568 <boot_write_trailer>
}
    280e:	b003      	add	sp, #12
    2810:	bd30      	pop	{r4, r5, pc}
	...

00002814 <boot_swap_type_multi>:
}
#endif

int
boot_swap_type_multi(int image_index)
{
    2814:	b530      	push	{r4, r5, lr}
    2816:	b085      	sub	sp, #20
    struct boot_swap_state primary_slot;
    struct boot_swap_state secondary_slot;
    int rc;
    size_t i;

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
    2818:	a902      	add	r1, sp, #8
    281a:	2001      	movs	r0, #1
    281c:	f7ff ff80 	bl	2720 <boot_read_swap_state_by_id>
                                    &primary_slot);
    if (rc) {
    2820:	2800      	cmp	r0, #0
    2822:	d150      	bne.n	28c6 <boot_swap_type_multi+0xb2>
        return BOOT_SWAP_TYPE_PANIC;
    }

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    2824:	4669      	mov	r1, sp
    2826:	2002      	movs	r0, #2
    2828:	f7ff ff7a 	bl	2720 <boot_read_swap_state_by_id>
                                    &secondary_slot);
    if (rc) {
    282c:	2800      	cmp	r0, #0
    282e:	d14d      	bne.n	28cc <boot_swap_type_multi+0xb8>
        return BOOT_SWAP_TYPE_PANIC;
    }

    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
    2830:	2400      	movs	r4, #0
    2832:	e007      	b.n	2844 <boot_swap_type_multi+0x30>
                                        secondary_slot.magic) &&
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
                table->image_ok_primary_slot == primary_slot.image_ok) &&
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    2834:	792b      	ldrb	r3, [r5, #4]
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    2836:	2b04      	cmp	r3, #4
    2838:	d028      	beq.n	288c <boot_swap_type_multi+0x78>
                table->copy_done_primary_slot == primary_slot.copy_done)) {
    283a:	f89d 200a 	ldrb.w	r2, [sp, #10]
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    283e:	4293      	cmp	r3, r2
    2840:	d024      	beq.n	288c <boot_swap_type_multi+0x78>
    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
    2842:	3401      	adds	r4, #1
    2844:	2c02      	cmp	r4, #2
    2846:	d839      	bhi.n	28bc <boot_swap_type_multi+0xa8>
        table = boot_swap_tables + i;
    2848:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    284c:	0053      	lsls	r3, r2, #1
    284e:	4a20      	ldr	r2, [pc, #128]	; (28d0 <boot_swap_type_multi+0xbc>)
    2850:	18d5      	adds	r5, r2, r3
        if (boot_magic_compatible_check(table->magic_primary_slot,
    2852:	f89d 1008 	ldrb.w	r1, [sp, #8]
    2856:	5cd0      	ldrb	r0, [r2, r3]
    2858:	f7ff fec6 	bl	25e8 <boot_magic_compatible_check>
    285c:	2800      	cmp	r0, #0
    285e:	d0f0      	beq.n	2842 <boot_swap_type_multi+0x2e>
            boot_magic_compatible_check(table->magic_secondary_slot,
    2860:	f89d 1000 	ldrb.w	r1, [sp]
    2864:	7868      	ldrb	r0, [r5, #1]
    2866:	f7ff febf 	bl	25e8 <boot_magic_compatible_check>
                                        primary_slot.magic) &&
    286a:	2800      	cmp	r0, #0
    286c:	d0e9      	beq.n	2842 <boot_swap_type_multi+0x2e>
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    286e:	78ab      	ldrb	r3, [r5, #2]
                                        secondary_slot.magic) &&
    2870:	2b04      	cmp	r3, #4
    2872:	d003      	beq.n	287c <boot_swap_type_multi+0x68>
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    2874:	f89d 200b 	ldrb.w	r2, [sp, #11]
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    2878:	4293      	cmp	r3, r2
    287a:	d1e2      	bne.n	2842 <boot_swap_type_multi+0x2e>
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    287c:	78eb      	ldrb	r3, [r5, #3]
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    287e:	2b04      	cmp	r3, #4
    2880:	d0d8      	beq.n	2834 <boot_swap_type_multi+0x20>
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    2882:	f89d 2003 	ldrb.w	r2, [sp, #3]
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    2886:	4293      	cmp	r3, r2
    2888:	d1db      	bne.n	2842 <boot_swap_type_multi+0x2e>
    288a:	e7d3      	b.n	2834 <boot_swap_type_multi+0x20>
            BOOT_LOG_INF("Swap type: %s",
    288c:	796b      	ldrb	r3, [r5, #5]
    288e:	2b02      	cmp	r3, #2
    2890:	d007      	beq.n	28a2 <boot_swap_type_multi+0x8e>
    2892:	2b03      	cmp	r3, #3
    2894:	d010      	beq.n	28b8 <boot_swap_type_multi+0xa4>
    2896:	2b04      	cmp	r3, #4
    2898:	d001      	beq.n	289e <boot_swap_type_multi+0x8a>
    289a:	490e      	ldr	r1, [pc, #56]	; (28d4 <boot_swap_type_multi+0xc0>)
    289c:	e002      	b.n	28a4 <boot_swap_type_multi+0x90>
    289e:	490e      	ldr	r1, [pc, #56]	; (28d8 <boot_swap_type_multi+0xc4>)
    28a0:	e000      	b.n	28a4 <boot_swap_type_multi+0x90>
    28a2:	490e      	ldr	r1, [pc, #56]	; (28dc <boot_swap_type_multi+0xc8>)
    28a4:	480e      	ldr	r0, [pc, #56]	; (28e0 <boot_swap_type_multi+0xcc>)
    28a6:	f002 f85b 	bl	4960 <printf>
                         table->swap_type == BOOT_SWAP_TYPE_TEST   ? "test"   :
                         table->swap_type == BOOT_SWAP_TYPE_PERM   ? "perm"   :
                         table->swap_type == BOOT_SWAP_TYPE_REVERT ? "revert" :
                         "BUG; can't happen");
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
    28aa:	7968      	ldrb	r0, [r5, #5]
                    table->swap_type != BOOT_SWAP_TYPE_PERM &&
    28ac:	1e83      	subs	r3, r0, #2
    28ae:	b2db      	uxtb	r3, r3
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
    28b0:	2b02      	cmp	r3, #2
    28b2:	d909      	bls.n	28c8 <boot_swap_type_multi+0xb4>
                    table->swap_type != BOOT_SWAP_TYPE_REVERT) {
                return BOOT_SWAP_TYPE_PANIC;
    28b4:	20ff      	movs	r0, #255	; 0xff
    28b6:	e007      	b.n	28c8 <boot_swap_type_multi+0xb4>
            BOOT_LOG_INF("Swap type: %s",
    28b8:	490a      	ldr	r1, [pc, #40]	; (28e4 <boot_swap_type_multi+0xd0>)
    28ba:	e7f3      	b.n	28a4 <boot_swap_type_multi+0x90>
            }
            return table->swap_type;
        }
    }

    BOOT_LOG_INF("Swap type: none");
    28bc:	480a      	ldr	r0, [pc, #40]	; (28e8 <boot_swap_type_multi+0xd4>)
    28be:	f001 fd4d 	bl	435c <puts>
    return BOOT_SWAP_TYPE_NONE;
    28c2:	2001      	movs	r0, #1
    28c4:	e000      	b.n	28c8 <boot_swap_type_multi+0xb4>
        return BOOT_SWAP_TYPE_PANIC;
    28c6:	20ff      	movs	r0, #255	; 0xff
}
    28c8:	b005      	add	sp, #20
    28ca:	bd30      	pop	{r4, r5, pc}
        return BOOT_SWAP_TYPE_PANIC;
    28cc:	20ff      	movs	r0, #255	; 0xff
    28ce:	e7fb      	b.n	28c8 <boot_swap_type_multi+0xb4>
    28d0:	000055d8 	.word	0x000055d8
    28d4:	000055fc 	.word	0x000055fc
    28d8:	00005610 	.word	0x00005610
    28dc:	000055f4 	.word	0x000055f4
    28e0:	00005618 	.word	0x00005618
    28e4:	000055ec 	.word	0x000055ec
    28e8:	00005630 	.word	0x00005630

000028ec <boot_set_pending>:
 *
 * @return                  0 on success; nonzero on failure.
 */
int
boot_set_pending(int permanent)
{
    28ec:	b510      	push	{r4, lr}
    28ee:	b084      	sub	sp, #16
    28f0:	4604      	mov	r4, r0
    const struct flash_area *fap;
    struct boot_swap_state state_secondary_slot;
    uint8_t swap_type;
    int rc;

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(0),
    28f2:	a901      	add	r1, sp, #4
    28f4:	2002      	movs	r0, #2
    28f6:	f7ff ff13 	bl	2720 <boot_read_swap_state_by_id>
                                    &state_secondary_slot);
    if (rc != 0) {
    28fa:	4603      	mov	r3, r0
    28fc:	bb88      	cbnz	r0, 2962 <boot_set_pending+0x76>
        return rc;
    }

    switch (state_secondary_slot.magic) {
    28fe:	f89d 2004 	ldrb.w	r2, [sp, #4]
    2902:	2a02      	cmp	r2, #2
    2904:	d027      	beq.n	2956 <boot_set_pending+0x6a>
    2906:	2a03      	cmp	r2, #3
    2908:	d007      	beq.n	291a <boot_set_pending+0x2e>
    290a:	2a01      	cmp	r2, #1
    290c:	d029      	beq.n	2962 <boot_set_pending+0x76>
        flash_area_erase(fap, 0, fap->fa_size);
        flash_area_close(fap);
        return BOOT_EBADIMAGE;

    default:
        assert(0);
    290e:	2300      	movs	r3, #0
    2910:	461a      	mov	r2, r3
    2912:	4619      	mov	r1, r3
    2914:	4618      	mov	r0, r3
    2916:	f7fe ff11 	bl	173c <__assert_func>
        rc = flash_area_open(FLASH_AREA_IMAGE_SECONDARY(0), &fap);
    291a:	a903      	add	r1, sp, #12
    291c:	2002      	movs	r0, #2
    291e:	f002 f8fb 	bl	4b18 <flash_area_open>
        if (rc != 0) {
    2922:	b148      	cbz	r0, 2938 <boot_set_pending+0x4c>
            rc = BOOT_EFLASH;
    2924:	2301      	movs	r3, #1
        if (rc == 0) {
    2926:	b9e3      	cbnz	r3, 2962 <boot_set_pending+0x76>
            if (permanent) {
    2928:	b99c      	cbnz	r4, 2952 <boot_set_pending+0x66>
                swap_type = BOOT_SWAP_TYPE_TEST;
    292a:	2102      	movs	r1, #2
            rc = boot_write_swap_info(fap, swap_type, 0);
    292c:	2200      	movs	r2, #0
    292e:	9803      	ldr	r0, [sp, #12]
    2930:	f7ff ff3c 	bl	27ac <boot_write_swap_info>
    2934:	4603      	mov	r3, r0
    2936:	e014      	b.n	2962 <boot_set_pending+0x76>
            rc = boot_write_magic(fap);
    2938:	9803      	ldr	r0, [sp, #12]
    293a:	f7ff ff19 	bl	2770 <boot_write_magic>
        if (rc == 0 && permanent) {
    293e:	4603      	mov	r3, r0
    2940:	2800      	cmp	r0, #0
    2942:	d1f0      	bne.n	2926 <boot_set_pending+0x3a>
    2944:	2c00      	cmp	r4, #0
    2946:	d0ee      	beq.n	2926 <boot_set_pending+0x3a>
            rc = boot_write_image_ok(fap);
    2948:	9803      	ldr	r0, [sp, #12]
    294a:	f7ff ff28 	bl	279e <boot_write_image_ok>
    294e:	4603      	mov	r3, r0
    2950:	e7e9      	b.n	2926 <boot_set_pending+0x3a>
                swap_type = BOOT_SWAP_TYPE_PERM;
    2952:	2103      	movs	r1, #3
    2954:	e7ea      	b.n	292c <boot_set_pending+0x40>
        rc = flash_area_open(FLASH_AREA_IMAGE_SECONDARY(0), &fap);
    2956:	a903      	add	r1, sp, #12
    2958:	2002      	movs	r0, #2
    295a:	f002 f8dd 	bl	4b18 <flash_area_open>
        if (rc != 0) {
    295e:	b118      	cbz	r0, 2968 <boot_set_pending+0x7c>
            return BOOT_EFLASH;
    2960:	2301      	movs	r3, #1
        return BOOT_EBADIMAGE;
    }
}
    2962:	4618      	mov	r0, r3
    2964:	b004      	add	sp, #16
    2966:	bd10      	pop	{r4, pc}
        flash_area_erase(fap, 0, fap->fa_size);
    2968:	9803      	ldr	r0, [sp, #12]
    296a:	6882      	ldr	r2, [r0, #8]
    296c:	2100      	movs	r1, #0
    296e:	f002 f951 	bl	4c14 <flash_area_erase>
        return BOOT_EBADIMAGE;
    2972:	2303      	movs	r3, #3
    2974:	e7f5      	b.n	2962 <boot_set_pending+0x76>
	...

00002978 <boot_is_header_valid>:
static bool
boot_is_header_valid(const struct image_header *hdr, const struct flash_area *fap)
{
    uint32_t size;

    if (hdr->ih_magic != IMAGE_MAGIC) {
    2978:	6802      	ldr	r2, [r0, #0]
    297a:	4b0e      	ldr	r3, [pc, #56]	; (29b4 <boot_is_header_valid+0x3c>)
    297c:	429a      	cmp	r2, r3
    297e:	d001      	beq.n	2984 <boot_is_header_valid+0xc>
        return false;
    2980:	2000      	movs	r0, #0
    2982:	4770      	bx	lr
    }

    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
    2984:	68c2      	ldr	r2, [r0, #12]
    2986:	8903      	ldrh	r3, [r0, #8]
{
    /*
     * "a + b <= UINT32_MAX", subtract 'b' from both sides to avoid
     * the overflow.
     */
    if (a > UINT32_MAX - b) {
    2988:	43d8      	mvns	r0, r3
    298a:	4282      	cmp	r2, r0
    298c:	d80a      	bhi.n	29a4 <boot_is_header_valid+0x2c>
{
    298e:	b410      	push	{r4}
        return false;
    } else {
        *dest = a + b;
    2990:	18d4      	adds	r4, r2, r3
        return true;
    2992:	2001      	movs	r0, #1
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
    2994:	b110      	cbz	r0, 299c <boot_is_header_valid+0x24>
        return false;
    }

    if (size >= fap->fa_size) {
    2996:	688b      	ldr	r3, [r1, #8]
    2998:	42a3      	cmp	r3, r4
    299a:	d901      	bls.n	29a0 <boot_is_header_valid+0x28>
        return false;
    }

    return true;
}
    299c:	bc10      	pop	{r4}
    299e:	4770      	bx	lr
        return false;
    29a0:	2000      	movs	r0, #0
    29a2:	e7fb      	b.n	299c <boot_is_header_valid+0x24>
        return false;
    29a4:	2000      	movs	r0, #0
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
    29a6:	b110      	cbz	r0, 29ae <boot_is_header_valid+0x36>
    if (size >= fap->fa_size) {
    29a8:	688b      	ldr	r3, [r1, #8]
    29aa:	42a3      	cmp	r3, r4
    29ac:	d900      	bls.n	29b0 <boot_is_header_valid+0x38>
}
    29ae:	4770      	bx	lr
        return false;
    29b0:	2000      	movs	r0, #0
    29b2:	e7fc      	b.n	29ae <boot_is_header_valid+0x36>
    29b4:	96f3b83d 	.word	0x96f3b83d

000029b8 <boot_write_sz>:
{
    29b8:	b538      	push	{r3, r4, r5, lr}
    29ba:	4604      	mov	r4, r0
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    29bc:	6a00      	ldr	r0, [r0, #32]
    29be:	f002 f93c 	bl	4c3a <flash_area_align>
    29c2:	4605      	mov	r5, r0
    align = flash_area_align(BOOT_SCRATCH_AREA(state));
    29c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
    29c6:	f002 f938 	bl	4c3a <flash_area_align>
    if (align > elem_sz) {
    29ca:	4285      	cmp	r5, r0
    29cc:	d200      	bcs.n	29d0 <boot_write_sz+0x18>
}
    29ce:	bd38      	pop	{r3, r4, r5, pc}
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    29d0:	4628      	mov	r0, r5
    return elem_sz;
    29d2:	e7fc      	b.n	29ce <boot_write_sz+0x16>

000029d4 <boot_read_image_size>:
{
    29d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    29d8:	b082      	sub	sp, #8
    29da:	4680      	mov	r8, r0
    29dc:	460d      	mov	r5, r1
    29de:	4617      	mov	r7, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    29e0:	2000      	movs	r0, #0
    29e2:	f001 f985 	bl	3cf0 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    29e6:	a901      	add	r1, sp, #4
    29e8:	b2c0      	uxtb	r0, r0
    29ea:	f002 f895 	bl	4b18 <flash_area_open>
    if (rc != 0) {
    29ee:	b120      	cbz	r0, 29fa <boot_read_image_size+0x26>
        rc = BOOT_EFLASH;
    29f0:	2401      	movs	r4, #1
}
    29f2:	4620      	mov	r0, r4
    29f4:	b002      	add	sp, #8
    29f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    off = BOOT_TLV_OFF(boot_img_hdr(state, slot));
    29fa:	232c      	movs	r3, #44	; 0x2c
    29fc:	fb03 8305 	mla	r3, r3, r5, r8
    2a00:	891e      	ldrh	r6, [r3, #8]
    2a02:	68db      	ldr	r3, [r3, #12]
    2a04:	441e      	add	r6, r3
    if (flash_area_read(fap, off, &info, sizeof(info))) {
    2a06:	2304      	movs	r3, #4
    2a08:	466a      	mov	r2, sp
    2a0a:	4631      	mov	r1, r6
    2a0c:	9801      	ldr	r0, [sp, #4]
    2a0e:	f002 f8db 	bl	4bc8 <flash_area_read>
    2a12:	4604      	mov	r4, r0
    2a14:	bb30      	cbnz	r0, 2a64 <boot_read_image_size+0x90>
    protect_tlv_size = boot_img_hdr(state, slot)->ih_protect_tlv_size;
    2a16:	232c      	movs	r3, #44	; 0x2c
    2a18:	fb03 8505 	mla	r5, r3, r5, r8
    2a1c:	896d      	ldrh	r5, [r5, #10]
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    2a1e:	f8bd 2000 	ldrh.w	r2, [sp]
    2a22:	f646 1308 	movw	r3, #26888	; 0x6908
    2a26:	429a      	cmp	r2, r3
    2a28:	d00c      	beq.n	2a44 <boot_read_image_size+0x70>
    } else if (protect_tlv_size != 0) {
    2a2a:	b9ed      	cbnz	r5, 2a68 <boot_read_image_size+0x94>
    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    2a2c:	f8bd 2000 	ldrh.w	r2, [sp]
    2a30:	f646 1307 	movw	r3, #26887	; 0x6907
    2a34:	429a      	cmp	r2, r3
    2a36:	d119      	bne.n	2a6c <boot_read_image_size+0x98>
    *size = off + protect_tlv_size + info.it_tlv_tot;
    2a38:	442e      	add	r6, r5
    2a3a:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    2a3e:	441e      	add	r6, r3
    2a40:	603e      	str	r6, [r7, #0]
    2a42:	e7d6      	b.n	29f2 <boot_read_image_size+0x1e>
        if (protect_tlv_size != info.it_tlv_tot) {
    2a44:	f8bd 1002 	ldrh.w	r1, [sp, #2]
    2a48:	428d      	cmp	r5, r1
    2a4a:	d001      	beq.n	2a50 <boot_read_image_size+0x7c>
            rc = BOOT_EBADIMAGE;
    2a4c:	2403      	movs	r4, #3
    2a4e:	e7d0      	b.n	29f2 <boot_read_image_size+0x1e>
        if (flash_area_read(fap, off + info.it_tlv_tot, &info, sizeof(info))) {
    2a50:	2304      	movs	r3, #4
    2a52:	466a      	mov	r2, sp
    2a54:	4431      	add	r1, r6
    2a56:	9801      	ldr	r0, [sp, #4]
    2a58:	f002 f8b6 	bl	4bc8 <flash_area_read>
    2a5c:	2800      	cmp	r0, #0
    2a5e:	d0e5      	beq.n	2a2c <boot_read_image_size+0x58>
            rc = BOOT_EFLASH;
    2a60:	2401      	movs	r4, #1
    2a62:	e7c6      	b.n	29f2 <boot_read_image_size+0x1e>
        rc = BOOT_EFLASH;
    2a64:	2401      	movs	r4, #1
    2a66:	e7c4      	b.n	29f2 <boot_read_image_size+0x1e>
        rc = BOOT_EBADIMAGE;
    2a68:	2403      	movs	r4, #3
    2a6a:	e7c2      	b.n	29f2 <boot_read_image_size+0x1e>
        rc = BOOT_EBADIMAGE;
    2a6c:	2403      	movs	r4, #3
    return rc;
    2a6e:	e7c0      	b.n	29f2 <boot_read_image_size+0x1e>

00002a70 <boot_check_header_erased>:
    return true;
}

static int
boot_check_header_erased(struct boot_loader_state *state, int slot)
{
    2a70:	b570      	push	{r4, r5, r6, lr}
    2a72:	b082      	sub	sp, #8
    2a74:	4606      	mov	r6, r0
    2a76:	460c      	mov	r4, r1
    struct image_header *hdr;
    uint8_t erased_val;
    int area_id;
    int rc;

    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    2a78:	2000      	movs	r0, #0
    2a7a:	f001 f939 	bl	3cf0 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    2a7e:	a901      	add	r1, sp, #4
    2a80:	b2c0      	uxtb	r0, r0
    2a82:	f002 f849 	bl	4b18 <flash_area_open>
    if (rc != 0) {
    2a86:	b9d0      	cbnz	r0, 2abe <boot_check_header_erased+0x4e>
    2a88:	4605      	mov	r5, r0
        return -1;
    }

    erased_val = flash_area_erased_val(fap);
    2a8a:	9801      	ldr	r0, [sp, #4]
    2a8c:	f002 f8da 	bl	4c44 <flash_area_erased_val>
    2a90:	b2c0      	uxtb	r0, r0
    flash_area_close(fap);

    hdr = boot_img_hdr(state, slot);
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
    2a92:	212c      	movs	r1, #44	; 0x2c
    2a94:	fb01 6104 	mla	r1, r1, r4, r6
    for (i = 0; i < len; i++) {
    2a98:	2300      	movs	r3, #0
    2a9a:	2b03      	cmp	r3, #3
    2a9c:	d805      	bhi.n	2aaa <boot_check_header_erased+0x3a>
        if (val != p[i]) {
    2a9e:	5cca      	ldrb	r2, [r1, r3]
    2aa0:	4290      	cmp	r0, r2
    2aa2:	d107      	bne.n	2ab4 <boot_check_header_erased+0x44>
    for (i = 0; i < len; i++) {
    2aa4:	3301      	adds	r3, #1
    2aa6:	b2db      	uxtb	r3, r3
    2aa8:	e7f7      	b.n	2a9a <boot_check_header_erased+0x2a>
    return true;
    2aaa:	2301      	movs	r3, #1
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
    2aac:	b123      	cbz	r3, 2ab8 <boot_check_header_erased+0x48>
        return -1;
    }

    return 0;
}
    2aae:	4628      	mov	r0, r5
    2ab0:	b002      	add	sp, #8
    2ab2:	bd70      	pop	{r4, r5, r6, pc}
            return false;
    2ab4:	2300      	movs	r3, #0
    2ab6:	e7f9      	b.n	2aac <boot_check_header_erased+0x3c>
        return -1;
    2ab8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    2abc:	e7f7      	b.n	2aae <boot_check_header_erased+0x3e>
        return -1;
    2abe:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    2ac2:	e7f4      	b.n	2aae <boot_check_header_erased+0x3e>

00002ac4 <boot_initialize_area>:
{
    2ac4:	b510      	push	{r4, lr}
    2ac6:	b082      	sub	sp, #8
    2ac8:	4604      	mov	r4, r0
    2aca:	4608      	mov	r0, r1
    int num_sectors = BOOT_MAX_IMG_SECTORS;
    2acc:	2380      	movs	r3, #128	; 0x80
    2ace:	9301      	str	r3, [sp, #4]
    if (flash_area == FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state))) {
    2ad0:	2901      	cmp	r1, #1
    2ad2:	d006      	beq.n	2ae2 <boot_initialize_area+0x1e>
    } else if (flash_area == FLASH_AREA_IMAGE_SECONDARY(BOOT_CURR_IMG(state))) {
    2ad4:	2902      	cmp	r1, #2
    2ad6:	d00b      	beq.n	2af0 <boot_initialize_area+0x2c>
    } else if (flash_area == FLASH_AREA_IMAGE_SCRATCH) {
    2ad8:	2903      	cmp	r1, #3
    2ada:	d010      	beq.n	2afe <boot_initialize_area+0x3a>
        return BOOT_EFLASH;
    2adc:	2001      	movs	r0, #1
}
    2ade:	b002      	add	sp, #8
    2ae0:	bd10      	pop	{r4, pc}
        rc = flash_area_to_sectors(flash_area, &num_sectors,
    2ae2:	6a62      	ldr	r2, [r4, #36]	; 0x24
    2ae4:	a901      	add	r1, sp, #4
    2ae6:	f002 f831 	bl	4b4c <flash_area_to_sectors>
        BOOT_IMG(state, BOOT_PRIMARY_SLOT).num_sectors = (size_t)num_sectors;
    2aea:	9b01      	ldr	r3, [sp, #4]
    2aec:	62a3      	str	r3, [r4, #40]	; 0x28
    2aee:	e7f6      	b.n	2ade <boot_initialize_area+0x1a>
        rc = flash_area_to_sectors(flash_area, &num_sectors,
    2af0:	6d22      	ldr	r2, [r4, #80]	; 0x50
    2af2:	a901      	add	r1, sp, #4
    2af4:	f002 f82a 	bl	4b4c <flash_area_to_sectors>
        BOOT_IMG(state, BOOT_SECONDARY_SLOT).num_sectors = (size_t)num_sectors;
    2af8:	9b01      	ldr	r3, [sp, #4]
    2afa:	6563      	str	r3, [r4, #84]	; 0x54
    2afc:	e7ef      	b.n	2ade <boot_initialize_area+0x1a>
        rc = flash_area_to_sectors(flash_area, &num_sectors,
    2afe:	6de2      	ldr	r2, [r4, #92]	; 0x5c
    2b00:	a901      	add	r1, sp, #4
    2b02:	f002 f823 	bl	4b4c <flash_area_to_sectors>
        state->scratch.num_sectors = (size_t)num_sectors;
    2b06:	9b01      	ldr	r3, [sp, #4]
    2b08:	6623      	str	r3, [r4, #96]	; 0x60
    2b0a:	e7e8      	b.n	2ade <boot_initialize_area+0x1a>

00002b0c <boot_read_sectors>:
{
    2b0c:	b538      	push	{r3, r4, r5, lr}
    2b0e:	4605      	mov	r5, r0
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_PRIMARY(image_index));
    2b10:	2101      	movs	r1, #1
    2b12:	f7ff ffd7 	bl	2ac4 <boot_initialize_area>
    if (rc != 0) {
    2b16:	b110      	cbz	r0, 2b1e <boot_read_sectors+0x12>
        return BOOT_EFLASH;
    2b18:	2401      	movs	r4, #1
}
    2b1a:	4620      	mov	r0, r4
    2b1c:	bd38      	pop	{r3, r4, r5, pc}
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_SECONDARY(image_index));
    2b1e:	2102      	movs	r1, #2
    2b20:	4628      	mov	r0, r5
    2b22:	f7ff ffcf 	bl	2ac4 <boot_initialize_area>
    if (rc != 0) {
    2b26:	b108      	cbz	r0, 2b2c <boot_read_sectors+0x20>
        return BOOT_EFLASH;
    2b28:	2401      	movs	r4, #1
    2b2a:	e7f6      	b.n	2b1a <boot_read_sectors+0xe>
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_SCRATCH);
    2b2c:	2103      	movs	r1, #3
    2b2e:	4628      	mov	r0, r5
    2b30:	f7ff ffc8 	bl	2ac4 <boot_initialize_area>
    if (rc != 0) {
    2b34:	4604      	mov	r4, r0
    2b36:	b108      	cbz	r0, 2b3c <boot_read_sectors+0x30>
        return BOOT_EFLASH;
    2b38:	2401      	movs	r4, #1
    2b3a:	e7ee      	b.n	2b1a <boot_read_sectors+0xe>
    BOOT_WRITE_SZ(state) = boot_write_sz(state);
    2b3c:	4628      	mov	r0, r5
    2b3e:	f7ff ff3b 	bl	29b8 <boot_write_sz>
    2b42:	66a8      	str	r0, [r5, #104]	; 0x68
    return 0;
    2b44:	e7e9      	b.n	2b1a <boot_read_sectors+0xe>
	...

00002b48 <boot_image_check>:
{
    2b48:	b500      	push	{lr}
    2b4a:	b087      	sub	sp, #28
    if (bootutil_img_validate(BOOT_CURR_ENC(state), image_index, hdr, fap, tmpbuf,
    2b4c:	2000      	movs	r0, #0
    2b4e:	9004      	str	r0, [sp, #16]
    2b50:	9003      	str	r0, [sp, #12]
    2b52:	9002      	str	r0, [sp, #8]
    2b54:	f44f 7380 	mov.w	r3, #256	; 0x100
    2b58:	9301      	str	r3, [sp, #4]
    2b5a:	4b07      	ldr	r3, [pc, #28]	; (2b78 <boot_image_check+0x30>)
    2b5c:	9300      	str	r3, [sp, #0]
    2b5e:	4613      	mov	r3, r2
    2b60:	460a      	mov	r2, r1
    2b62:	4601      	mov	r1, r0
    2b64:	f000 ffa6 	bl	3ab4 <bootutil_img_validate>
    2b68:	4603      	mov	r3, r0
    2b6a:	b918      	cbnz	r0, 2b74 <boot_image_check+0x2c>
}
    2b6c:	4618      	mov	r0, r3
    2b6e:	b007      	add	sp, #28
    2b70:	f85d fb04 	ldr.w	pc, [sp], #4
        return BOOT_EBADIMAGE;
    2b74:	2303      	movs	r3, #3
    2b76:	e7f9      	b.n	2b6c <boot_image_check+0x24>
    2b78:	20006280 	.word	0x20006280

00002b7c <boot_validate_slot>:
 *         -1 on any errors
 */
static int
boot_validate_slot(struct boot_loader_state *state, int slot,
                   struct boot_status *bs)
{
    2b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2b80:	b082      	sub	sp, #8
    2b82:	4605      	mov	r5, r0
    2b84:	460c      	mov	r4, r1
    2b86:	4617      	mov	r7, r2
    const struct flash_area *fap;
    struct image_header *hdr;
    int area_id;
    int rc;

    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    2b88:	2000      	movs	r0, #0
    2b8a:	f001 f8b1 	bl	3cf0 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    2b8e:	a901      	add	r1, sp, #4
    2b90:	b2c0      	uxtb	r0, r0
    2b92:	f001 ffc1 	bl	4b18 <flash_area_open>
    if (rc != 0) {
    2b96:	bb60      	cbnz	r0, 2bf2 <boot_validate_slot+0x76>
     ((swap_type) == BOOT_SWAP_TYPE_PERM))

static inline struct image_header*
boot_img_hdr(struct boot_loader_state *state, size_t slot)
{
    return &BOOT_IMG(state, slot).hdr;
    2b98:	202c      	movs	r0, #44	; 0x2c
    2b9a:	fb00 5604 	mla	r6, r0, r4, r5
        return -1;
    }

    hdr = boot_img_hdr(state, slot);
    if (boot_check_header_erased(state, slot) == 0 ||
    2b9e:	4621      	mov	r1, r4
    2ba0:	4628      	mov	r0, r5
    2ba2:	f7ff ff65 	bl	2a70 <boot_check_header_erased>
    2ba6:	b338      	cbz	r0, 2bf8 <boot_validate_slot+0x7c>
        (hdr->ih_flags & IMAGE_F_NON_BOOTABLE)) {
    2ba8:	6933      	ldr	r3, [r6, #16]
    if (boot_check_header_erased(state, slot) == 0 ||
    2baa:	f013 0f10 	tst.w	r3, #16
    2bae:	d128      	bne.n	2c02 <boot_validate_slot+0x86>
            goto out;
        }
    }
#endif

    if (!boot_is_header_valid(hdr, fap) || boot_image_check(state, hdr, fap, bs)) {
    2bb0:	f8dd 8004 	ldr.w	r8, [sp, #4]
    2bb4:	4641      	mov	r1, r8
    2bb6:	4630      	mov	r0, r6
    2bb8:	f7ff fede 	bl	2978 <boot_is_header_valid>
    2bbc:	b938      	cbnz	r0, 2bce <boot_validate_slot+0x52>
        if (slot != BOOT_PRIMARY_SLOT) {
    2bbe:	b984      	cbnz	r4, 2be2 <boot_validate_slot+0x66>
            /* Image in the secondary slot is invalid. Erase the image and
             * continue booting from the primary slot.
             */
        }
#if !defined(__BOOTSIM__)
        BOOT_LOG_ERR("Image in the %s slot is not valid!",
    2bc0:	b9ac      	cbnz	r4, 2bee <boot_validate_slot+0x72>
    2bc2:	4911      	ldr	r1, [pc, #68]	; (2c08 <boot_validate_slot+0x8c>)
    2bc4:	4811      	ldr	r0, [pc, #68]	; (2c0c <boot_validate_slot+0x90>)
    2bc6:	f001 fecb 	bl	4960 <printf>
                     (slot == BOOT_PRIMARY_SLOT) ? "primary" : "secondary");
#endif
        rc = 1;
    2bca:	2301      	movs	r3, #1
        goto out;
    2bcc:	e015      	b.n	2bfa <boot_validate_slot+0x7e>
    if (!boot_is_header_valid(hdr, fap) || boot_image_check(state, hdr, fap, bs)) {
    2bce:	463b      	mov	r3, r7
    2bd0:	4642      	mov	r2, r8
    2bd2:	4631      	mov	r1, r6
    2bd4:	4628      	mov	r0, r5
    2bd6:	f7ff ffb7 	bl	2b48 <boot_image_check>
    2bda:	4603      	mov	r3, r0
    2bdc:	2800      	cmp	r0, #0
    2bde:	d1ee      	bne.n	2bbe <boot_validate_slot+0x42>
    2be0:	e00b      	b.n	2bfa <boot_validate_slot+0x7e>
            flash_area_erase(fap, 0, fap->fa_size);
    2be2:	9801      	ldr	r0, [sp, #4]
    2be4:	6882      	ldr	r2, [r0, #8]
    2be6:	2100      	movs	r1, #0
    2be8:	f002 f814 	bl	4c14 <flash_area_erase>
    2bec:	e7e8      	b.n	2bc0 <boot_validate_slot+0x44>
        BOOT_LOG_ERR("Image in the %s slot is not valid!",
    2bee:	4908      	ldr	r1, [pc, #32]	; (2c10 <boot_validate_slot+0x94>)
    2bf0:	e7e8      	b.n	2bc4 <boot_validate_slot+0x48>
        return -1;
    2bf2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2bf6:	e000      	b.n	2bfa <boot_validate_slot+0x7e>
        rc = 1;
    2bf8:	2301      	movs	r3, #1
    rc = 0;

out:
    flash_area_close(fap);
    return rc;
}
    2bfa:	4618      	mov	r0, r3
    2bfc:	b002      	add	sp, #8
    2bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        rc = 1;
    2c02:	2301      	movs	r3, #1
    2c04:	e7f9      	b.n	2bfa <boot_validate_slot+0x7e>
    2c06:	bf00      	nop
    2c08:	000056f8 	.word	0x000056f8
    2c0c:	0000570c 	.word	0x0000570c
    2c10:	00005700 	.word	0x00005700

00002c14 <boot_validated_swap_type>:
 * @return                      The type of swap to perform (BOOT_SWAP_TYPE...)
 */
static int
boot_validated_swap_type(struct boot_loader_state *state,
                         struct boot_status *bs)
{
    2c14:	b570      	push	{r4, r5, r6, lr}
    2c16:	4605      	mov	r5, r0
    2c18:	460e      	mov	r6, r1
    int swap_type;
    int rc;

    swap_type = boot_swap_type_multi(BOOT_CURR_IMG(state));
    2c1a:	2000      	movs	r0, #0
    2c1c:	f7ff fdfa 	bl	2814 <boot_swap_type_multi>
    2c20:	4604      	mov	r4, r0
    if (BOOT_IS_UPGRADE(swap_type)) {
    2c22:	2802      	cmp	r0, #2
    2c24:	d005      	beq.n	2c32 <boot_validated_swap_type+0x1e>
    2c26:	2804      	cmp	r0, #4
    2c28:	d003      	beq.n	2c32 <boot_validated_swap_type+0x1e>
    2c2a:	2803      	cmp	r0, #3
    2c2c:	d001      	beq.n	2c32 <boot_validated_swap_type+0x1e>
            swap_type = BOOT_SWAP_TYPE_FAIL;
        }
    }

    return swap_type;
}
    2c2e:	4620      	mov	r0, r4
    2c30:	bd70      	pop	{r4, r5, r6, pc}
        rc = boot_validate_slot(state, BOOT_SECONDARY_SLOT, bs);
    2c32:	4632      	mov	r2, r6
    2c34:	2101      	movs	r1, #1
    2c36:	4628      	mov	r0, r5
    2c38:	f7ff ffa0 	bl	2b7c <boot_validate_slot>
        if (rc == 1) {
    2c3c:	2801      	cmp	r0, #1
    2c3e:	d003      	beq.n	2c48 <boot_validated_swap_type+0x34>
        } else if (rc != 0) {
    2c40:	2800      	cmp	r0, #0
    2c42:	d0f4      	beq.n	2c2e <boot_validated_swap_type+0x1a>
            swap_type = BOOT_SWAP_TYPE_FAIL;
    2c44:	2405      	movs	r4, #5
    return swap_type;
    2c46:	e7f2      	b.n	2c2e <boot_validated_swap_type+0x1a>
            swap_type = BOOT_SWAP_TYPE_NONE;
    2c48:	4604      	mov	r4, r0
    2c4a:	e7f0      	b.n	2c2e <boot_validated_swap_type+0x1a>

00002c4c <boot_read_image_headers>:
{
    2c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c4e:	4605      	mov	r5, r0
    2c50:	460f      	mov	r7, r1
    2c52:	4616      	mov	r6, r2
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    2c54:	2400      	movs	r4, #0
    2c56:	2c01      	cmp	r4, #1
    2c58:	dc10      	bgt.n	2c7c <boot_read_image_headers+0x30>
        rc = boot_read_image_header(state, i, boot_img_hdr(state, i), bs);
    2c5a:	4633      	mov	r3, r6
    2c5c:	222c      	movs	r2, #44	; 0x2c
    2c5e:	fb02 5204 	mla	r2, r2, r4, r5
    2c62:	4621      	mov	r1, r4
    2c64:	4628      	mov	r0, r5
    2c66:	f000 fd02 	bl	366e <boot_read_image_header>
        if (rc != 0) {
    2c6a:	4603      	mov	r3, r0
    2c6c:	b908      	cbnz	r0, 2c72 <boot_read_image_headers+0x26>
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    2c6e:	3401      	adds	r4, #1
    2c70:	e7f1      	b.n	2c56 <boot_read_image_headers+0xa>
            if (i > 0 && !require_all) {
    2c72:	2c00      	cmp	r4, #0
    2c74:	dd03      	ble.n	2c7e <boot_read_image_headers+0x32>
    2c76:	b917      	cbnz	r7, 2c7e <boot_read_image_headers+0x32>
                return 0;
    2c78:	2300      	movs	r3, #0
    2c7a:	e000      	b.n	2c7e <boot_read_image_headers+0x32>
    return 0;
    2c7c:	2300      	movs	r3, #0
}
    2c7e:	4618      	mov	r0, r3
    2c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00002c82 <boot_status_reset>:
    bs->use_scratch = 0;
    2c82:	2300      	movs	r3, #0
    2c84:	7183      	strb	r3, [r0, #6]
    bs->swap_size = 0;
    2c86:	6083      	str	r3, [r0, #8]
    bs->source = 0;
    2c88:	60c3      	str	r3, [r0, #12]
    bs->op = BOOT_STATUS_OP_MOVE;
    2c8a:	2301      	movs	r3, #1
    2c8c:	7143      	strb	r3, [r0, #5]
    bs->idx = BOOT_STATUS_IDX_0;
    2c8e:	6003      	str	r3, [r0, #0]
    bs->state = BOOT_STATUS_STATE_0;
    2c90:	7103      	strb	r3, [r0, #4]
    bs->swap_type = BOOT_SWAP_TYPE_NONE;
    2c92:	71c3      	strb	r3, [r0, #7]
}
    2c94:	4770      	bx	lr

00002c96 <boot_status_is_reset>:
    return (bs->op == BOOT_STATUS_OP_MOVE &&
    2c96:	7943      	ldrb	r3, [r0, #5]
            bs->idx == BOOT_STATUS_IDX_0 &&
    2c98:	2b01      	cmp	r3, #1
    2c9a:	d001      	beq.n	2ca0 <boot_status_is_reset+0xa>
    2c9c:	2000      	movs	r0, #0
    2c9e:	4770      	bx	lr
    2ca0:	6803      	ldr	r3, [r0, #0]
    return (bs->op == BOOT_STATUS_OP_MOVE &&
    2ca2:	2b01      	cmp	r3, #1
    2ca4:	d001      	beq.n	2caa <boot_status_is_reset+0x14>
            bs->idx == BOOT_STATUS_IDX_0 &&
    2ca6:	2000      	movs	r0, #0
    2ca8:	4770      	bx	lr
            bs->state == BOOT_STATUS_STATE_0);
    2caa:	7903      	ldrb	r3, [r0, #4]
            bs->idx == BOOT_STATUS_IDX_0 &&
    2cac:	2b01      	cmp	r3, #1
    2cae:	d001      	beq.n	2cb4 <boot_status_is_reset+0x1e>
    2cb0:	2000      	movs	r0, #0
    2cb2:	4770      	bx	lr
    2cb4:	2001      	movs	r0, #1
}
    2cb6:	4770      	bx	lr

00002cb8 <boot_swap_image>:
 *
 * @return                      0 on success; nonzero on failure.
 */
static int
boot_swap_image(struct boot_loader_state *state, struct boot_status *bs)
{
    2cb8:	b530      	push	{r4, r5, lr}
    2cba:	b083      	sub	sp, #12
    2cbc:	4605      	mov	r5, r0
    2cbe:	460c      	mov	r4, r1
    uint8_t image_index;
    int rc;

    /* FIXME: just do this if asked by user? */

    size = copy_size = 0;
    2cc0:	2300      	movs	r3, #0
    2cc2:	9300      	str	r3, [sp, #0]
    2cc4:	9301      	str	r3, [sp, #4]
    image_index = BOOT_CURR_IMG(state);

    if (boot_status_is_reset(bs)) {
    2cc6:	4608      	mov	r0, r1
    2cc8:	f7ff ffe5 	bl	2c96 <boot_status_is_reset>
    2ccc:	2800      	cmp	r0, #0
    2cce:	d030      	beq.n	2d32 <boot_swap_image+0x7a>
        /*
         * No swap ever happened, so need to find the largest image which
         * will be used to determine the amount of sectors to swap.
         */
        hdr = boot_img_hdr(state, BOOT_PRIMARY_SLOT);
        if (hdr->ih_magic == IMAGE_MAGIC) {
    2cd0:	682a      	ldr	r2, [r5, #0]
    2cd2:	4b1f      	ldr	r3, [pc, #124]	; (2d50 <boot_swap_image+0x98>)
    2cd4:	429a      	cmp	r2, r3
    2cd6:	d012      	beq.n	2cfe <boot_swap_image+0x46>
            memset(bs->enckey[0], 0xff, BOOT_ENC_KEY_SIZE);
        }
#endif

        hdr = boot_img_hdr(state, BOOT_SECONDARY_SLOT);
        if (hdr->ih_magic == IMAGE_MAGIC) {
    2cd8:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    2cda:	4b1d      	ldr	r3, [pc, #116]	; (2d50 <boot_swap_image+0x98>)
    2cdc:	429a      	cmp	r2, r3
    2cde:	d01b      	beq.n	2d18 <boot_swap_image+0x60>
        } else {
            memset(bs->enckey[1], 0xff, BOOT_ENC_KEY_SIZE);
        }
#endif

        if (size > copy_size) {
    2ce0:	9b01      	ldr	r3, [sp, #4]
    2ce2:	9a00      	ldr	r2, [sp, #0]
    2ce4:	4293      	cmp	r3, r2
    2ce6:	d900      	bls.n	2cea <boot_swap_image+0x32>
            copy_size = size;
    2ce8:	9300      	str	r3, [sp, #0]
        }

        bs->swap_size = copy_size;
    2cea:	9b00      	ldr	r3, [sp, #0]
    2cec:	60a3      	str	r3, [r4, #8]
            }
        }
#endif
    }

    swap_run(state, bs, copy_size);
    2cee:	9a00      	ldr	r2, [sp, #0]
    2cf0:	4621      	mov	r1, r4
    2cf2:	4628      	mov	r0, r5
    2cf4:	f000 fe60 	bl	39b8 <swap_run>
                     boot_status_fails);
    }
#endif

    return 0;
}
    2cf8:	2000      	movs	r0, #0
    2cfa:	b003      	add	sp, #12
    2cfc:	bd30      	pop	{r4, r5, pc}
            rc = boot_read_image_size(state, BOOT_PRIMARY_SLOT, &copy_size);
    2cfe:	466a      	mov	r2, sp
    2d00:	2100      	movs	r1, #0
    2d02:	4628      	mov	r0, r5
    2d04:	f7ff fe66 	bl	29d4 <boot_read_image_size>
            assert(rc == 0);
    2d08:	2800      	cmp	r0, #0
    2d0a:	d0e5      	beq.n	2cd8 <boot_swap_image+0x20>
    2d0c:	2300      	movs	r3, #0
    2d0e:	461a      	mov	r2, r3
    2d10:	4619      	mov	r1, r3
    2d12:	4618      	mov	r0, r3
    2d14:	f7fe fd12 	bl	173c <__assert_func>
            rc = boot_read_image_size(state, BOOT_SECONDARY_SLOT, &size);
    2d18:	aa01      	add	r2, sp, #4
    2d1a:	2101      	movs	r1, #1
    2d1c:	4628      	mov	r0, r5
    2d1e:	f7ff fe59 	bl	29d4 <boot_read_image_size>
            assert(rc == 0);
    2d22:	2800      	cmp	r0, #0
    2d24:	d0dc      	beq.n	2ce0 <boot_swap_image+0x28>
    2d26:	2300      	movs	r3, #0
    2d28:	461a      	mov	r2, r3
    2d2a:	4619      	mov	r1, r3
    2d2c:	4618      	mov	r0, r3
    2d2e:	f7fe fd05 	bl	173c <__assert_func>
        rc = boot_read_swap_size(image_index, &bs->swap_size);
    2d32:	f104 0108 	add.w	r1, r4, #8
    2d36:	2000      	movs	r0, #0
    2d38:	f7ff fd02 	bl	2740 <boot_read_swap_size>
        assert(rc == 0);
    2d3c:	b910      	cbnz	r0, 2d44 <boot_swap_image+0x8c>
        copy_size = bs->swap_size;
    2d3e:	68a3      	ldr	r3, [r4, #8]
    2d40:	9300      	str	r3, [sp, #0]
    2d42:	e7d4      	b.n	2cee <boot_swap_image+0x36>
        assert(rc == 0);
    2d44:	2300      	movs	r3, #0
    2d46:	461a      	mov	r2, r3
    2d48:	4619      	mov	r1, r3
    2d4a:	4618      	mov	r0, r3
    2d4c:	f7fe fcf6 	bl	173c <__assert_func>
    2d50:	96f3b83d 	.word	0x96f3b83d

00002d54 <boot_complete_partial_swap>:
 */
#if !defined(MCUBOOT_OVERWRITE_ONLY)
static int
boot_complete_partial_swap(struct boot_loader_state *state,
        struct boot_status *bs)
{
    2d54:	b538      	push	{r3, r4, r5, lr}
    2d56:	4605      	mov	r5, r0
    2d58:	460c      	mov	r4, r1
    int rc;

    /* Determine the type of swap operation being resumed from the
     * `swap-type` trailer field.
     */
    rc = boot_swap_image(state, bs);
    2d5a:	f7ff ffad 	bl	2cb8 <boot_swap_image>
    assert(rc == 0);
    2d5e:	b9a8      	cbnz	r0, 2d8c <boot_complete_partial_swap+0x38>
    2d60:	4602      	mov	r2, r0

    BOOT_SWAP_TYPE(state) = bs->swap_type;
    2d62:	79e3      	ldrb	r3, [r4, #7]
    2d64:	f885 3064 	strb.w	r3, [r5, #100]	; 0x64

    /* The following states need image_ok be explicitly set after the
     * swap was finished to avoid a new revert.
     */
    if (bs->swap_type == BOOT_SWAP_TYPE_REVERT ||
    2d68:	79e3      	ldrb	r3, [r4, #7]
    2d6a:	3b03      	subs	r3, #3
    2d6c:	b2db      	uxtb	r3, r3
    2d6e:	2b01      	cmp	r3, #1
    2d70:	d912      	bls.n	2d98 <boot_complete_partial_swap+0x44>
        if (rc != 0) {
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }
    }

    if (BOOT_IS_UPGRADE(bs->swap_type)) {
    2d72:	79e3      	ldrb	r3, [r4, #7]
    2d74:	2b02      	cmp	r3, #2
    2d76:	d019      	beq.n	2dac <boot_complete_partial_swap+0x58>
    2d78:	2b04      	cmp	r3, #4
    2d7a:	d017      	beq.n	2dac <boot_complete_partial_swap+0x58>
    2d7c:	2b03      	cmp	r3, #3
    2d7e:	d015      	beq.n	2dac <boot_complete_partial_swap+0x58>
        if (rc != 0) {
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }
    }

    if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
    2d80:	f895 3064 	ldrb.w	r3, [r5, #100]	; 0x64
    2d84:	2bff      	cmp	r3, #255	; 0xff
    2d86:	d01b      	beq.n	2dc0 <boot_complete_partial_swap+0x6c>
        /* Loop forever... */
        while (1) {}
    }

    return rc;
}
    2d88:	4610      	mov	r0, r2
    2d8a:	bd38      	pop	{r3, r4, r5, pc}
    assert(rc == 0);
    2d8c:	2300      	movs	r3, #0
    2d8e:	461a      	mov	r2, r3
    2d90:	4619      	mov	r1, r3
    2d92:	4618      	mov	r0, r3
    2d94:	f7fe fcd2 	bl	173c <__assert_func>
        rc = swap_set_image_ok(BOOT_CURR_IMG(state));
    2d98:	2000      	movs	r0, #0
    2d9a:	f000 fa9b 	bl	32d4 <swap_set_image_ok>
        if (rc != 0) {
    2d9e:	4602      	mov	r2, r0
    2da0:	2800      	cmp	r0, #0
    2da2:	d0e6      	beq.n	2d72 <boot_complete_partial_swap+0x1e>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    2da4:	23ff      	movs	r3, #255	; 0xff
    2da6:	f885 3064 	strb.w	r3, [r5, #100]	; 0x64
    2daa:	e7e2      	b.n	2d72 <boot_complete_partial_swap+0x1e>
        rc = swap_set_copy_done(BOOT_CURR_IMG(state));
    2dac:	2000      	movs	r0, #0
    2dae:	f000 fa82 	bl	32b6 <swap_set_copy_done>
        if (rc != 0) {
    2db2:	4602      	mov	r2, r0
    2db4:	2800      	cmp	r0, #0
    2db6:	d0e3      	beq.n	2d80 <boot_complete_partial_swap+0x2c>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    2db8:	23ff      	movs	r3, #255	; 0xff
    2dba:	f885 3064 	strb.w	r3, [r5, #100]	; 0x64
    2dbe:	e7df      	b.n	2d80 <boot_complete_partial_swap+0x2c>
        BOOT_LOG_ERR("panic!");
    2dc0:	4804      	ldr	r0, [pc, #16]	; (2dd4 <boot_complete_partial_swap+0x80>)
    2dc2:	f001 facb 	bl	435c <puts>
        assert(0);
    2dc6:	2300      	movs	r3, #0
    2dc8:	461a      	mov	r2, r3
    2dca:	4619      	mov	r1, r3
    2dcc:	4618      	mov	r0, r3
    2dce:	f7fe fcb5 	bl	173c <__assert_func>
    2dd2:	bf00      	nop
    2dd4:	00005648 	.word	0x00005648

00002dd8 <boot_perform_update>:
{
    2dd8:	b538      	push	{r3, r4, r5, lr}
    2dda:	4605      	mov	r5, r0
        rc = boot_swap_image(state, bs);
    2ddc:	f7ff ff6c 	bl	2cb8 <boot_swap_image>
    assert(rc == 0);
    2de0:	b9b0      	cbnz	r0, 2e10 <boot_perform_update+0x38>
    2de2:	4602      	mov	r2, r0
    swap_type = BOOT_SWAP_TYPE(state);
    2de4:	f895 4064 	ldrb.w	r4, [r5, #100]	; 0x64
    if (swap_type == BOOT_SWAP_TYPE_REVERT ||
    2de8:	1ee3      	subs	r3, r4, #3
    2dea:	b2db      	uxtb	r3, r3
    2dec:	2b01      	cmp	r3, #1
    2dee:	d915      	bls.n	2e1c <boot_perform_update+0x44>
    if (BOOT_IS_UPGRADE(swap_type)) {
    2df0:	2c02      	cmp	r4, #2
    2df2:	d003      	beq.n	2dfc <boot_perform_update+0x24>
    2df4:	2c04      	cmp	r4, #4
    2df6:	d001      	beq.n	2dfc <boot_perform_update+0x24>
    2df8:	2c03      	cmp	r4, #3
    2dfa:	d107      	bne.n	2e0c <boot_perform_update+0x34>
        rc = swap_set_copy_done(BOOT_CURR_IMG(state));
    2dfc:	2000      	movs	r0, #0
    2dfe:	f000 fa5a 	bl	32b6 <swap_set_copy_done>
        if (rc != 0) {
    2e02:	4602      	mov	r2, r0
    2e04:	b110      	cbz	r0, 2e0c <boot_perform_update+0x34>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    2e06:	23ff      	movs	r3, #255	; 0xff
    2e08:	f885 3064 	strb.w	r3, [r5, #100]	; 0x64
}
    2e0c:	4610      	mov	r0, r2
    2e0e:	bd38      	pop	{r3, r4, r5, pc}
    assert(rc == 0);
    2e10:	2300      	movs	r3, #0
    2e12:	461a      	mov	r2, r3
    2e14:	4619      	mov	r1, r3
    2e16:	4618      	mov	r0, r3
    2e18:	f7fe fc90 	bl	173c <__assert_func>
        rc = swap_set_image_ok(BOOT_CURR_IMG(state));
    2e1c:	2000      	movs	r0, #0
    2e1e:	f000 fa59 	bl	32d4 <swap_set_image_ok>
        if (rc != 0) {
    2e22:	4602      	mov	r2, r0
    2e24:	2800      	cmp	r0, #0
    2e26:	d0e3      	beq.n	2df0 <boot_perform_update+0x18>
            BOOT_SWAP_TYPE(state) = swap_type = BOOT_SWAP_TYPE_PANIC;
    2e28:	24ff      	movs	r4, #255	; 0xff
    2e2a:	f885 4064 	strb.w	r4, [r5, #100]	; 0x64
    2e2e:	e7e1      	b.n	2df4 <boot_perform_update+0x1c>

00002e30 <boot_prepare_image_for_update>:
 *                              boot status can be written to.
 */
static void
boot_prepare_image_for_update(struct boot_loader_state *state,
                              struct boot_status *bs)
{
    2e30:	b538      	push	{r3, r4, r5, lr}
    2e32:	4604      	mov	r4, r0
    2e34:	460d      	mov	r5, r1
    int rc;

    /* Determine the sector layout of the image slots and scratch area. */
    rc = boot_read_sectors(state);
    2e36:	f7ff fe69 	bl	2b0c <boot_read_sectors>
    if (rc != 0) {
    2e3a:	b968      	cbnz	r0, 2e58 <boot_prepare_image_for_update+0x28>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
        return;
    }

    /* Attempt to read an image header from each slot. */
    rc = boot_read_image_headers(state, false, NULL);
    2e3c:	2200      	movs	r2, #0
    2e3e:	4611      	mov	r1, r2
    2e40:	4620      	mov	r0, r4
    2e42:	f7ff ff03 	bl	2c4c <boot_read_image_headers>
    if (rc != 0) {
    2e46:	b978      	cbnz	r0, 2e68 <boot_prepare_image_for_update+0x38>
    }

    /* If the current image's slots aren't compatible, no swap is possible.
     * Just boot into primary slot.
     */
    if (boot_slots_compatible(state)) {
    2e48:	4620      	mov	r0, r4
    2e4a:	f000 fc97 	bl	377c <boot_slots_compatible>
    2e4e:	b998      	cbnz	r0, 2e78 <boot_prepare_image_for_update+0x48>
            }
#endif
        }
    } else {
        /* In that case if slots are not compatible. */
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    2e50:	2301      	movs	r3, #1
    2e52:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    2e56:	e006      	b.n	2e66 <boot_prepare_image_for_update+0x36>
        BOOT_LOG_WRN("Failed reading sectors; BOOT_MAX_IMG_SECTORS=%d"
    2e58:	2180      	movs	r1, #128	; 0x80
    2e5a:	482b      	ldr	r0, [pc, #172]	; (2f08 <boot_prepare_image_for_update+0xd8>)
    2e5c:	f001 fd80 	bl	4960 <printf>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    2e60:	2301      	movs	r3, #1
    2e62:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    }
}
    2e66:	bd38      	pop	{r3, r4, r5, pc}
        BOOT_LOG_WRN("Failed reading image headers; Image=%u",
    2e68:	2100      	movs	r1, #0
    2e6a:	4828      	ldr	r0, [pc, #160]	; (2f0c <boot_prepare_image_for_update+0xdc>)
    2e6c:	f001 fd78 	bl	4960 <printf>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    2e70:	2301      	movs	r3, #1
    2e72:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
        return;
    2e76:	e7f6      	b.n	2e66 <boot_prepare_image_for_update+0x36>
        boot_status_reset(bs);
    2e78:	4628      	mov	r0, r5
    2e7a:	f7ff ff02 	bl	2c82 <boot_status_reset>
        rc = swap_read_status(state, bs);
    2e7e:	4629      	mov	r1, r5
    2e80:	4620      	mov	r0, r4
    2e82:	f000 f9da 	bl	323a <swap_read_status>
        if (rc != 0) {
    2e86:	b980      	cbnz	r0, 2eaa <boot_prepare_image_for_update+0x7a>
        if (!boot_status_is_reset(bs)) {
    2e88:	4628      	mov	r0, r5
    2e8a:	f7ff ff04 	bl	2c96 <boot_status_is_reset>
    2e8e:	b1a0      	cbz	r0, 2eba <boot_prepare_image_for_update+0x8a>
            if (bs->swap_type == BOOT_SWAP_TYPE_NONE) {
    2e90:	79eb      	ldrb	r3, [r5, #7]
    2e92:	2b01      	cmp	r3, #1
    2e94:	d02c      	beq.n	2ef0 <boot_prepare_image_for_update+0xc0>
            } else if (boot_validate_slot(state, BOOT_SECONDARY_SLOT, bs) != 0) {
    2e96:	462a      	mov	r2, r5
    2e98:	2101      	movs	r1, #1
    2e9a:	4620      	mov	r0, r4
    2e9c:	f7ff fe6e 	bl	2b7c <boot_validate_slot>
    2ea0:	b368      	cbz	r0, 2efe <boot_prepare_image_for_update+0xce>
                BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_FAIL;
    2ea2:	2305      	movs	r3, #5
    2ea4:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    2ea8:	e7dd      	b.n	2e66 <boot_prepare_image_for_update+0x36>
            BOOT_LOG_WRN("Failed reading boot status; Image=%u",
    2eaa:	2100      	movs	r1, #0
    2eac:	4818      	ldr	r0, [pc, #96]	; (2f10 <boot_prepare_image_for_update+0xe0>)
    2eae:	f001 fd57 	bl	4960 <printf>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    2eb2:	2301      	movs	r3, #1
    2eb4:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
            return;
    2eb8:	e7d5      	b.n	2e66 <boot_prepare_image_for_update+0x36>
            rc = boot_complete_partial_swap(state, bs);
    2eba:	4629      	mov	r1, r5
    2ebc:	4620      	mov	r0, r4
    2ebe:	f7ff ff49 	bl	2d54 <boot_complete_partial_swap>
            assert(rc == 0);
    2ec2:	b948      	cbnz	r0, 2ed8 <boot_prepare_image_for_update+0xa8>
            rc = boot_read_image_headers(state, false, bs);
    2ec4:	462a      	mov	r2, r5
    2ec6:	2100      	movs	r1, #0
    2ec8:	4620      	mov	r0, r4
    2eca:	f7ff febf 	bl	2c4c <boot_read_image_headers>
            assert(rc == 0);
    2ece:	b948      	cbnz	r0, 2ee4 <boot_prepare_image_for_update+0xb4>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    2ed0:	2301      	movs	r3, #1
    2ed2:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    2ed6:	e7c6      	b.n	2e66 <boot_prepare_image_for_update+0x36>
            assert(rc == 0);
    2ed8:	2300      	movs	r3, #0
    2eda:	461a      	mov	r2, r3
    2edc:	4619      	mov	r1, r3
    2ede:	4618      	mov	r0, r3
    2ee0:	f7fe fc2c 	bl	173c <__assert_func>
            assert(rc == 0);
    2ee4:	2300      	movs	r3, #0
    2ee6:	461a      	mov	r2, r3
    2ee8:	4619      	mov	r1, r3
    2eea:	4618      	mov	r0, r3
    2eec:	f7fe fc26 	bl	173c <__assert_func>
                BOOT_SWAP_TYPE(state) = boot_validated_swap_type(state, bs);
    2ef0:	4629      	mov	r1, r5
    2ef2:	4620      	mov	r0, r4
    2ef4:	f7ff fe8e 	bl	2c14 <boot_validated_swap_type>
    2ef8:	f884 0064 	strb.w	r0, [r4, #100]	; 0x64
    2efc:	e7b3      	b.n	2e66 <boot_prepare_image_for_update+0x36>
                BOOT_SWAP_TYPE(state) = bs->swap_type;
    2efe:	79eb      	ldrb	r3, [r5, #7]
    2f00:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    2f04:	e7af      	b.n	2e66 <boot_prepare_image_for_update+0x36>
    2f06:	bf00      	nop
    2f08:	00005658 	.word	0x00005658
    2f0c:	0000569c 	.word	0x0000569c
    2f10:	000056cc 	.word	0x000056cc

00002f14 <boot_write_status>:
{
    2f14:	b570      	push	{r4, r5, r6, lr}
    2f16:	b084      	sub	sp, #16
    2f18:	4606      	mov	r6, r0
    2f1a:	460c      	mov	r4, r1
    if (bs->use_scratch) {
    2f1c:	798b      	ldrb	r3, [r1, #6]
    2f1e:	b143      	cbz	r3, 2f32 <boot_write_status+0x1e>
        area_id = FLASH_AREA_IMAGE_SCRATCH;
    2f20:	2003      	movs	r0, #3
    rc = flash_area_open(area_id, &fap);
    2f22:	a903      	add	r1, sp, #12
    2f24:	f001 fdf8 	bl	4b18 <flash_area_open>
    if (rc != 0) {
    2f28:	b128      	cbz	r0, 2f36 <boot_write_status+0x22>
        rc = BOOT_EFLASH;
    2f2a:	2301      	movs	r3, #1
}
    2f2c:	4618      	mov	r0, r3
    2f2e:	b004      	add	sp, #16
    2f30:	bd70      	pop	{r4, r5, r6, pc}
        area_id = FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state));
    2f32:	2001      	movs	r0, #1
    2f34:	e7f5      	b.n	2f22 <boot_write_status+0xe>
    off = boot_status_off(fap) +
    2f36:	9803      	ldr	r0, [sp, #12]
    2f38:	f7ff fb7e 	bl	2638 <boot_status_off>
    2f3c:	4605      	mov	r5, r0
          boot_status_internal_off(bs, BOOT_WRITE_SZ(state));
    2f3e:	6eb1      	ldr	r1, [r6, #104]	; 0x68
    2f40:	4620      	mov	r0, r4
    2f42:	f000 fc0d 	bl	3760 <boot_status_internal_off>
    off = boot_status_off(fap) +
    2f46:	4405      	add	r5, r0
    align = flash_area_align(fap);
    2f48:	9803      	ldr	r0, [sp, #12]
    2f4a:	f001 fe76 	bl	4c3a <flash_area_align>
    2f4e:	4606      	mov	r6, r0
    erased_val = flash_area_erased_val(fap);
    2f50:	9803      	ldr	r0, [sp, #12]
    2f52:	f001 fe77 	bl	4c44 <flash_area_erased_val>
    memset(buf, erased_val, BOOT_MAX_ALIGN);
    2f56:	2208      	movs	r2, #8
    2f58:	b2c1      	uxtb	r1, r0
    2f5a:	a801      	add	r0, sp, #4
    2f5c:	f7fe fe70 	bl	1c40 <memset>
    buf[0] = bs->state;
    2f60:	7923      	ldrb	r3, [r4, #4]
    2f62:	f88d 3004 	strb.w	r3, [sp, #4]
    rc = flash_area_write(fap, off, buf, align);
    2f66:	4633      	mov	r3, r6
    2f68:	aa01      	add	r2, sp, #4
    2f6a:	4629      	mov	r1, r5
    2f6c:	9803      	ldr	r0, [sp, #12]
    2f6e:	f001 fe3e 	bl	4bee <flash_area_write>
    if (rc != 0) {
    2f72:	4603      	mov	r3, r0
    2f74:	2800      	cmp	r0, #0
    2f76:	d0d9      	beq.n	2f2c <boot_write_status+0x18>
        rc = BOOT_EFLASH;
    2f78:	2301      	movs	r3, #1
    2f7a:	e7d7      	b.n	2f2c <boot_write_status+0x18>

00002f7c <boot_erase_region>:
{
    2f7c:	b508      	push	{r3, lr}
    return flash_area_erase(fap, off, sz);
    2f7e:	f001 fe49 	bl	4c14 <flash_area_erase>
}
    2f82:	bd08      	pop	{r3, pc}

00002f84 <boot_copy_region>:
{
    2f84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2f88:	4688      	mov	r8, r1
    2f8a:	4692      	mov	sl, r2
    2f8c:	461f      	mov	r7, r3
    2f8e:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    2f92:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    bytes_copied = 0;
    2f94:	2500      	movs	r5, #0
    while (bytes_copied < sz) {
    2f96:	e00f      	b.n	2fb8 <boot_copy_region+0x34>
        rc = flash_area_read(fap_src, off_src + bytes_copied, buf, chunk_sz);
    2f98:	4623      	mov	r3, r4
    2f9a:	4a0f      	ldr	r2, [pc, #60]	; (2fd8 <boot_copy_region+0x54>)
    2f9c:	19e9      	adds	r1, r5, r7
    2f9e:	4640      	mov	r0, r8
    2fa0:	f001 fe12 	bl	4bc8 <flash_area_read>
        if (rc != 0) {
    2fa4:	b9a0      	cbnz	r0, 2fd0 <boot_copy_region+0x4c>
        rc = flash_area_write(fap_dst, off_dst + bytes_copied, buf, chunk_sz);
    2fa6:	4623      	mov	r3, r4
    2fa8:	4a0b      	ldr	r2, [pc, #44]	; (2fd8 <boot_copy_region+0x54>)
    2faa:	eb05 0109 	add.w	r1, r5, r9
    2fae:	4650      	mov	r0, sl
    2fb0:	f001 fe1d 	bl	4bee <flash_area_write>
        if (rc != 0) {
    2fb4:	b970      	cbnz	r0, 2fd4 <boot_copy_region+0x50>
        bytes_copied += chunk_sz;
    2fb6:	4425      	add	r5, r4
    while (bytes_copied < sz) {
    2fb8:	42b5      	cmp	r5, r6
    2fba:	d206      	bcs.n	2fca <boot_copy_region+0x46>
        if (sz - bytes_copied > sizeof buf) {
    2fbc:	1b74      	subs	r4, r6, r5
    2fbe:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    2fc2:	d9e9      	bls.n	2f98 <boot_copy_region+0x14>
            chunk_sz = sizeof buf;
    2fc4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    2fc8:	e7e6      	b.n	2f98 <boot_copy_region+0x14>
    return 0;
    2fca:	2000      	movs	r0, #0
}
    2fcc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return BOOT_EFLASH;
    2fd0:	2001      	movs	r0, #1
    2fd2:	e7fb      	b.n	2fcc <boot_copy_region+0x48>
            return BOOT_EFLASH;
    2fd4:	2001      	movs	r0, #1
    2fd6:	e7f9      	b.n	2fcc <boot_copy_region+0x48>
    2fd8:	20004c80 	.word	0x20004c80

00002fdc <context_boot_go>:

int
context_boot_go(struct boot_loader_state *state, struct boot_rsp *rsp)
{
    2fdc:	b570      	push	{r4, r5, r6, lr}
    2fde:	b084      	sub	sp, #16
    2fe0:	4604      	mov	r4, r0
    2fe2:	460e      	mov	r6, r1
    TARGET_STATIC boot_sector_t secondary_slot_sectors[BOOT_IMAGE_NUMBER][BOOT_MAX_IMG_SECTORS];
#if MCUBOOT_SWAP_USING_SCRATCH
    TARGET_STATIC boot_sector_t scratch_sectors[BOOT_MAX_IMG_SECTORS];
#endif

    memset(state, 0, sizeof(struct boot_loader_state));
    2fe4:	226c      	movs	r2, #108	; 0x6c
    2fe6:	2100      	movs	r1, #0
    2fe8:	f7fe fe2a 	bl	1c40 <memset>
        boot_enc_zeroize(BOOT_CURR_ENC(state));
#endif

        image_index = BOOT_CURR_IMG(state);

        BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors =
    2fec:	4b45      	ldr	r3, [pc, #276]	; (3104 <context_boot_go+0x128>)
    2fee:	6263      	str	r3, [r4, #36]	; 0x24
            primary_slot_sectors[image_index];
        BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors =
    2ff0:	4b45      	ldr	r3, [pc, #276]	; (3108 <context_boot_go+0x12c>)
    2ff2:	6523      	str	r3, [r4, #80]	; 0x50
            secondary_slot_sectors[image_index];
#if MCUBOOT_SWAP_USING_SCRATCH
        state->scratch.sectors = scratch_sectors;
    2ff4:	4b45      	ldr	r3, [pc, #276]	; (310c <context_boot_go+0x130>)
    2ff6:	65e3      	str	r3, [r4, #92]	; 0x5c
#endif

        /* Open primary and secondary image areas for the duration
         * of this call.
         */
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    2ff8:	2500      	movs	r5, #0
    2ffa:	2d01      	cmp	r5, #1
    2ffc:	d814      	bhi.n	3028 <context_boot_go+0x4c>
            fa_id = flash_area_id_from_multi_image_slot(image_index, slot);
    2ffe:	4629      	mov	r1, r5
    3000:	2000      	movs	r0, #0
    3002:	f000 fe75 	bl	3cf0 <flash_area_id_from_multi_image_slot>
            rc = flash_area_open(fa_id, &BOOT_IMG_AREA(state, slot));
    3006:	212c      	movs	r1, #44	; 0x2c
    3008:	fb01 f105 	mul.w	r1, r1, r5
    300c:	3120      	adds	r1, #32
    300e:	4421      	add	r1, r4
    3010:	b2c0      	uxtb	r0, r0
    3012:	f001 fd81 	bl	4b18 <flash_area_open>
            assert(rc == 0);
    3016:	b908      	cbnz	r0, 301c <context_boot_go+0x40>
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    3018:	3501      	adds	r5, #1
    301a:	e7ee      	b.n	2ffa <context_boot_go+0x1e>
            assert(rc == 0);
    301c:	2300      	movs	r3, #0
    301e:	461a      	mov	r2, r3
    3020:	4619      	mov	r1, r3
    3022:	4618      	mov	r0, r3
    3024:	f7fe fb8a 	bl	173c <__assert_func>
        }
#if MCUBOOT_SWAP_USING_SCRATCH
        rc = flash_area_open(FLASH_AREA_IMAGE_SCRATCH,
    3028:	f104 0158 	add.w	r1, r4, #88	; 0x58
    302c:	2003      	movs	r0, #3
    302e:	f001 fd73 	bl	4b18 <flash_area_open>
                             &BOOT_SCRATCH_AREA(state));
        assert(rc == 0);
    3032:	4605      	mov	r5, r0
    3034:	b978      	cbnz	r0, 3056 <context_boot_go+0x7a>
#endif

        /* Determine swap type and complete swap if it has been aborted. */
        boot_prepare_image_for_update(state, &bs);
    3036:	4669      	mov	r1, sp
    3038:	4620      	mov	r0, r4
    303a:	f7ff fef9 	bl	2e30 <boot_prepare_image_for_update>

        if (BOOT_IS_UPGRADE(BOOT_SWAP_TYPE(state))) {
    303e:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
        /* Indicate that swap is not aborted */
        boot_status_reset(&bs);
#endif /* (BOOT_IMAGE_NUMBER > 1) */

        /* Set the previously determined swap type */
        bs.swap_type = BOOT_SWAP_TYPE(state);
    3042:	f88d 3007 	strb.w	r3, [sp, #7]

        switch (BOOT_SWAP_TYPE(state)) {
    3046:	3b01      	subs	r3, #1
    3048:	2b04      	cmp	r3, #4
    304a:	d838      	bhi.n	30be <context_boot_go+0xe2>
    304c:	e8df f003 	tbb	[pc, r3]
    3050:	0909090f 	.word	0x0909090f
    3054:	2d          	.byte	0x2d
    3055:	00          	.byte	0x00
        assert(rc == 0);
    3056:	2300      	movs	r3, #0
    3058:	461a      	mov	r2, r3
    305a:	4619      	mov	r1, r3
    305c:	4618      	mov	r0, r3
    305e:	f7fe fb6d 	bl	173c <__assert_func>
            break;

        case BOOT_SWAP_TYPE_TEST:          /* fallthrough */
        case BOOT_SWAP_TYPE_PERM:          /* fallthrough */
        case BOOT_SWAP_TYPE_REVERT:
            rc = boot_perform_update(state, &bs);
    3062:	4669      	mov	r1, sp
    3064:	4620      	mov	r0, r4
    3066:	f7ff feb7 	bl	2dd8 <boot_perform_update>
            assert(rc == 0);
    306a:	4605      	mov	r5, r0
    306c:	b9b8      	cbnz	r0, 309e <context_boot_go+0xc2>

        default:
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }

        if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
    306e:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
    3072:	2bff      	cmp	r3, #255	; 0xff
    3074:	d027      	beq.n	30c6 <context_boot_go+0xea>
    /* Iterate over all the images. At this point all required update operations
     * have finished. By the end of the loop each image in the primary slot will
     * have been re-validated.
     */
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
        if (BOOT_SWAP_TYPE(state) != BOOT_SWAP_TYPE_NONE) {
    3076:	2b01      	cmp	r3, #1
    3078:	d12e      	bne.n	30d8 <context_boot_go+0xfc>
#else
        /* Even if we're not re-validating the primary slot, we could be booting
         * onto an empty flash chip. At least do a basic sanity check that
         * the magic number on the image is OK.
         */
        if (BOOT_IMG(state, BOOT_PRIMARY_SLOT).hdr.ih_magic != IMAGE_MAGIC) {
    307a:	6822      	ldr	r2, [r4, #0]
    307c:	4b24      	ldr	r3, [pc, #144]	; (3110 <context_boot_go+0x134>)
    307e:	429a      	cmp	r2, r3
    3080:	d133      	bne.n	30ea <context_boot_go+0x10e>
    /*
     * Since the boot_status struct stores plaintext encryption keys, reset
     * them here to avoid the possibility of jumping into an image that could
     * easily recover them.
     */
    memset(&bs, 0, sizeof(struct boot_status));
    3082:	2300      	movs	r3, #0
    3084:	9300      	str	r3, [sp, #0]
    3086:	9301      	str	r3, [sp, #4]
    3088:	9302      	str	r3, [sp, #8]
    308a:	9303      	str	r3, [sp, #12]

    rsp->br_flash_dev_id = BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT)->fa_device_id;
    308c:	6a23      	ldr	r3, [r4, #32]
    308e:	785b      	ldrb	r3, [r3, #1]
    3090:	7133      	strb	r3, [r6, #4]
 * Offset of the slot from the beginning of the flash device.
 */
static inline uint32_t
boot_img_slot_off(struct boot_loader_state *state, size_t slot)
{
    return BOOT_IMG(state, slot).area->fa_off;
    3092:	6a23      	ldr	r3, [r4, #32]
    3094:	685b      	ldr	r3, [r3, #4]
    rsp->br_image_off = boot_img_slot_off(state, BOOT_PRIMARY_SLOT);
    3096:	60b3      	str	r3, [r6, #8]
    rsp->br_hdr = boot_img_hdr(state, BOOT_PRIMARY_SLOT);
    3098:	6034      	str	r4, [r6, #0]
out:
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
#if MCUBOOT_SWAP_USING_SCRATCH
        flash_area_close(BOOT_SCRATCH_AREA(state));
#endif
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    309a:	2300      	movs	r3, #0
    309c:	e02d      	b.n	30fa <context_boot_go+0x11e>
            assert(rc == 0);
    309e:	2300      	movs	r3, #0
    30a0:	461a      	mov	r2, r3
    30a2:	4619      	mov	r1, r3
    30a4:	4618      	mov	r0, r3
    30a6:	f7fe fb49 	bl	173c <__assert_func>
            rc = swap_set_image_ok(BOOT_CURR_IMG(state));
    30aa:	2000      	movs	r0, #0
    30ac:	f000 f912 	bl	32d4 <swap_set_image_ok>
            if (rc != 0) {
    30b0:	4605      	mov	r5, r0
    30b2:	2800      	cmp	r0, #0
    30b4:	d0db      	beq.n	306e <context_boot_go+0x92>
                BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    30b6:	23ff      	movs	r3, #255	; 0xff
    30b8:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    30bc:	e7d7      	b.n	306e <context_boot_go+0x92>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    30be:	23ff      	movs	r3, #255	; 0xff
    30c0:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    30c4:	e7d3      	b.n	306e <context_boot_go+0x92>
            BOOT_LOG_ERR("panic!");
    30c6:	4813      	ldr	r0, [pc, #76]	; (3114 <context_boot_go+0x138>)
    30c8:	f001 f948 	bl	435c <puts>
            assert(0);
    30cc:	2300      	movs	r3, #0
    30ce:	461a      	mov	r2, r3
    30d0:	4619      	mov	r1, r3
    30d2:	4618      	mov	r0, r3
    30d4:	f7fe fb32 	bl	173c <__assert_func>
            rc = boot_read_image_headers(state, false, &bs);
    30d8:	466a      	mov	r2, sp
    30da:	2100      	movs	r1, #0
    30dc:	4620      	mov	r0, r4
    30de:	f7ff fdb5 	bl	2c4c <boot_read_image_headers>
            if (rc != 0) {
    30e2:	4605      	mov	r5, r0
    30e4:	2800      	cmp	r0, #0
    30e6:	d1d8      	bne.n	309a <context_boot_go+0xbe>
    30e8:	e7c7      	b.n	307a <context_boot_go+0x9e>
            BOOT_LOG_ERR("bad image magic 0x%lx; Image=%u", (unsigned long)
    30ea:	2200      	movs	r2, #0
    30ec:	4621      	mov	r1, r4
    30ee:	480a      	ldr	r0, [pc, #40]	; (3118 <context_boot_go+0x13c>)
    30f0:	f001 fc36 	bl	4960 <printf>
            rc = BOOT_EBADIMAGE;
    30f4:	2503      	movs	r5, #3
            goto out;
    30f6:	e7d0      	b.n	309a <context_boot_go+0xbe>
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    30f8:	3301      	adds	r3, #1
    30fa:	2b01      	cmp	r3, #1
    30fc:	d9fc      	bls.n	30f8 <context_boot_go+0x11c>
            flash_area_close(BOOT_IMG_AREA(state, BOOT_NUM_SLOTS - 1 - slot));
        }
    }
    return rc;
}
    30fe:	4628      	mov	r0, r5
    3100:	b004      	add	sp, #16
    3102:	bd70      	pop	{r4, r5, r6, pc}
    3104:	20005080 	.word	0x20005080
    3108:	20005c80 	.word	0x20005c80
    310c:	20005680 	.word	0x20005680
    3110:	96f3b83d 	.word	0x96f3b83d
    3114:	00005648 	.word	0x00005648
    3118:	00005738 	.word	0x00005738

0000311c <boot_go>:
 *
 * @return                      0 on success; nonzero on failure.
 */
int
boot_go(struct boot_rsp *rsp)
{
    311c:	b508      	push	{r3, lr}
    return context_boot_go(&boot_data, rsp);
    311e:	4601      	mov	r1, r0
    3120:	4801      	ldr	r0, [pc, #4]	; (3128 <boot_go+0xc>)
    3122:	f7ff ff5b 	bl	2fdc <context_boot_go>
}
    3126:	bd08      	pop	{r3, pc}
    3128:	20004c14 	.word	0x20004c14

0000312c <swap_erase_trailer_sectors>:
#if defined(MCUBOOT_SWAP_USING_SCRATCH) || defined(MCUBOOT_SWAP_USING_MOVE)

int
swap_erase_trailer_sectors(const struct boot_loader_state *state,
                           const struct flash_area *fap)
{
    312c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3130:	4606      	mov	r6, r0
    3132:	460f      	mov	r7, r1
    int rc;

    BOOT_LOG_DBG("erasing trailer; fa_id=%d", fap->fa_id);

    image_index = BOOT_CURR_IMG(state);
    fa_id_primary = flash_area_id_from_multi_image_slot(image_index,
    3134:	2100      	movs	r1, #0
    3136:	4608      	mov	r0, r1
    3138:	f000 fdda 	bl	3cf0 <flash_area_id_from_multi_image_slot>
    313c:	4604      	mov	r4, r0
            BOOT_PRIMARY_SLOT);
    fa_id_secondary = flash_area_id_from_multi_image_slot(image_index,
    313e:	2101      	movs	r1, #1
    3140:	2000      	movs	r0, #0
    3142:	f000 fdd5 	bl	3cf0 <flash_area_id_from_multi_image_slot>
            BOOT_SECONDARY_SLOT);

    if (fap->fa_id == fa_id_primary) {
    3146:	783b      	ldrb	r3, [r7, #0]
    3148:	42a3      	cmp	r3, r4
    314a:	d029      	beq.n	31a0 <swap_erase_trailer_sectors+0x74>
        slot = BOOT_PRIMARY_SLOT;
    } else if (fap->fa_id == fa_id_secondary) {
    314c:	4283      	cmp	r3, r0
    314e:	d001      	beq.n	3154 <swap_erase_trailer_sectors+0x28>
        slot = BOOT_SECONDARY_SLOT;
    } else {
        return BOOT_EFLASH;
    3150:	2301      	movs	r3, #1
    3152:	e022      	b.n	319a <swap_erase_trailer_sectors+0x6e>
        slot = BOOT_SECONDARY_SLOT;
    3154:	2301      	movs	r3, #1
    }

    /* delete starting from last sector and moving to beginning */
    sector = boot_img_num_sectors(state, slot) - 1;
    3156:	4698      	mov	r8, r3
    return BOOT_IMG(state, slot).num_sectors;
    3158:	222c      	movs	r2, #44	; 0x2c
    315a:	fb02 6303 	mla	r3, r2, r3, r6
    315e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    3160:	3c01      	subs	r4, #1
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    3162:	6eb0      	ldr	r0, [r6, #104]	; 0x68
    3164:	f7ff fa54 	bl	2610 <boot_trailer_sz>
    3168:	4681      	mov	r9, r0
    total_sz = 0;
    316a:	2500      	movs	r5, #0

static inline size_t
boot_img_sector_size(const struct boot_loader_state *state,
                     size_t slot, size_t sector)
{
    return BOOT_IMG(state, slot).sectors[sector].fa_size;
    316c:	232c      	movs	r3, #44	; 0x2c
    316e:	fb03 6308 	mla	r3, r3, r8, r6
    3172:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    3174:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    3178:	008b      	lsls	r3, r1, #2
    317a:	4413      	add	r3, r2
    317c:	f8d3 a008 	ldr.w	sl, [r3, #8]
 */
static inline uint32_t
boot_img_sector_off(const struct boot_loader_state *state, size_t slot,
                    size_t sector)
{
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    3180:	6859      	ldr	r1, [r3, #4]
           BOOT_IMG(state, slot).sectors[0].fa_off;
    3182:	6853      	ldr	r3, [r2, #4]
    do {
        sz = boot_img_sector_size(state, slot, sector);
        off = boot_img_sector_off(state, slot, sector);
        rc = boot_erase_region(fap, off, sz);
    3184:	4652      	mov	r2, sl
    3186:	1ac9      	subs	r1, r1, r3
    3188:	4638      	mov	r0, r7
    318a:	f7ff fef7 	bl	2f7c <boot_erase_region>
        assert(rc == 0);
    318e:	4603      	mov	r3, r0
    3190:	b940      	cbnz	r0, 31a4 <swap_erase_trailer_sectors+0x78>

        sector--;
    3192:	3c01      	subs	r4, #1
        total_sz += sz;
    3194:	4455      	add	r5, sl
    } while (total_sz < trailer_sz);
    3196:	45a9      	cmp	r9, r5
    3198:	d8e8      	bhi.n	316c <swap_erase_trailer_sectors+0x40>

    return rc;
}
    319a:	4618      	mov	r0, r3
    319c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        slot = BOOT_PRIMARY_SLOT;
    31a0:	2300      	movs	r3, #0
    31a2:	e7d8      	b.n	3156 <swap_erase_trailer_sectors+0x2a>
        assert(rc == 0);
    31a4:	2300      	movs	r3, #0
    31a6:	461a      	mov	r2, r3
    31a8:	4619      	mov	r1, r3
    31aa:	4618      	mov	r0, r3
    31ac:	f7fe fac6 	bl	173c <__assert_func>

000031b0 <swap_status_init>:

int
swap_status_init(const struct boot_loader_state *state,
                 const struct flash_area *fap,
                 const struct boot_status *bs)
{
    31b0:	b530      	push	{r4, r5, lr}
    31b2:	b083      	sub	sp, #12
    31b4:	460c      	mov	r4, r1
    31b6:	4615      	mov	r5, r2

    image_index = BOOT_CURR_IMG(state);

    BOOT_LOG_DBG("initializing status; fa_id=%d", fap->fa_id);

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    31b8:	4669      	mov	r1, sp
    31ba:	2002      	movs	r0, #2
    31bc:	f7ff fab0 	bl	2720 <boot_read_swap_state_by_id>
            &swap_state);
    assert(rc == 0);
    31c0:	b990      	cbnz	r0, 31e8 <swap_status_init+0x38>

    if (bs->swap_type != BOOT_SWAP_TYPE_NONE) {
    31c2:	79e9      	ldrb	r1, [r5, #7]
    31c4:	2901      	cmp	r1, #1
    31c6:	d115      	bne.n	31f4 <swap_status_init+0x44>
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
        assert(rc == 0);
    }

    if (swap_state.image_ok == BOOT_FLAG_SET) {
    31c8:	f89d 3003 	ldrb.w	r3, [sp, #3]
    31cc:	2b01      	cmp	r3, #1
    31ce:	d01d      	beq.n	320c <swap_status_init+0x5c>
        rc = boot_write_image_ok(fap);
        assert(rc == 0);
    }

    rc = boot_write_swap_size(fap, bs->swap_size);
    31d0:	68a9      	ldr	r1, [r5, #8]
    31d2:	4620      	mov	r0, r4
    31d4:	f7ff fb0c 	bl	27f0 <boot_write_swap_size>
    assert(rc == 0);
    31d8:	bb18      	cbnz	r0, 3222 <swap_status_init+0x72>

    rc = boot_write_enc_key(fap, 1, bs);
    assert(rc == 0);
#endif

    rc = boot_write_magic(fap);
    31da:	4620      	mov	r0, r4
    31dc:	f7ff fac8 	bl	2770 <boot_write_magic>
    assert(rc == 0);
    31e0:	bb28      	cbnz	r0, 322e <swap_status_init+0x7e>

    return 0;
}
    31e2:	2000      	movs	r0, #0
    31e4:	b003      	add	sp, #12
    31e6:	bd30      	pop	{r4, r5, pc}
    assert(rc == 0);
    31e8:	2300      	movs	r3, #0
    31ea:	461a      	mov	r2, r3
    31ec:	4619      	mov	r1, r3
    31ee:	4618      	mov	r0, r3
    31f0:	f7fe faa4 	bl	173c <__assert_func>
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
    31f4:	2200      	movs	r2, #0
    31f6:	4620      	mov	r0, r4
    31f8:	f7ff fad8 	bl	27ac <boot_write_swap_info>
        assert(rc == 0);
    31fc:	2800      	cmp	r0, #0
    31fe:	d0e3      	beq.n	31c8 <swap_status_init+0x18>
    3200:	2300      	movs	r3, #0
    3202:	461a      	mov	r2, r3
    3204:	4619      	mov	r1, r3
    3206:	4618      	mov	r0, r3
    3208:	f7fe fa98 	bl	173c <__assert_func>
        rc = boot_write_image_ok(fap);
    320c:	4620      	mov	r0, r4
    320e:	f7ff fac6 	bl	279e <boot_write_image_ok>
        assert(rc == 0);
    3212:	2800      	cmp	r0, #0
    3214:	d0dc      	beq.n	31d0 <swap_status_init+0x20>
    3216:	2300      	movs	r3, #0
    3218:	461a      	mov	r2, r3
    321a:	4619      	mov	r1, r3
    321c:	4618      	mov	r0, r3
    321e:	f7fe fa8d 	bl	173c <__assert_func>
    assert(rc == 0);
    3222:	2300      	movs	r3, #0
    3224:	461a      	mov	r2, r3
    3226:	4619      	mov	r1, r3
    3228:	4618      	mov	r0, r3
    322a:	f7fe fa87 	bl	173c <__assert_func>
    assert(rc == 0);
    322e:	2300      	movs	r3, #0
    3230:	461a      	mov	r2, r3
    3232:	4619      	mov	r1, r3
    3234:	4618      	mov	r0, r3
    3236:	f7fe fa81 	bl	173c <__assert_func>

0000323a <swap_read_status>:

int
swap_read_status(struct boot_loader_state *state, struct boot_status *bs)
{
    323a:	b570      	push	{r4, r5, r6, lr}
    323c:	b082      	sub	sp, #8
    323e:	4606      	mov	r6, r0
    3240:	460d      	mov	r5, r1
    uint32_t off;
    uint8_t swap_info;
    int area_id;
    int rc;

    bs->source = swap_status_source(state);
    3242:	f000 fb1b 	bl	387c <swap_status_source>
    3246:	60e8      	str	r0, [r5, #12]
    switch (bs->source) {
    3248:	2801      	cmp	r0, #1
    324a:	d009      	beq.n	3260 <swap_read_status+0x26>
    324c:	4604      	mov	r4, r0
    324e:	2802      	cmp	r0, #2
    3250:	d00f      	beq.n	3272 <swap_read_status+0x38>
    3252:	b158      	cbz	r0, 326c <swap_read_status+0x32>
    case BOOT_STATUS_SOURCE_PRIMARY_SLOT:
        area_id = FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state));
        break;

    default:
        assert(0);
    3254:	2300      	movs	r3, #0
    3256:	461a      	mov	r2, r3
    3258:	4619      	mov	r1, r3
    325a:	4618      	mov	r0, r3
    325c:	f7fe fa6e 	bl	173c <__assert_func>
        area_id = FLASH_AREA_IMAGE_SCRATCH;
    3260:	2003      	movs	r0, #3
        return BOOT_EBADARGS;
    }

    rc = flash_area_open(area_id, &fap);
    3262:	a901      	add	r1, sp, #4
    3264:	f001 fc58 	bl	4b18 <flash_area_open>
    if (rc != 0) {
    3268:	b128      	cbz	r0, 3276 <swap_read_status+0x3c>
        return BOOT_EFLASH;
    326a:	2401      	movs	r4, #1
    }

    flash_area_close(fap);

    return rc;
}
    326c:	4620      	mov	r0, r4
    326e:	b002      	add	sp, #8
    3270:	bd70      	pop	{r4, r5, r6, pc}
        area_id = FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state));
    3272:	2001      	movs	r0, #1
    3274:	e7f5      	b.n	3262 <swap_read_status+0x28>
    rc = swap_read_status_bytes(fap, state, bs);
    3276:	462a      	mov	r2, r5
    3278:	4631      	mov	r1, r6
    327a:	9801      	ldr	r0, [sp, #4]
    327c:	f000 fa12 	bl	36a4 <swap_read_status_bytes>
    if (rc == 0) {
    3280:	4604      	mov	r4, r0
    3282:	2800      	cmp	r0, #0
    3284:	d1f2      	bne.n	326c <swap_read_status+0x32>
        off = boot_swap_info_off(fap);
    3286:	9801      	ldr	r0, [sp, #4]
    3288:	f7ff f9e7 	bl	265a <boot_swap_info_off>
        rc = flash_area_read_is_empty(fap, off, &swap_info, sizeof swap_info);
    328c:	2301      	movs	r3, #1
    328e:	f10d 0203 	add.w	r2, sp, #3
    3292:	4601      	mov	r1, r0
    3294:	9801      	ldr	r0, [sp, #4]
    3296:	f001 fcda 	bl	4c4e <flash_area_read_is_empty>
        if (rc == 1) {
    329a:	2801      	cmp	r0, #1
    329c:	d006      	beq.n	32ac <swap_read_status+0x72>
        bs->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    329e:	f89d 3003 	ldrb.w	r3, [sp, #3]
    32a2:	f003 030f 	and.w	r3, r3, #15
    32a6:	71eb      	strb	r3, [r5, #7]
    32a8:	4604      	mov	r4, r0
    32aa:	e7df      	b.n	326c <swap_read_status+0x32>
            BOOT_SET_SWAP_INFO(swap_info, 0, BOOT_SWAP_TYPE_NONE);
    32ac:	2301      	movs	r3, #1
    32ae:	f88d 3003 	strb.w	r3, [sp, #3]
            rc = 0;
    32b2:	4620      	mov	r0, r4
    32b4:	e7f3      	b.n	329e <swap_read_status+0x64>

000032b6 <swap_set_copy_done>:

int
swap_set_copy_done(uint8_t image_index)
{
    32b6:	b500      	push	{lr}
    32b8:	b083      	sub	sp, #12
    const struct flash_area *fap;
    int rc;

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    32ba:	a901      	add	r1, sp, #4
    32bc:	2001      	movs	r0, #1
    32be:	f001 fc2b 	bl	4b18 <flash_area_open>
            &fap);
    if (rc != 0) {
    32c2:	b118      	cbz	r0, 32cc <swap_set_copy_done+0x16>
        return BOOT_EFLASH;
    32c4:	2001      	movs	r0, #1
    }

    rc = boot_write_copy_done(fap);
    flash_area_close(fap);
    return rc;
}
    32c6:	b003      	add	sp, #12
    32c8:	f85d fb04 	ldr.w	pc, [sp], #4
    rc = boot_write_copy_done(fap);
    32cc:	9801      	ldr	r0, [sp, #4]
    32ce:	f7ff fa5f 	bl	2790 <boot_write_copy_done>
    return rc;
    32d2:	e7f8      	b.n	32c6 <swap_set_copy_done+0x10>

000032d4 <swap_set_image_ok>:

int
swap_set_image_ok(uint8_t image_index)
{
    32d4:	b500      	push	{lr}
    32d6:	b085      	sub	sp, #20
    const struct flash_area *fap;
    struct boot_swap_state state;
    int rc;

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    32d8:	a903      	add	r1, sp, #12
    32da:	2001      	movs	r0, #1
    32dc:	f001 fc1c 	bl	4b18 <flash_area_open>
            &fap);
    if (rc != 0) {
    32e0:	b120      	cbz	r0, 32ec <swap_set_image_ok+0x18>
        return BOOT_EFLASH;
    32e2:	2301      	movs	r3, #1
    }

out:
    flash_area_close(fap);
    return rc;
}
    32e4:	4618      	mov	r0, r3
    32e6:	b005      	add	sp, #20
    32e8:	f85d fb04 	ldr.w	pc, [sp], #4
    rc = boot_read_swap_state(fap, &state);
    32ec:	a901      	add	r1, sp, #4
    32ee:	9803      	ldr	r0, [sp, #12]
    32f0:	f7ff f9b6 	bl	2660 <boot_read_swap_state>
    if (rc != 0) {
    32f4:	4603      	mov	r3, r0
    32f6:	b940      	cbnz	r0, 330a <swap_set_image_ok+0x36>
    if (state.image_ok == BOOT_FLAG_UNSET) {
    32f8:	f89d 2007 	ldrb.w	r2, [sp, #7]
    32fc:	2a03      	cmp	r2, #3
    32fe:	d1f1      	bne.n	32e4 <swap_set_image_ok+0x10>
        rc = boot_write_image_ok(fap);
    3300:	9803      	ldr	r0, [sp, #12]
    3302:	f7ff fa4c 	bl	279e <boot_write_image_ok>
    3306:	4603      	mov	r3, r0
    3308:	e7ec      	b.n	32e4 <swap_set_image_ok+0x10>
        rc = BOOT_EFLASH;
    330a:	2301      	movs	r3, #1
    330c:	e7ea      	b.n	32e4 <swap_set_image_ok+0x10>

0000330e <boot_copy_sz>:
 *                                  [first-sector, last-sector] range.
 */
static uint32_t
boot_copy_sz(const struct boot_loader_state *state, int last_sector_idx,
             int *out_first_sector_idx)
{
    330e:	b4f0      	push	{r4, r5, r6, r7}
    3310:	4606      	mov	r6, r0
#if MCUBOOT_SWAP_USING_SCRATCH
#define BOOT_SCRATCH_AREA(state) ((state)->scratch.area)

static inline size_t boot_scratch_area_size(const struct boot_loader_state *state)
{
    return BOOT_SCRATCH_AREA(state)->fa_size;
    3312:	6d83      	ldr	r3, [r0, #88]	; 0x58
    3314:	689f      	ldr	r7, [r3, #8]
    size_t scratch_sz;
    uint32_t new_sz;
    uint32_t sz;
    int i;

    sz = 0;
    3316:	2000      	movs	r0, #0

    scratch_sz = boot_scratch_area_size(state);
    for (i = last_sector_idx; i >= 0; i--) {
    3318:	2900      	cmp	r1, #0
    331a:	db0b      	blt.n	3334 <boot_copy_sz+0x26>
    return BOOT_IMG(state, slot).sectors[sector].fa_size;
    331c:	6a73      	ldr	r3, [r6, #36]	; 0x24
    331e:	eb01 0541 	add.w	r5, r1, r1, lsl #1
    3322:	00ac      	lsls	r4, r5, #2
    3324:	4423      	add	r3, r4
    3326:	689b      	ldr	r3, [r3, #8]
        new_sz = sz + boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    3328:	4403      	add	r3, r0
        /*
         * The secondary slot is not being checked here, because
         * `boot_slots_compatible` already provides assurance that the copy size
         * will be compatible with the primary slot and scratch.
         */
        if (new_sz > scratch_sz) {
    332a:	429f      	cmp	r7, r3
    332c:	d302      	bcc.n	3334 <boot_copy_sz+0x26>
    for (i = last_sector_idx; i >= 0; i--) {
    332e:	3901      	subs	r1, #1
            break;
        }
        sz = new_sz;
    3330:	4618      	mov	r0, r3
    3332:	e7f1      	b.n	3318 <boot_copy_sz+0xa>
    }

    /* i currently refers to a sector that doesn't fit or it is -1 because all
     * sectors have been processed.  In both cases, exclude sector i.
     */
    *out_first_sector_idx = i + 1;
    3334:	3101      	adds	r1, #1
    3336:	6011      	str	r1, [r2, #0]
    return sz;
}
    3338:	bcf0      	pop	{r4, r5, r6, r7}
    333a:	4770      	bx	lr

0000333c <boot_swap_sectors>:
 * @return                      0 on success; nonzero on failure.
 */
static void
boot_swap_sectors(int idx, uint32_t sz, struct boot_loader_state *state,
        struct boot_status *bs)
{
    333c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3340:	b088      	sub	sp, #32
    3342:	460f      	mov	r7, r1
    3344:	4615      	mov	r5, r2
    3346:	461c      	mov	r4, r3
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    3348:	6a52      	ldr	r2, [r2, #36]	; 0x24
    334a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    334e:	0083      	lsls	r3, r0, #2
    3350:	4413      	add	r3, r2
    3352:	685e      	ldr	r6, [r3, #4]
           BOOT_IMG(state, slot).sectors[0].fa_off;
    3354:	6853      	ldr	r3, [r2, #4]
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    3356:	1af6      	subs	r6, r6, r3

    /* Calculate offset from start of image area. */
    img_off = boot_img_sector_off(state, BOOT_PRIMARY_SLOT, idx);

    copy_sz = sz;
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    3358:	6ea8      	ldr	r0, [r5, #104]	; 0x68
    335a:	f7ff f959 	bl	2610 <boot_trailer_sz>
    return BOOT_IMG(state, slot).num_sectors;
    335e:	6aab      	ldr	r3, [r5, #40]	; 0x28
     * copying it, we need to use scratch to write the trailer temporarily.
     *
     * NOTE: `use_scratch` is a temporary flag (never written to flash) which
     * controls if special handling is needed (swapping last sector).
     */
    last_sector = boot_img_num_sectors(state, BOOT_PRIMARY_SLOT) - 1;
    3360:	3b01      	subs	r3, #1
    if ((img_off + sz) >
    3362:	eb07 0c06 	add.w	ip, r7, r6
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    3366:	6a69      	ldr	r1, [r5, #36]	; 0x24
    3368:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    336c:	009a      	lsls	r2, r3, #2
    336e:	440a      	add	r2, r1
    3370:	6853      	ldr	r3, [r2, #4]
           BOOT_IMG(state, slot).sectors[0].fa_off;
    3372:	684a      	ldr	r2, [r1, #4]
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    3374:	1a9b      	subs	r3, r3, r2
    3376:	459c      	cmp	ip, r3
    3378:	d923      	bls.n	33c2 <boot_swap_sectors+0x86>
        boot_img_sector_off(state, BOOT_PRIMARY_SLOT, last_sector)) {
        copy_sz -= trailer_sz;
    337a:	eba7 0800 	sub.w	r8, r7, r0
    }

    bs->use_scratch = (bs->idx == BOOT_STATUS_IDX_0 && copy_sz != sz);
    337e:	6823      	ldr	r3, [r4, #0]
    3380:	2b01      	cmp	r3, #1
    3382:	d020      	beq.n	33c6 <boot_swap_sectors+0x8a>
    3384:	2300      	movs	r3, #0
    3386:	71a3      	strb	r3, [r4, #6]

    image_index = BOOT_CURR_IMG(state);

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    3388:	a907      	add	r1, sp, #28
    338a:	2001      	movs	r0, #1
    338c:	f001 fbc4 	bl	4b18 <flash_area_open>
            &fap_primary_slot);
    assert (rc == 0);
    3390:	b9f8      	cbnz	r0, 33d2 <boot_swap_sectors+0x96>

    rc = flash_area_open(FLASH_AREA_IMAGE_SECONDARY(image_index),
    3392:	a906      	add	r1, sp, #24
    3394:	2002      	movs	r0, #2
    3396:	f001 fbbf 	bl	4b18 <flash_area_open>
            &fap_secondary_slot);
    assert (rc == 0);
    339a:	bb00      	cbnz	r0, 33de <boot_swap_sectors+0xa2>

    rc = flash_area_open(FLASH_AREA_IMAGE_SCRATCH, &fap_scratch);
    339c:	a905      	add	r1, sp, #20
    339e:	2003      	movs	r0, #3
    33a0:	f001 fbba 	bl	4b18 <flash_area_open>
    assert (rc == 0);
    33a4:	bb08      	cbnz	r0, 33ea <boot_swap_sectors+0xae>

    if (bs->state == BOOT_STATUS_STATE_0) {
    33a6:	7923      	ldrb	r3, [r4, #4]
    33a8:	2b01      	cmp	r3, #1
    33aa:	d024      	beq.n	33f6 <boot_swap_sectors+0xba>
        rc = boot_write_status(state, bs);
        bs->state = BOOT_STATUS_STATE_1;
        BOOT_STATUS_ASSERT(rc == 0);
    }

    if (bs->state == BOOT_STATUS_STATE_1) {
    33ac:	7923      	ldrb	r3, [r4, #4]
    33ae:	2b02      	cmp	r3, #2
    33b0:	f000 8083 	beq.w	34ba <boot_swap_sectors+0x17e>
        rc = boot_write_status(state, bs);
        bs->state = BOOT_STATUS_STATE_2;
        BOOT_STATUS_ASSERT(rc == 0);
    }

    if (bs->state == BOOT_STATUS_STATE_2) {
    33b4:	7923      	ldrb	r3, [r4, #4]
    33b6:	2b03      	cmp	r3, #3
    33b8:	f000 80bb 	beq.w	3532 <boot_swap_sectors+0x1f6>
    }

    flash_area_close(fap_primary_slot);
    flash_area_close(fap_secondary_slot);
    flash_area_close(fap_scratch);
}
    33bc:	b008      	add	sp, #32
    33be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    copy_sz = sz;
    33c2:	46b8      	mov	r8, r7
    33c4:	e7db      	b.n	337e <boot_swap_sectors+0x42>
    bs->use_scratch = (bs->idx == BOOT_STATUS_IDX_0 && copy_sz != sz);
    33c6:	45b8      	cmp	r8, r7
    33c8:	d001      	beq.n	33ce <boot_swap_sectors+0x92>
    33ca:	2301      	movs	r3, #1
    33cc:	e7db      	b.n	3386 <boot_swap_sectors+0x4a>
    33ce:	2300      	movs	r3, #0
    33d0:	e7d9      	b.n	3386 <boot_swap_sectors+0x4a>
    assert (rc == 0);
    33d2:	2300      	movs	r3, #0
    33d4:	461a      	mov	r2, r3
    33d6:	4619      	mov	r1, r3
    33d8:	4618      	mov	r0, r3
    33da:	f7fe f9af 	bl	173c <__assert_func>
    assert (rc == 0);
    33de:	2300      	movs	r3, #0
    33e0:	461a      	mov	r2, r3
    33e2:	4619      	mov	r1, r3
    33e4:	4618      	mov	r0, r3
    33e6:	f7fe f9a9 	bl	173c <__assert_func>
    assert (rc == 0);
    33ea:	2300      	movs	r3, #0
    33ec:	461a      	mov	r2, r3
    33ee:	4619      	mov	r1, r3
    33f0:	4618      	mov	r0, r3
    33f2:	f7fe f9a3 	bl	173c <__assert_func>
        rc = boot_erase_region(fap_scratch, 0, fap_scratch->fa_size);
    33f6:	9805      	ldr	r0, [sp, #20]
    33f8:	6882      	ldr	r2, [r0, #8]
    33fa:	2100      	movs	r1, #0
    33fc:	f7ff fdbe 	bl	2f7c <boot_erase_region>
        assert(rc == 0);
    3400:	b9e0      	cbnz	r0, 343c <boot_swap_sectors+0x100>
        if (bs->idx == BOOT_STATUS_IDX_0) {
    3402:	6823      	ldr	r3, [r4, #0]
    3404:	2b01      	cmp	r3, #1
    3406:	d01f      	beq.n	3448 <boot_swap_sectors+0x10c>
        rc = boot_copy_region(state, fap_secondary_slot, fap_scratch,
    3408:	f8cd 8004 	str.w	r8, [sp, #4]
    340c:	2300      	movs	r3, #0
    340e:	9300      	str	r3, [sp, #0]
    3410:	4633      	mov	r3, r6
    3412:	9a05      	ldr	r2, [sp, #20]
    3414:	9906      	ldr	r1, [sp, #24]
    3416:	4628      	mov	r0, r5
    3418:	f7ff fdb4 	bl	2f84 <boot_copy_region>
        assert(rc == 0);
    341c:	2800      	cmp	r0, #0
    341e:	d146      	bne.n	34ae <boot_swap_sectors+0x172>
        rc = boot_write_status(state, bs);
    3420:	4621      	mov	r1, r4
    3422:	4628      	mov	r0, r5
    3424:	f7ff fd76 	bl	2f14 <boot_write_status>
        bs->state = BOOT_STATUS_STATE_1;
    3428:	2302      	movs	r3, #2
    342a:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    342c:	2800      	cmp	r0, #0
    342e:	d0bd      	beq.n	33ac <boot_swap_sectors+0x70>
    3430:	2300      	movs	r3, #0
    3432:	461a      	mov	r2, r3
    3434:	4619      	mov	r1, r3
    3436:	4618      	mov	r0, r3
    3438:	f7fe f980 	bl	173c <__assert_func>
        assert(rc == 0);
    343c:	2300      	movs	r3, #0
    343e:	461a      	mov	r2, r3
    3440:	4619      	mov	r1, r3
    3442:	4618      	mov	r0, r3
    3444:	f7fe f97a 	bl	173c <__assert_func>
            rc = swap_status_init(state, fap_scratch, bs);
    3448:	4622      	mov	r2, r4
    344a:	9905      	ldr	r1, [sp, #20]
    344c:	4628      	mov	r0, r5
    344e:	f7ff feaf 	bl	31b0 <swap_status_init>
            assert(rc == 0);
    3452:	b9d0      	cbnz	r0, 348a <boot_swap_sectors+0x14e>
            if (!bs->use_scratch) {
    3454:	79a3      	ldrb	r3, [r4, #6]
    3456:	2b00      	cmp	r3, #0
    3458:	d1d6      	bne.n	3408 <boot_swap_sectors+0xcc>
                rc = swap_erase_trailer_sectors(state, fap_primary_slot);
    345a:	9907      	ldr	r1, [sp, #28]
    345c:	4628      	mov	r0, r5
    345e:	f7ff fe65 	bl	312c <swap_erase_trailer_sectors>
                assert(rc == 0);
    3462:	b9c0      	cbnz	r0, 3496 <boot_swap_sectors+0x15a>
                rc = swap_status_init(state, fap_primary_slot, bs);
    3464:	4622      	mov	r2, r4
    3466:	9907      	ldr	r1, [sp, #28]
    3468:	4628      	mov	r0, r5
    346a:	f7ff fea1 	bl	31b0 <swap_status_init>
                assert(rc == 0);
    346e:	b9c0      	cbnz	r0, 34a2 <boot_swap_sectors+0x166>
                rc = boot_erase_region(fap_scratch, 0, fap_scratch->fa_size);
    3470:	9805      	ldr	r0, [sp, #20]
    3472:	6882      	ldr	r2, [r0, #8]
    3474:	2100      	movs	r1, #0
    3476:	f7ff fd81 	bl	2f7c <boot_erase_region>
                assert(rc == 0);
    347a:	2800      	cmp	r0, #0
    347c:	d0c4      	beq.n	3408 <boot_swap_sectors+0xcc>
    347e:	2300      	movs	r3, #0
    3480:	461a      	mov	r2, r3
    3482:	4619      	mov	r1, r3
    3484:	4618      	mov	r0, r3
    3486:	f7fe f959 	bl	173c <__assert_func>
            assert(rc == 0);
    348a:	2300      	movs	r3, #0
    348c:	461a      	mov	r2, r3
    348e:	4619      	mov	r1, r3
    3490:	4618      	mov	r0, r3
    3492:	f7fe f953 	bl	173c <__assert_func>
                assert(rc == 0);
    3496:	2300      	movs	r3, #0
    3498:	461a      	mov	r2, r3
    349a:	4619      	mov	r1, r3
    349c:	4618      	mov	r0, r3
    349e:	f7fe f94d 	bl	173c <__assert_func>
                assert(rc == 0);
    34a2:	2300      	movs	r3, #0
    34a4:	461a      	mov	r2, r3
    34a6:	4619      	mov	r1, r3
    34a8:	4618      	mov	r0, r3
    34aa:	f7fe f947 	bl	173c <__assert_func>
        assert(rc == 0);
    34ae:	2300      	movs	r3, #0
    34b0:	461a      	mov	r2, r3
    34b2:	4619      	mov	r1, r3
    34b4:	4618      	mov	r0, r3
    34b6:	f7fe f941 	bl	173c <__assert_func>
        rc = boot_erase_region(fap_secondary_slot, img_off, sz);
    34ba:	463a      	mov	r2, r7
    34bc:	4631      	mov	r1, r6
    34be:	9806      	ldr	r0, [sp, #24]
    34c0:	f7ff fd5c 	bl	2f7c <boot_erase_region>
        assert(rc == 0);
    34c4:	b9e8      	cbnz	r0, 3502 <boot_swap_sectors+0x1c6>
        rc = boot_copy_region(state, fap_primary_slot, fap_secondary_slot,
    34c6:	f8cd 8004 	str.w	r8, [sp, #4]
    34ca:	9600      	str	r6, [sp, #0]
    34cc:	4633      	mov	r3, r6
    34ce:	9a06      	ldr	r2, [sp, #24]
    34d0:	9907      	ldr	r1, [sp, #28]
    34d2:	4628      	mov	r0, r5
    34d4:	f7ff fd56 	bl	2f84 <boot_copy_region>
        assert(rc == 0);
    34d8:	b9c8      	cbnz	r0, 350e <boot_swap_sectors+0x1d2>
        if (bs->idx == BOOT_STATUS_IDX_0 && !bs->use_scratch) {
    34da:	6823      	ldr	r3, [r4, #0]
    34dc:	2b01      	cmp	r3, #1
    34de:	d101      	bne.n	34e4 <boot_swap_sectors+0x1a8>
    34e0:	79a3      	ldrb	r3, [r4, #6]
    34e2:	b1d3      	cbz	r3, 351a <boot_swap_sectors+0x1de>
        rc = boot_write_status(state, bs);
    34e4:	4621      	mov	r1, r4
    34e6:	4628      	mov	r0, r5
    34e8:	f7ff fd14 	bl	2f14 <boot_write_status>
        bs->state = BOOT_STATUS_STATE_2;
    34ec:	2303      	movs	r3, #3
    34ee:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    34f0:	2800      	cmp	r0, #0
    34f2:	f43f af5f 	beq.w	33b4 <boot_swap_sectors+0x78>
    34f6:	2300      	movs	r3, #0
    34f8:	461a      	mov	r2, r3
    34fa:	4619      	mov	r1, r3
    34fc:	4618      	mov	r0, r3
    34fe:	f7fe f91d 	bl	173c <__assert_func>
        assert(rc == 0);
    3502:	2300      	movs	r3, #0
    3504:	461a      	mov	r2, r3
    3506:	4619      	mov	r1, r3
    3508:	4618      	mov	r0, r3
    350a:	f7fe f917 	bl	173c <__assert_func>
        assert(rc == 0);
    350e:	2300      	movs	r3, #0
    3510:	461a      	mov	r2, r3
    3512:	4619      	mov	r1, r3
    3514:	4618      	mov	r0, r3
    3516:	f7fe f911 	bl	173c <__assert_func>
            rc = swap_erase_trailer_sectors(state, fap_secondary_slot);
    351a:	9906      	ldr	r1, [sp, #24]
    351c:	4628      	mov	r0, r5
    351e:	f7ff fe05 	bl	312c <swap_erase_trailer_sectors>
            assert(rc == 0);
    3522:	2800      	cmp	r0, #0
    3524:	d0de      	beq.n	34e4 <boot_swap_sectors+0x1a8>
    3526:	2300      	movs	r3, #0
    3528:	461a      	mov	r2, r3
    352a:	4619      	mov	r1, r3
    352c:	4618      	mov	r0, r3
    352e:	f7fe f905 	bl	173c <__assert_func>
        rc = boot_erase_region(fap_primary_slot, img_off, sz);
    3532:	463a      	mov	r2, r7
    3534:	4631      	mov	r1, r6
    3536:	9807      	ldr	r0, [sp, #28]
    3538:	f7ff fd20 	bl	2f7c <boot_erase_region>
        assert(rc == 0);
    353c:	2800      	cmp	r0, #0
    353e:	d15b      	bne.n	35f8 <boot_swap_sectors+0x2bc>
        rc = boot_copy_region(state, fap_scratch, fap_primary_slot,
    3540:	f8cd 8004 	str.w	r8, [sp, #4]
    3544:	9600      	str	r6, [sp, #0]
    3546:	2300      	movs	r3, #0
    3548:	9a07      	ldr	r2, [sp, #28]
    354a:	9905      	ldr	r1, [sp, #20]
    354c:	4628      	mov	r0, r5
    354e:	f7ff fd19 	bl	2f84 <boot_copy_region>
        assert(rc == 0);
    3552:	2800      	cmp	r0, #0
    3554:	d156      	bne.n	3604 <boot_swap_sectors+0x2c8>
        if (bs->use_scratch) {
    3556:	79a3      	ldrb	r3, [r4, #6]
    3558:	2b00      	cmp	r3, #0
    355a:	d02e      	beq.n	35ba <boot_swap_sectors+0x27e>
            scratch_trailer_off = boot_status_off(fap_scratch);
    355c:	9805      	ldr	r0, [sp, #20]
    355e:	f7ff f86b 	bl	2638 <boot_status_off>
            rc = boot_copy_region(state, fap_scratch, fap_primary_slot,
    3562:	4446      	add	r6, r8
                        (BOOT_STATUS_STATE_COUNT - 1) * BOOT_WRITE_SZ(state));
    3564:	6eab      	ldr	r3, [r5, #104]	; 0x68
            rc = boot_copy_region(state, fap_scratch, fap_primary_slot,
    3566:	005b      	lsls	r3, r3, #1
    3568:	9301      	str	r3, [sp, #4]
    356a:	9600      	str	r6, [sp, #0]
    356c:	4603      	mov	r3, r0
    356e:	9a07      	ldr	r2, [sp, #28]
    3570:	9905      	ldr	r1, [sp, #20]
    3572:	4628      	mov	r0, r5
    3574:	f7ff fd06 	bl	2f84 <boot_copy_region>
            BOOT_STATUS_ASSERT(rc == 0);
    3578:	2800      	cmp	r0, #0
    357a:	d149      	bne.n	3610 <boot_swap_sectors+0x2d4>
            rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SCRATCH,
    357c:	a903      	add	r1, sp, #12
    357e:	2003      	movs	r0, #3
    3580:	f7ff f8ce 	bl	2720 <boot_read_swap_state_by_id>
            assert(rc == 0);
    3584:	2800      	cmp	r0, #0
    3586:	d149      	bne.n	361c <boot_swap_sectors+0x2e0>
            if (swap_state.image_ok == BOOT_FLAG_SET) {
    3588:	f89d 300f 	ldrb.w	r3, [sp, #15]
    358c:	2b01      	cmp	r3, #1
    358e:	d04b      	beq.n	3628 <boot_swap_sectors+0x2ec>
            if (swap_state.swap_type != BOOT_SWAP_TYPE_NONE) {
    3590:	f89d 100d 	ldrb.w	r1, [sp, #13]
    3594:	2901      	cmp	r1, #1
    3596:	d005      	beq.n	35a4 <boot_swap_sectors+0x268>
                rc = boot_write_swap_info(fap_primary_slot,
    3598:	2200      	movs	r2, #0
    359a:	9807      	ldr	r0, [sp, #28]
    359c:	f7ff f906 	bl	27ac <boot_write_swap_info>
                assert(rc == 0);
    35a0:	2800      	cmp	r0, #0
    35a2:	d14c      	bne.n	363e <boot_swap_sectors+0x302>
            rc = boot_write_swap_size(fap_primary_slot, bs->swap_size);
    35a4:	68a1      	ldr	r1, [r4, #8]
    35a6:	9807      	ldr	r0, [sp, #28]
    35a8:	f7ff f922 	bl	27f0 <boot_write_swap_size>
            assert(rc == 0);
    35ac:	2800      	cmp	r0, #0
    35ae:	d14c      	bne.n	364a <boot_swap_sectors+0x30e>
            rc = boot_write_magic(fap_primary_slot);
    35b0:	9807      	ldr	r0, [sp, #28]
    35b2:	f7ff f8dd 	bl	2770 <boot_write_magic>
            assert(rc == 0);
    35b6:	2800      	cmp	r0, #0
    35b8:	d14d      	bne.n	3656 <boot_swap_sectors+0x31a>
        erase_scratch = bs->use_scratch;
    35ba:	79a6      	ldrb	r6, [r4, #6]
        bs->use_scratch = 0;
    35bc:	2300      	movs	r3, #0
    35be:	71a3      	strb	r3, [r4, #6]
        rc = boot_write_status(state, bs);
    35c0:	4621      	mov	r1, r4
    35c2:	4628      	mov	r0, r5
    35c4:	f7ff fca6 	bl	2f14 <boot_write_status>
        bs->idx++;
    35c8:	6823      	ldr	r3, [r4, #0]
    35ca:	3301      	adds	r3, #1
    35cc:	6023      	str	r3, [r4, #0]
        bs->state = BOOT_STATUS_STATE_0;
    35ce:	2301      	movs	r3, #1
    35d0:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    35d2:	2800      	cmp	r0, #0
    35d4:	d145      	bne.n	3662 <boot_swap_sectors+0x326>
        if (erase_scratch) {
    35d6:	2e00      	cmp	r6, #0
    35d8:	f43f aef0 	beq.w	33bc <boot_swap_sectors+0x80>
            rc = boot_erase_region(fap_scratch, 0, sz);
    35dc:	463a      	mov	r2, r7
    35de:	2100      	movs	r1, #0
    35e0:	9805      	ldr	r0, [sp, #20]
    35e2:	f7ff fccb 	bl	2f7c <boot_erase_region>
            assert(rc == 0);
    35e6:	2800      	cmp	r0, #0
    35e8:	f43f aee8 	beq.w	33bc <boot_swap_sectors+0x80>
    35ec:	2300      	movs	r3, #0
    35ee:	461a      	mov	r2, r3
    35f0:	4619      	mov	r1, r3
    35f2:	4618      	mov	r0, r3
    35f4:	f7fe f8a2 	bl	173c <__assert_func>
        assert(rc == 0);
    35f8:	2300      	movs	r3, #0
    35fa:	461a      	mov	r2, r3
    35fc:	4619      	mov	r1, r3
    35fe:	4618      	mov	r0, r3
    3600:	f7fe f89c 	bl	173c <__assert_func>
        assert(rc == 0);
    3604:	2300      	movs	r3, #0
    3606:	461a      	mov	r2, r3
    3608:	4619      	mov	r1, r3
    360a:	4618      	mov	r0, r3
    360c:	f7fe f896 	bl	173c <__assert_func>
            BOOT_STATUS_ASSERT(rc == 0);
    3610:	2300      	movs	r3, #0
    3612:	461a      	mov	r2, r3
    3614:	4619      	mov	r1, r3
    3616:	4618      	mov	r0, r3
    3618:	f7fe f890 	bl	173c <__assert_func>
            assert(rc == 0);
    361c:	2300      	movs	r3, #0
    361e:	461a      	mov	r2, r3
    3620:	4619      	mov	r1, r3
    3622:	4618      	mov	r0, r3
    3624:	f7fe f88a 	bl	173c <__assert_func>
                rc = boot_write_image_ok(fap_primary_slot);
    3628:	9807      	ldr	r0, [sp, #28]
    362a:	f7ff f8b8 	bl	279e <boot_write_image_ok>
                assert(rc == 0);
    362e:	2800      	cmp	r0, #0
    3630:	d0ae      	beq.n	3590 <boot_swap_sectors+0x254>
    3632:	2300      	movs	r3, #0
    3634:	461a      	mov	r2, r3
    3636:	4619      	mov	r1, r3
    3638:	4618      	mov	r0, r3
    363a:	f7fe f87f 	bl	173c <__assert_func>
                assert(rc == 0);
    363e:	2300      	movs	r3, #0
    3640:	461a      	mov	r2, r3
    3642:	4619      	mov	r1, r3
    3644:	4618      	mov	r0, r3
    3646:	f7fe f879 	bl	173c <__assert_func>
            assert(rc == 0);
    364a:	2300      	movs	r3, #0
    364c:	461a      	mov	r2, r3
    364e:	4619      	mov	r1, r3
    3650:	4618      	mov	r0, r3
    3652:	f7fe f873 	bl	173c <__assert_func>
            assert(rc == 0);
    3656:	2300      	movs	r3, #0
    3658:	461a      	mov	r2, r3
    365a:	4619      	mov	r1, r3
    365c:	4618      	mov	r0, r3
    365e:	f7fe f86d 	bl	173c <__assert_func>
        BOOT_STATUS_ASSERT(rc == 0);
    3662:	2300      	movs	r3, #0
    3664:	461a      	mov	r2, r3
    3666:	4619      	mov	r1, r3
    3668:	4618      	mov	r0, r3
    366a:	f7fe f867 	bl	173c <__assert_func>

0000366e <boot_read_image_header>:
{
    366e:	b510      	push	{r4, lr}
    3670:	b082      	sub	sp, #8
    3672:	4614      	mov	r4, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    3674:	2000      	movs	r0, #0
    3676:	f000 fb3b 	bl	3cf0 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    367a:	a901      	add	r1, sp, #4
    367c:	b2c0      	uxtb	r0, r0
    367e:	f001 fa4b 	bl	4b18 <flash_area_open>
    if (rc != 0) {
    3682:	b118      	cbz	r0, 368c <boot_read_image_header+0x1e>
        rc = BOOT_EFLASH;
    3684:	2301      	movs	r3, #1
}
    3686:	4618      	mov	r0, r3
    3688:	b002      	add	sp, #8
    368a:	bd10      	pop	{r4, pc}
    rc = flash_area_read(fap, 0, out_hdr, sizeof *out_hdr);
    368c:	2320      	movs	r3, #32
    368e:	4622      	mov	r2, r4
    3690:	2100      	movs	r1, #0
    3692:	9801      	ldr	r0, [sp, #4]
    3694:	f001 fa98 	bl	4bc8 <flash_area_read>
    if (rc != 0) {
    3698:	4603      	mov	r3, r0
    369a:	2800      	cmp	r0, #0
    369c:	d0f3      	beq.n	3686 <boot_read_image_header+0x18>
        rc = BOOT_EFLASH;
    369e:	2301      	movs	r3, #1
    36a0:	e7f1      	b.n	3686 <boot_read_image_header+0x18>
	...

000036a4 <swap_read_status_bytes>:
{
    36a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    36a8:	b083      	sub	sp, #12
    36aa:	4606      	mov	r6, r0
    36ac:	4689      	mov	r9, r1
    36ae:	4693      	mov	fp, r2
    off = boot_status_off(fap);
    36b0:	f7fe ffc2 	bl	2638 <boot_status_off>
    36b4:	4680      	mov	r8, r0
    max_entries = boot_status_entries(BOOT_CURR_IMG(state), fap);
    36b6:	4631      	mov	r1, r6
    36b8:	2000      	movs	r0, #0
    36ba:	f7fe ffae 	bl	261a <boot_status_entries>
    if (max_entries < 0) {
    36be:	1e07      	subs	r7, r0, #0
    36c0:	db42      	blt.n	3748 <swap_read_status_bytes+0xa4>
    for (i = 0; i < max_entries; i++) {
    36c2:	2400      	movs	r4, #0
    found_idx = 0;
    36c4:	46a2      	mov	sl, r4
    found = 0;
    36c6:	4625      	mov	r5, r4
    36c8:	e007      	b.n	36da <swap_read_status_bytes+0x36>
            if (found && !found_idx) {
    36ca:	b12d      	cbz	r5, 36d8 <swap_read_status_bytes+0x34>
    36cc:	f1ba 0f00 	cmp.w	sl, #0
    36d0:	d102      	bne.n	36d8 <swap_read_status_bytes+0x34>
                found_idx = i;
    36d2:	46a2      	mov	sl, r4
    36d4:	e000      	b.n	36d8 <swap_read_status_bytes+0x34>
            found = 1;
    36d6:	2501      	movs	r5, #1
    for (i = 0; i < max_entries; i++) {
    36d8:	3401      	adds	r4, #1
    36da:	42bc      	cmp	r4, r7
    36dc:	da14      	bge.n	3708 <swap_read_status_bytes+0x64>
        rc = flash_area_read_is_empty(fap, off + i * BOOT_WRITE_SZ(state),
    36de:	f8d9 1068 	ldr.w	r1, [r9, #104]	; 0x68
    36e2:	2301      	movs	r3, #1
    36e4:	f10d 0207 	add.w	r2, sp, #7
    36e8:	fb01 8104 	mla	r1, r1, r4, r8
    36ec:	4630      	mov	r0, r6
    36ee:	f001 faae 	bl	4c4e <flash_area_read_is_empty>
        if (rc < 0) {
    36f2:	2800      	cmp	r0, #0
    36f4:	db2a      	blt.n	374c <swap_read_status_bytes+0xa8>
        if (rc == 1) {
    36f6:	2801      	cmp	r0, #1
    36f8:	d0e7      	beq.n	36ca <swap_read_status_bytes+0x26>
        } else if (!found) {
    36fa:	2d00      	cmp	r5, #0
    36fc:	d0eb      	beq.n	36d6 <swap_read_status_bytes+0x32>
        } else if (found_idx) {
    36fe:	f1ba 0f00 	cmp.w	sl, #0
    3702:	d0e9      	beq.n	36d8 <swap_read_status_bytes+0x34>
            invalid = 1;
    3704:	4629      	mov	r1, r5
    3706:	e000      	b.n	370a <swap_read_status_bytes+0x66>
    invalid = 0;
    3708:	2100      	movs	r1, #0
    if (invalid) {
    370a:	b9a1      	cbnz	r1, 3736 <swap_read_status_bytes+0x92>
    if (found) {
    370c:	b1fd      	cbz	r5, 374e <swap_read_status_bytes+0xaa>
        if (!found_idx) {
    370e:	f1ba 0f00 	cmp.w	sl, #0
    3712:	d000      	beq.n	3716 <swap_read_status_bytes+0x72>
    3714:	4654      	mov	r4, sl
        bs->idx = (found_idx / BOOT_STATUS_STATE_COUNT) + 1;
    3716:	4b10      	ldr	r3, [pc, #64]	; (3758 <swap_read_status_bytes+0xb4>)
    3718:	fb83 2304 	smull	r2, r3, r3, r4
    371c:	eba3 73e4 	sub.w	r3, r3, r4, asr #31
    3720:	1c5a      	adds	r2, r3, #1
    3722:	f8cb 2000 	str.w	r2, [fp]
        bs->state = (found_idx % BOOT_STATUS_STATE_COUNT) + 1;
    3726:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    372a:	1ae2      	subs	r2, r4, r3
    372c:	1c53      	adds	r3, r2, #1
    372e:	f88b 3004 	strb.w	r3, [fp, #4]
    return 0;
    3732:	460d      	mov	r5, r1
    3734:	e00b      	b.n	374e <swap_read_status_bytes+0xaa>
        BOOT_LOG_ERR("Detected inconsistent status!");
    3736:	4809      	ldr	r0, [pc, #36]	; (375c <swap_read_status_bytes+0xb8>)
    3738:	f000 fe10 	bl	435c <puts>
        assert(0);
    373c:	2300      	movs	r3, #0
    373e:	461a      	mov	r2, r3
    3740:	4619      	mov	r1, r3
    3742:	4618      	mov	r0, r3
    3744:	f7fd fffa 	bl	173c <__assert_func>
        return BOOT_EBADARGS;
    3748:	2507      	movs	r5, #7
    374a:	e000      	b.n	374e <swap_read_status_bytes+0xaa>
            return BOOT_EFLASH;
    374c:	2501      	movs	r5, #1
}
    374e:	4628      	mov	r0, r5
    3750:	b003      	add	sp, #12
    3752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3756:	bf00      	nop
    3758:	55555556 	.word	0x55555556
    375c:	00005844 	.word	0x00005844

00003760 <boot_status_internal_off>:
{
    3760:	b410      	push	{r4}
    idx_sz = elem_sz * BOOT_STATUS_STATE_COUNT;
    3762:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    return (bs->idx - BOOT_STATUS_IDX_0) * idx_sz +
    3766:	6803      	ldr	r3, [r0, #0]
    3768:	3b01      	subs	r3, #1
           (bs->state - BOOT_STATUS_STATE_0) * elem_sz;
    376a:	7902      	ldrb	r2, [r0, #4]
    376c:	3a01      	subs	r2, #1
    376e:	fb01 f102 	mul.w	r1, r1, r2
}
    3772:	fb03 1004 	mla	r0, r3, r4, r1
    3776:	bc10      	pop	{r4}
    3778:	4770      	bx	lr
	...

0000377c <boot_slots_compatible>:
{
    377c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return BOOT_IMG(state, slot).num_sectors;
    3780:	6a87      	ldr	r7, [r0, #40]	; 0x28
    3782:	f8d0 c054 	ldr.w	ip, [r0, #84]	; 0x54
    if ((num_sectors_primary > BOOT_MAX_IMG_SECTORS) ||
    3786:	2f80      	cmp	r7, #128	; 0x80
    3788:	d80d      	bhi.n	37a6 <boot_slots_compatible+0x2a>
    378a:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    378e:	d80a      	bhi.n	37a6 <boot_slots_compatible+0x2a>
    3790:	6d83      	ldr	r3, [r0, #88]	; 0x58
    3792:	f8d3 8008 	ldr.w	r8, [r3, #8]
    smaller = 0;
    3796:	2500      	movs	r5, #0
    j = sz1 = secondary_slot_sz = 0;
    3798:	462c      	mov	r4, r5
    i = sz0 = primary_slot_sz = 0;
    379a:	4629      	mov	r1, r5
    j = sz1 = secondary_slot_sz = 0;
    379c:	46a9      	mov	r9, r5
    i = sz0 = primary_slot_sz = 0;
    379e:	46ae      	mov	lr, r5
    j = sz1 = secondary_slot_sz = 0;
    37a0:	462a      	mov	r2, r5
    i = sz0 = primary_slot_sz = 0;
    37a2:	462b      	mov	r3, r5
    while (i < num_sectors_primary || j < num_sectors_secondary) {
    37a4:	e019      	b.n	37da <boot_slots_compatible+0x5e>
        BOOT_LOG_WRN("Cannot upgrade: more sectors than allowed");
    37a6:	4831      	ldr	r0, [pc, #196]	; (386c <boot_slots_compatible+0xf0>)
    37a8:	f000 fdd8 	bl	435c <puts>
        return 0;
    37ac:	2000      	movs	r0, #0
}
    37ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return BOOT_IMG(state, slot).sectors[sector].fa_size;
    37b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
    37b4:	eb01 0b41 	add.w	fp, r1, r1, lsl #1
    37b8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
    37bc:	4456      	add	r6, sl
    37be:	68b6      	ldr	r6, [r6, #8]
            sz0 += boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    37c0:	4433      	add	r3, r6
    37c2:	6d06      	ldr	r6, [r0, #80]	; 0x50
    37c4:	eb04 0b44 	add.w	fp, r4, r4, lsl #1
    37c8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
    37cc:	4456      	add	r6, sl
    37ce:	68b6      	ldr	r6, [r6, #8]
            sz1 += boot_img_sector_size(state, BOOT_SECONDARY_SLOT, j);
    37d0:	4432      	add	r2, r6
            i++;
    37d2:	3101      	adds	r1, #1
            j++;
    37d4:	3401      	adds	r4, #1
        if (sz0 == sz1) {
    37d6:	4293      	cmp	r3, r2
    37d8:	d02b      	beq.n	3832 <boot_slots_compatible+0xb6>
    while (i < num_sectors_primary || j < num_sectors_secondary) {
    37da:	42b9      	cmp	r1, r7
    37dc:	d301      	bcc.n	37e2 <boot_slots_compatible+0x66>
    37de:	4564      	cmp	r4, ip
    37e0:	d236      	bcs.n	3850 <boot_slots_compatible+0xd4>
        if (sz0 == sz1) {
    37e2:	4293      	cmp	r3, r2
    37e4:	d0e5      	beq.n	37b2 <boot_slots_compatible+0x36>
        } else if (sz0 < sz1) {
    37e6:	4293      	cmp	r3, r2
    37e8:	d211      	bcs.n	380e <boot_slots_compatible+0x92>
    37ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
    37ec:	eb01 0b41 	add.w	fp, r1, r1, lsl #1
    37f0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
    37f4:	4456      	add	r6, sl
    37f6:	68b6      	ldr	r6, [r6, #8]
            sz0 += boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    37f8:	4433      	add	r3, r6
            if (smaller == 2) {
    37fa:	2d02      	cmp	r5, #2
    37fc:	d002      	beq.n	3804 <boot_slots_compatible+0x88>
            i++;
    37fe:	3101      	adds	r1, #1
            smaller = 1;
    3800:	2501      	movs	r5, #1
    3802:	e7e8      	b.n	37d6 <boot_slots_compatible+0x5a>
                BOOT_LOG_WRN("Cannot upgrade: slots have non-compatible sectors");
    3804:	481a      	ldr	r0, [pc, #104]	; (3870 <boot_slots_compatible+0xf4>)
    3806:	f000 fda9 	bl	435c <puts>
                return 0;
    380a:	2000      	movs	r0, #0
    380c:	e7cf      	b.n	37ae <boot_slots_compatible+0x32>
    380e:	6d06      	ldr	r6, [r0, #80]	; 0x50
    3810:	eb04 0b44 	add.w	fp, r4, r4, lsl #1
    3814:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
    3818:	4456      	add	r6, sl
    381a:	68b6      	ldr	r6, [r6, #8]
            sz1 += boot_img_sector_size(state, BOOT_SECONDARY_SLOT, j);
    381c:	4432      	add	r2, r6
            if (smaller == 1) {
    381e:	2d01      	cmp	r5, #1
    3820:	d002      	beq.n	3828 <boot_slots_compatible+0xac>
            j++;
    3822:	3401      	adds	r4, #1
            smaller = 2;
    3824:	2502      	movs	r5, #2
    3826:	e7d6      	b.n	37d6 <boot_slots_compatible+0x5a>
                BOOT_LOG_WRN("Cannot upgrade: slots have non-compatible sectors");
    3828:	4811      	ldr	r0, [pc, #68]	; (3870 <boot_slots_compatible+0xf4>)
    382a:	f000 fd97 	bl	435c <puts>
                return 0;
    382e:	2000      	movs	r0, #0
    3830:	e7bd      	b.n	37ae <boot_slots_compatible+0x32>
            primary_slot_sz += sz0;
    3832:	449e      	add	lr, r3
            secondary_slot_sz += sz1;
    3834:	4491      	add	r9, r2
            if (sz0 > scratch_sz || sz1 > scratch_sz) {
    3836:	4543      	cmp	r3, r8
    3838:	d805      	bhi.n	3846 <boot_slots_compatible+0xca>
    383a:	4542      	cmp	r2, r8
    383c:	d803      	bhi.n	3846 <boot_slots_compatible+0xca>
            smaller = sz0 = sz1 = 0;
    383e:	2500      	movs	r5, #0
    3840:	462a      	mov	r2, r5
    3842:	462b      	mov	r3, r5
    3844:	e7c9      	b.n	37da <boot_slots_compatible+0x5e>
                BOOT_LOG_WRN("Cannot upgrade: not all sectors fit inside scratch");
    3846:	480b      	ldr	r0, [pc, #44]	; (3874 <boot_slots_compatible+0xf8>)
    3848:	f000 fd88 	bl	435c <puts>
                return 0;
    384c:	2000      	movs	r0, #0
    384e:	e7ae      	b.n	37ae <boot_slots_compatible+0x32>
    if ((i != num_sectors_primary) ||
    3850:	42b9      	cmp	r1, r7
    3852:	d101      	bne.n	3858 <boot_slots_compatible+0xdc>
    3854:	4564      	cmp	r4, ip
    3856:	d004      	beq.n	3862 <boot_slots_compatible+0xe6>
        BOOT_LOG_WRN("Cannot upgrade: slots are not compatible");
    3858:	4807      	ldr	r0, [pc, #28]	; (3878 <boot_slots_compatible+0xfc>)
    385a:	f000 fd7f 	bl	435c <puts>
        return 0;
    385e:	2000      	movs	r0, #0
    3860:	e7a5      	b.n	37ae <boot_slots_compatible+0x32>
        (j != num_sectors_secondary) ||
    3862:	45ce      	cmp	lr, r9
    3864:	d1f8      	bne.n	3858 <boot_slots_compatible+0xdc>
    return 1;
    3866:	2001      	movs	r0, #1
    3868:	e7a1      	b.n	37ae <boot_slots_compatible+0x32>
    386a:	bf00      	nop
    386c:	00005760 	.word	0x00005760
    3870:	00005790 	.word	0x00005790
    3874:	000057c8 	.word	0x000057c8
    3878:	00005804 	.word	0x00005804

0000387c <swap_status_source>:
{
    387c:	b530      	push	{r4, r5, lr}
    387e:	b087      	sub	sp, #28
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
    3880:	a902      	add	r1, sp, #8
    3882:	2001      	movs	r0, #1
    3884:	f7fe ff4c 	bl	2720 <boot_read_swap_state_by_id>
    assert(rc == 0);
    3888:	bb68      	cbnz	r0, 38e6 <swap_status_source+0x6a>
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SCRATCH, &state_scratch);
    388a:	a904      	add	r1, sp, #16
    388c:	2003      	movs	r0, #3
    388e:	f7fe ff47 	bl	2720 <boot_read_swap_state_by_id>
    assert(rc == 0);
    3892:	4605      	mov	r5, r0
    3894:	bb68      	cbnz	r0, 38f2 <swap_status_source+0x76>
    BOOT_LOG_SWAP_STATE("Primary image", &state_primary_slot);
    3896:	f89d 3008 	ldrb.w	r3, [sp, #8]
    389a:	2b01      	cmp	r3, #1
    389c:	d031      	beq.n	3902 <swap_status_source+0x86>
    389e:	2b03      	cmp	r3, #3
    38a0:	d02d      	beq.n	38fe <swap_status_source+0x82>
    38a2:	4a38      	ldr	r2, [pc, #224]	; (3984 <swap_status_source+0x108>)
    38a4:	f89d 3009 	ldrb.w	r3, [sp, #9]
    38a8:	f89d 100a 	ldrb.w	r1, [sp, #10]
    38ac:	f89d 000b 	ldrb.w	r0, [sp, #11]
    38b0:	9001      	str	r0, [sp, #4]
    38b2:	9100      	str	r1, [sp, #0]
    38b4:	4934      	ldr	r1, [pc, #208]	; (3988 <swap_status_source+0x10c>)
    38b6:	4835      	ldr	r0, [pc, #212]	; (398c <swap_status_source+0x110>)
    38b8:	f001 f852 	bl	4960 <printf>
    BOOT_LOG_SWAP_STATE("Scratch", &state_scratch);
    38bc:	f89d 3010 	ldrb.w	r3, [sp, #16]
    38c0:	2b01      	cmp	r3, #1
    38c2:	d022      	beq.n	390a <swap_status_source+0x8e>
    38c4:	2b03      	cmp	r3, #3
    38c6:	d01e      	beq.n	3906 <swap_status_source+0x8a>
    38c8:	4a2e      	ldr	r2, [pc, #184]	; (3984 <swap_status_source+0x108>)
    38ca:	f89d 3011 	ldrb.w	r3, [sp, #17]
    38ce:	f89d 1012 	ldrb.w	r1, [sp, #18]
    38d2:	f89d 0013 	ldrb.w	r0, [sp, #19]
    38d6:	9001      	str	r0, [sp, #4]
    38d8:	9100      	str	r1, [sp, #0]
    38da:	492d      	ldr	r1, [pc, #180]	; (3990 <swap_status_source+0x114>)
    38dc:	482b      	ldr	r0, [pc, #172]	; (398c <swap_status_source+0x110>)
    38de:	f001 f83f 	bl	4960 <printf>
    for (i = 0; i < BOOT_STATUS_TABLES_COUNT; i++) {
    38e2:	2400      	movs	r4, #0
    38e4:	e01d      	b.n	3922 <swap_status_source+0xa6>
    assert(rc == 0);
    38e6:	2300      	movs	r3, #0
    38e8:	461a      	mov	r2, r3
    38ea:	4619      	mov	r1, r3
    38ec:	4618      	mov	r0, r3
    38ee:	f7fd ff25 	bl	173c <__assert_func>
    assert(rc == 0);
    38f2:	2300      	movs	r3, #0
    38f4:	461a      	mov	r2, r3
    38f6:	4619      	mov	r1, r3
    38f8:	4618      	mov	r0, r3
    38fa:	f7fd ff1f 	bl	173c <__assert_func>
    BOOT_LOG_SWAP_STATE("Primary image", &state_primary_slot);
    38fe:	4a25      	ldr	r2, [pc, #148]	; (3994 <swap_status_source+0x118>)
    3900:	e7d0      	b.n	38a4 <swap_status_source+0x28>
    3902:	4a25      	ldr	r2, [pc, #148]	; (3998 <swap_status_source+0x11c>)
    3904:	e7ce      	b.n	38a4 <swap_status_source+0x28>
    BOOT_LOG_SWAP_STATE("Scratch", &state_scratch);
    3906:	4a23      	ldr	r2, [pc, #140]	; (3994 <swap_status_source+0x118>)
    3908:	e7df      	b.n	38ca <swap_status_source+0x4e>
    390a:	4a23      	ldr	r2, [pc, #140]	; (3998 <swap_status_source+0x11c>)
    390c:	e7dd      	b.n	38ca <swap_status_source+0x4e>
            BOOT_LOG_INF("Boot source: %s",
    390e:	4923      	ldr	r1, [pc, #140]	; (399c <swap_status_source+0x120>)
    3910:	e000      	b.n	3914 <swap_status_source+0x98>
    3912:	4923      	ldr	r1, [pc, #140]	; (39a0 <swap_status_source+0x124>)
    3914:	4823      	ldr	r0, [pc, #140]	; (39a4 <swap_status_source+0x128>)
    3916:	f001 f823 	bl	4960 <printf>
            return source;
    391a:	e030      	b.n	397e <swap_status_source+0x102>
            BOOT_LOG_INF("Boot source: %s",
    391c:	4922      	ldr	r1, [pc, #136]	; (39a8 <swap_status_source+0x12c>)
    391e:	e7f9      	b.n	3914 <swap_status_source+0x98>
    for (i = 0; i < BOOT_STATUS_TABLES_COUNT; i++) {
    3920:	3401      	adds	r4, #1
    3922:	2c03      	cmp	r4, #3
    3924:	d828      	bhi.n	3978 <swap_status_source+0xfc>
        if (boot_magic_compatible_check(table->bst_magic_primary_slot,
    3926:	f89d 1008 	ldrb.w	r1, [sp, #8]
    392a:	4b20      	ldr	r3, [pc, #128]	; (39ac <swap_status_source+0x130>)
    392c:	f813 0024 	ldrb.w	r0, [r3, r4, lsl #2]
    3930:	f7fe fe5a 	bl	25e8 <boot_magic_compatible_check>
    3934:	2800      	cmp	r0, #0
    3936:	d0f3      	beq.n	3920 <swap_status_source+0xa4>
            boot_magic_compatible_check(table->bst_magic_scratch,
    3938:	4b1c      	ldr	r3, [pc, #112]	; (39ac <swap_status_source+0x130>)
    393a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    393e:	f89d 1010 	ldrb.w	r1, [sp, #16]
    3942:	7858      	ldrb	r0, [r3, #1]
    3944:	f7fe fe50 	bl	25e8 <boot_magic_compatible_check>
                          state_primary_slot.magic) &&
    3948:	2800      	cmp	r0, #0
    394a:	d0e9      	beq.n	3920 <swap_status_source+0xa4>
            (table->bst_copy_done_primary_slot == BOOT_FLAG_ANY ||
    394c:	4b17      	ldr	r3, [pc, #92]	; (39ac <swap_status_source+0x130>)
    394e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    3952:	789b      	ldrb	r3, [r3, #2]
                          state_scratch.magic) &&
    3954:	2b04      	cmp	r3, #4
    3956:	d003      	beq.n	3960 <swap_status_source+0xe4>
             table->bst_copy_done_primary_slot == state_primary_slot.copy_done))
    3958:	f89d 200a 	ldrb.w	r2, [sp, #10]
            (table->bst_copy_done_primary_slot == BOOT_FLAG_ANY ||
    395c:	4293      	cmp	r3, r2
    395e:	d1df      	bne.n	3920 <swap_status_source+0xa4>
            source = table->bst_status_source;
    3960:	4b12      	ldr	r3, [pc, #72]	; (39ac <swap_status_source+0x130>)
    3962:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    3966:	78e5      	ldrb	r5, [r4, #3]
            BOOT_LOG_INF("Boot source: %s",
    3968:	2d00      	cmp	r5, #0
    396a:	d0d2      	beq.n	3912 <swap_status_source+0x96>
    396c:	2d01      	cmp	r5, #1
    396e:	d0d5      	beq.n	391c <swap_status_source+0xa0>
    3970:	2d02      	cmp	r5, #2
    3972:	d0cc      	beq.n	390e <swap_status_source+0x92>
    3974:	490e      	ldr	r1, [pc, #56]	; (39b0 <swap_status_source+0x134>)
    3976:	e7cd      	b.n	3914 <swap_status_source+0x98>
    BOOT_LOG_INF("Boot source: none");
    3978:	480e      	ldr	r0, [pc, #56]	; (39b4 <swap_status_source+0x138>)
    397a:	f000 fcef 	bl	435c <puts>
}
    397e:	4628      	mov	r0, r5
    3980:	b007      	add	sp, #28
    3982:	bd30      	pop	{r4, r5, pc}
    3984:	00005868 	.word	0x00005868
    3988:	0000589c 	.word	0x0000589c
    398c:	000058ac 	.word	0x000058ac
    3990:	000058f0 	.word	0x000058f0
    3994:	00005874 	.word	0x00005874
    3998:	0000586c 	.word	0x0000586c
    399c:	0000588c 	.word	0x0000588c
    39a0:	00005884 	.word	0x00005884
    39a4:	000058f8 	.word	0x000058f8
    39a8:	0000587c 	.word	0x0000587c
    39ac:	00005834 	.word	0x00005834
    39b0:	000055fc 	.word	0x000055fc
    39b4:	00005910 	.word	0x00005910

000039b8 <swap_run>:

void
swap_run(struct boot_loader_state *state, struct boot_status *bs,
         uint32_t copy_size)
{
    39b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    39ba:	b083      	sub	sp, #12
    39bc:	4605      	mov	r5, r0
    39be:	460e      	mov	r6, r1
    uint32_t swap_idx;
    int last_idx_secondary_slot;
    uint32_t primary_slot_size;
    uint32_t secondary_slot_size;
    primary_slot_size = 0;
    secondary_slot_size = 0;
    39c0:	2000      	movs	r0, #0
    primary_slot_size = 0;
    39c2:	4603      	mov	r3, r0
    last_sector_idx = 0;
    39c4:	4601      	mov	r1, r0
    39c6:	e000      	b.n	39ca <swap_run+0x12>
        if (primary_slot_size >= copy_size &&
                secondary_slot_size >= copy_size &&
                primary_slot_size == secondary_slot_size) {
            break;
        }
        last_sector_idx++;
    39c8:	3101      	adds	r1, #1
        if ((primary_slot_size < copy_size) ||
    39ca:	4293      	cmp	r3, r2
    39cc:	d301      	bcc.n	39d2 <swap_run+0x1a>
    39ce:	4283      	cmp	r3, r0
    39d0:	d207      	bcs.n	39e2 <swap_run+0x2a>
    39d2:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    39d4:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
    39d8:	ea4f 078c 	mov.w	r7, ip, lsl #2
    39dc:	443c      	add	r4, r7
    39de:	68a4      	ldr	r4, [r4, #8]
           primary_slot_size += boot_img_sector_size(state,
    39e0:	4423      	add	r3, r4
        if ((secondary_slot_size < copy_size) ||
    39e2:	4290      	cmp	r0, r2
    39e4:	d301      	bcc.n	39ea <swap_run+0x32>
    39e6:	4283      	cmp	r3, r0
    39e8:	d907      	bls.n	39fa <swap_run+0x42>
    39ea:	6d2c      	ldr	r4, [r5, #80]	; 0x50
    39ec:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
    39f0:	ea4f 078c 	mov.w	r7, ip, lsl #2
    39f4:	443c      	add	r4, r7
    39f6:	68a4      	ldr	r4, [r4, #8]
           secondary_slot_size += boot_img_sector_size(state,
    39f8:	4420      	add	r0, r4
        if (primary_slot_size >= copy_size &&
    39fa:	4293      	cmp	r3, r2
    39fc:	d3e4      	bcc.n	39c8 <swap_run+0x10>
    39fe:	4290      	cmp	r0, r2
    3a00:	d3e2      	bcc.n	39c8 <swap_run+0x10>
                secondary_slot_size >= copy_size &&
    3a02:	4283      	cmp	r3, r0
    3a04:	d1e0      	bne.n	39c8 <swap_run+0x10>
        last_idx_secondary_slot++;
    }

    swap_idx = 0;
    3a06:	2400      	movs	r4, #0
    3a08:	e002      	b.n	3a10 <swap_run+0x58>
        sz = boot_copy_sz(state, last_sector_idx, &first_sector_idx);
        if (swap_idx >= (bs->idx - BOOT_STATUS_IDX_0)) {
            boot_swap_sectors(first_sector_idx, sz, state, bs);
        }

        last_sector_idx = first_sector_idx - 1;
    3a0a:	9901      	ldr	r1, [sp, #4]
    3a0c:	3901      	subs	r1, #1
        swap_idx++;
    3a0e:	3401      	adds	r4, #1
    while (last_sector_idx >= 0) {
    3a10:	2900      	cmp	r1, #0
    3a12:	db0e      	blt.n	3a32 <swap_run+0x7a>
        sz = boot_copy_sz(state, last_sector_idx, &first_sector_idx);
    3a14:	aa01      	add	r2, sp, #4
    3a16:	4628      	mov	r0, r5
    3a18:	f7ff fc79 	bl	330e <boot_copy_sz>
        if (swap_idx >= (bs->idx - BOOT_STATUS_IDX_0)) {
    3a1c:	6833      	ldr	r3, [r6, #0]
    3a1e:	3b01      	subs	r3, #1
    3a20:	42a3      	cmp	r3, r4
    3a22:	d8f2      	bhi.n	3a0a <swap_run+0x52>
            boot_swap_sectors(first_sector_idx, sz, state, bs);
    3a24:	4633      	mov	r3, r6
    3a26:	462a      	mov	r2, r5
    3a28:	4601      	mov	r1, r0
    3a2a:	9801      	ldr	r0, [sp, #4]
    3a2c:	f7ff fc86 	bl	333c <boot_swap_sectors>
    3a30:	e7eb      	b.n	3a0a <swap_run+0x52>
    }

}
    3a32:	b003      	add	sp, #12
    3a34:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003a36 <bootutil_img_hash>:
static int
bootutil_img_hash(struct enc_key_data *enc_state, int image_index,
                  struct image_header *hdr, const struct flash_area *fap,
                  uint8_t *tmp_buf, uint32_t tmp_buf_sz, uint8_t *hash_result,
                  uint8_t *seed, int seed_len)
{
    3a36:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3a3a:	b09d      	sub	sp, #116	; 0x74
    3a3c:	4615      	mov	r5, r2
    3a3e:	4699      	mov	r9, r3
    3a40:	9f24      	ldr	r7, [sp, #144]	; 0x90
    3a42:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    3a46:	9c27      	ldr	r4, [sp, #156]	; 0x9c
#ifdef MCUBOOT_USE_MBED_TLS
typedef mbedtls_sha256_context bootutil_sha256_context;

static inline void bootutil_sha256_init(bootutil_sha256_context *ctx)
{
    mbedtls_sha256_init(ctx);
    3a48:	a801      	add	r0, sp, #4
    3a4a:	f000 f95a 	bl	3d02 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    3a4e:	2100      	movs	r1, #0
    3a50:	a801      	add	r0, sp, #4
    3a52:	f000 f95d 	bl	3d10 <mbedtls_sha256_starts_ret>

    bootutil_sha256_init(&sha256_ctx);

    /* in some cases (split image) the hash is seeded with data from
     * the loader image */
    if (seed && (seed_len > 0)) {
    3a56:	b114      	cbz	r4, 3a5e <bootutil_img_hash+0x28>
    3a58:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    3a5a:	2b00      	cmp	r3, #0
    3a5c:	dc06      	bgt.n	3a6c <bootutil_img_hash+0x36>
        bootutil_sha256_update(&sha256_ctx, seed, seed_len);
    }

    /* Hash is computed over image header and image itself. */
    size = hdr_size = hdr->ih_hdr_size;
    3a5e:	892b      	ldrh	r3, [r5, #8]
    size += hdr->ih_img_size;
    3a60:	68ee      	ldr	r6, [r5, #12]
    3a62:	4433      	add	r3, r6
    tlv_off = size;

    /* If protected TLVs are present they are also hashed. */
    size += hdr->ih_protect_tlv_size;
    3a64:	896e      	ldrh	r6, [r5, #10]
    3a66:	441e      	add	r6, r3

    for (off = 0; off < size; off += blk_sz) {
    3a68:	2500      	movs	r5, #0
    3a6a:	e013      	b.n	3a94 <bootutil_img_hash+0x5e>

static inline void bootutil_sha256_update(bootutil_sha256_context *ctx,
                                          const void *data,
                                          uint32_t data_len)
{
    (void)mbedtls_sha256_update_ret(ctx, data, data_len);
    3a6c:	461a      	mov	r2, r3
    3a6e:	4621      	mov	r1, r4
    3a70:	a801      	add	r0, sp, #4
    3a72:	f000 fa33 	bl	3edc <mbedtls_sha256_update_ret>
    3a76:	e7f2      	b.n	3a5e <bootutil_img_hash+0x28>
        if ((off < tlv_off) && ((off + blk_sz) > tlv_off)) {
            /* read only up to the end of the image payload */
            blk_sz = tlv_off - off;
        }
#endif
        rc = flash_area_read(fap, off, tmp_buf, blk_sz);
    3a78:	4623      	mov	r3, r4
    3a7a:	463a      	mov	r2, r7
    3a7c:	4629      	mov	r1, r5
    3a7e:	4648      	mov	r0, r9
    3a80:	f001 f8a2 	bl	4bc8 <flash_area_read>
        if (rc) {
    3a84:	4603      	mov	r3, r0
    3a86:	b988      	cbnz	r0, 3aac <bootutil_img_hash+0x76>
    3a88:	4622      	mov	r2, r4
    3a8a:	4639      	mov	r1, r7
    3a8c:	a801      	add	r0, sp, #4
    3a8e:	f000 fa25 	bl	3edc <mbedtls_sha256_update_ret>
    for (off = 0; off < size; off += blk_sz) {
    3a92:	4425      	add	r5, r4
    3a94:	42b5      	cmp	r5, r6
    3a96:	d204      	bcs.n	3aa2 <bootutil_img_hash+0x6c>
        blk_sz = size - off;
    3a98:	1b74      	subs	r4, r6, r5
        if (blk_sz > tmp_buf_sz) {
    3a9a:	4544      	cmp	r4, r8
    3a9c:	d9ec      	bls.n	3a78 <bootutil_img_hash+0x42>
            blk_sz = tmp_buf_sz;
    3a9e:	4644      	mov	r4, r8
    3aa0:	e7ea      	b.n	3a78 <bootutil_img_hash+0x42>
}

static inline void bootutil_sha256_finish(bootutil_sha256_context *ctx,
                                          uint8_t *output)
{
    (void)mbedtls_sha256_finish_ret(ctx, output);
    3aa2:	9926      	ldr	r1, [sp, #152]	; 0x98
    3aa4:	a801      	add	r0, sp, #4
    3aa6:	f000 fa5c 	bl	3f62 <mbedtls_sha256_finish_ret>
#endif
        bootutil_sha256_update(&sha256_ctx, tmp_buf, blk_sz);
    }
    bootutil_sha256_finish(&sha256_ctx, hash_result);

    return 0;
    3aaa:	2300      	movs	r3, #0
}
    3aac:	4618      	mov	r0, r3
    3aae:	b01d      	add	sp, #116	; 0x74
    3ab0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00003ab4 <bootutil_img_validate>:
int
bootutil_img_validate(struct enc_key_data *enc_state, int image_index,
                      struct image_header *hdr, const struct flash_area *fap,
                      uint8_t *tmp_buf, uint32_t tmp_buf_sz, uint8_t *seed,
                      int seed_len, uint8_t *out_hash)
{
    3ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ab6:	b09f      	sub	sp, #124	; 0x7c
    3ab8:	4617      	mov	r7, r2
    3aba:	461e      	mov	r6, r3
    3abc:	9d28      	ldr	r5, [sp, #160]	; 0xa0
    struct image_tlv_iter it;
    uint8_t buf[SIG_BUF_SIZE];
    uint8_t hash[32];
    int rc;

    rc = bootutil_img_hash(enc_state, image_index, hdr, fap, tmp_buf,
    3abe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    3ac0:	9404      	str	r4, [sp, #16]
    3ac2:	9c26      	ldr	r4, [sp, #152]	; 0x98
    3ac4:	9403      	str	r4, [sp, #12]
    3ac6:	ac06      	add	r4, sp, #24
    3ac8:	9402      	str	r4, [sp, #8]
    3aca:	9c25      	ldr	r4, [sp, #148]	; 0x94
    3acc:	9401      	str	r4, [sp, #4]
    3ace:	9c24      	ldr	r4, [sp, #144]	; 0x90
    3ad0:	9400      	str	r4, [sp, #0]
    3ad2:	f7ff ffb0 	bl	3a36 <bootutil_img_hash>
            tmp_buf_sz, hash, seed, seed_len);
    if (rc) {
    3ad6:	4604      	mov	r4, r0
    3ad8:	2800      	cmp	r0, #0
    3ada:	d140      	bne.n	3b5e <bootutil_img_validate+0xaa>
        return rc;
    }

    if (out_hash) {
    3adc:	b155      	cbz	r5, 3af4 <bootutil_img_validate+0x40>
        memcpy(out_hash, hash, 32);
    3ade:	ac06      	add	r4, sp, #24
    3ae0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    3ae2:	6028      	str	r0, [r5, #0]
    3ae4:	6069      	str	r1, [r5, #4]
    3ae6:	60aa      	str	r2, [r5, #8]
    3ae8:	60eb      	str	r3, [r5, #12]
    3aea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    3aec:	6128      	str	r0, [r5, #16]
    3aee:	6169      	str	r1, [r5, #20]
    3af0:	61aa      	str	r2, [r5, #24]
    3af2:	61eb      	str	r3, [r5, #28]
    }

    rc = bootutil_tlv_iter_begin(&it, hdr, fap, IMAGE_TLV_ANY, false);
    3af4:	2300      	movs	r3, #0
    3af6:	9300      	str	r3, [sp, #0]
    3af8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3afc:	4632      	mov	r2, r6
    3afe:	4639      	mov	r1, r7
    3b00:	a816      	add	r0, sp, #88	; 0x58
    3b02:	f000 f834 	bl	3b6e <bootutil_tlv_iter_begin>
    if (rc) {
    3b06:	4604      	mov	r4, r0
    3b08:	bb48      	cbnz	r0, 3b5e <bootutil_img_validate+0xaa>
    int sha256_valid = 0;
    3b0a:	4605      	mov	r5, r0
    /*
     * Traverse through all of the TLVs, performing any checks we know
     * and are able to do.
     */
    while (true) {
        rc = bootutil_tlv_iter_next(&it, &off, &len, &type);
    3b0c:	ab1c      	add	r3, sp, #112	; 0x70
    3b0e:	f10d 0272 	add.w	r2, sp, #114	; 0x72
    3b12:	a91d      	add	r1, sp, #116	; 0x74
    3b14:	a816      	add	r0, sp, #88	; 0x58
    3b16:	f000 f88f 	bl	3c38 <bootutil_tlv_iter_next>
        if (rc < 0) {
    3b1a:	2800      	cmp	r0, #0
    3b1c:	db1d      	blt.n	3b5a <bootutil_img_validate+0xa6>
            return -1;
        } else if (rc > 0) {
    3b1e:	dc18      	bgt.n	3b52 <bootutil_img_validate+0x9e>
            break;
        }

        if (type == IMAGE_TLV_SHA256) {
    3b20:	f8bd 3070 	ldrh.w	r3, [sp, #112]	; 0x70
    3b24:	2b10      	cmp	r3, #16
    3b26:	d1f1      	bne.n	3b0c <bootutil_img_validate+0x58>
            /*
             * Verify the SHA256 image hash.  This must always be
             * present.
             */
            if (len != sizeof(hash)) {
    3b28:	f8bd 3072 	ldrh.w	r3, [sp, #114]	; 0x72
    3b2c:	2b20      	cmp	r3, #32
    3b2e:	d119      	bne.n	3b64 <bootutil_img_validate+0xb0>
                return -1;
            }
            rc = flash_area_read(fap, off, buf, sizeof hash);
    3b30:	aa0e      	add	r2, sp, #56	; 0x38
    3b32:	991d      	ldr	r1, [sp, #116]	; 0x74
    3b34:	4630      	mov	r0, r6
    3b36:	f001 f847 	bl	4bc8 <flash_area_read>
            if (rc) {
    3b3a:	b9b0      	cbnz	r0, 3b6a <bootutil_img_validate+0xb6>
                return rc;
            }
            if (memcmp(hash, buf, sizeof(hash))) {
    3b3c:	2220      	movs	r2, #32
    3b3e:	a90e      	add	r1, sp, #56	; 0x38
    3b40:	a806      	add	r0, sp, #24
    3b42:	f7fe f84c 	bl	1bde <memcmp>
                return -1;
            }

            sha256_valid = 1;
    3b46:	2501      	movs	r5, #1
            if (memcmp(hash, buf, sizeof(hash))) {
    3b48:	2800      	cmp	r0, #0
    3b4a:	d0df      	beq.n	3b0c <bootutil_img_validate+0x58>
                return -1;
    3b4c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    3b50:	e005      	b.n	3b5e <bootutil_img_validate+0xaa>
            key_id = -1;
#endif
        }
    }

    if (!sha256_valid) {
    3b52:	b925      	cbnz	r5, 3b5e <bootutil_img_validate+0xaa>
        return -1;
    3b54:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    3b58:	e001      	b.n	3b5e <bootutil_img_validate+0xaa>
            return -1;
    3b5a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
        return -1;
    }
#endif

    return 0;
}
    3b5e:	4620      	mov	r0, r4
    3b60:	b01f      	add	sp, #124	; 0x7c
    3b62:	bdf0      	pop	{r4, r5, r6, r7, pc}
                return -1;
    3b64:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    3b68:	e7f9      	b.n	3b5e <bootutil_img_validate+0xaa>
                return rc;
    3b6a:	4604      	mov	r4, r0
    3b6c:	e7f7      	b.n	3b5e <bootutil_img_validate+0xaa>

00003b6e <bootutil_tlv_iter_begin>:
 *          -1 on errors
 */
int
bootutil_tlv_iter_begin(struct image_tlv_iter *it, const struct image_header *hdr,
                        const struct flash_area *fap, uint16_t type, bool prot)
{
    3b6e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3b72:	b083      	sub	sp, #12
    uint32_t off_;
    struct image_tlv_info info;

    if (it == NULL || hdr == NULL || fap == NULL) {
    3b74:	2800      	cmp	r0, #0
    3b76:	d04a      	beq.n	3c0e <bootutil_tlv_iter_begin+0xa0>
    3b78:	4605      	mov	r5, r0
    3b7a:	2900      	cmp	r1, #0
    3b7c:	d04a      	beq.n	3c14 <bootutil_tlv_iter_begin+0xa6>
    3b7e:	2a00      	cmp	r2, #0
    3b80:	d04b      	beq.n	3c1a <bootutil_tlv_iter_begin+0xac>
    3b82:	4699      	mov	r9, r3
    3b84:	4617      	mov	r7, r2
    3b86:	460c      	mov	r4, r1
        return -1;
    }

    off_ = BOOT_TLV_OFF(hdr);
    3b88:	890e      	ldrh	r6, [r1, #8]
    3b8a:	68cb      	ldr	r3, [r1, #12]
    3b8c:	441e      	add	r6, r3
    if (flash_area_read(fap, off_, &info, sizeof(info))) {
    3b8e:	2304      	movs	r3, #4
    3b90:	eb0d 0203 	add.w	r2, sp, r3
    3b94:	4631      	mov	r1, r6
    3b96:	4638      	mov	r0, r7
    3b98:	f001 f816 	bl	4bc8 <flash_area_read>
    3b9c:	4680      	mov	r8, r0
    3b9e:	2800      	cmp	r0, #0
    3ba0:	d13e      	bne.n	3c20 <bootutil_tlv_iter_begin+0xb2>
        return -1;
    }

    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    3ba2:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    3ba6:	f646 1308 	movw	r3, #26888	; 0x6908
    3baa:	429a      	cmp	r2, r3
    3bac:	d01e      	beq.n	3bec <bootutil_tlv_iter_begin+0x7e>
        }

        if (flash_area_read(fap, off_ + info.it_tlv_tot, &info, sizeof(info))) {
            return -1;
        }
    } else if (hdr->ih_protect_tlv_size != 0) {
    3bae:	8963      	ldrh	r3, [r4, #10]
    3bb0:	2b00      	cmp	r3, #0
    3bb2:	d13b      	bne.n	3c2c <bootutil_tlv_iter_begin+0xbe>
        return -1;
    }

    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    3bb4:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    3bb8:	f646 1307 	movw	r3, #26887	; 0x6907
    3bbc:	429a      	cmp	r2, r3
    3bbe:	d138      	bne.n	3c32 <bootutil_tlv_iter_begin+0xc4>
        return -1;
    }

    it->hdr = hdr;
    3bc0:	602c      	str	r4, [r5, #0]
    it->fap = fap;
    3bc2:	606f      	str	r7, [r5, #4]
    it->type = type;
    3bc4:	f8a5 9008 	strh.w	r9, [r5, #8]
    it->prot = prot;
    3bc8:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    3bcc:	72ab      	strb	r3, [r5, #10]
    it->prot_end = off_ + it->hdr->ih_protect_tlv_size;
    3bce:	8963      	ldrh	r3, [r4, #10]
    3bd0:	4433      	add	r3, r6
    3bd2:	60eb      	str	r3, [r5, #12]
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    3bd4:	8963      	ldrh	r3, [r4, #10]
    3bd6:	4433      	add	r3, r6
    3bd8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    3bdc:	4413      	add	r3, r2
    3bde:	616b      	str	r3, [r5, #20]
    // position on first TLV
    it->tlv_off = off_ + sizeof(info);
    3be0:	3604      	adds	r6, #4
    3be2:	612e      	str	r6, [r5, #16]
    return 0;
}
    3be4:	4640      	mov	r0, r8
    3be6:	b003      	add	sp, #12
    3be8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (hdr->ih_protect_tlv_size != info.it_tlv_tot) {
    3bec:	8963      	ldrh	r3, [r4, #10]
    3bee:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    3bf2:	428b      	cmp	r3, r1
    3bf4:	d117      	bne.n	3c26 <bootutil_tlv_iter_begin+0xb8>
        if (flash_area_read(fap, off_ + info.it_tlv_tot, &info, sizeof(info))) {
    3bf6:	2304      	movs	r3, #4
    3bf8:	eb0d 0203 	add.w	r2, sp, r3
    3bfc:	4431      	add	r1, r6
    3bfe:	4638      	mov	r0, r7
    3c00:	f000 ffe2 	bl	4bc8 <flash_area_read>
    3c04:	2800      	cmp	r0, #0
    3c06:	d0d5      	beq.n	3bb4 <bootutil_tlv_iter_begin+0x46>
            return -1;
    3c08:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3c0c:	e7ea      	b.n	3be4 <bootutil_tlv_iter_begin+0x76>
        return -1;
    3c0e:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3c12:	e7e7      	b.n	3be4 <bootutil_tlv_iter_begin+0x76>
    3c14:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3c18:	e7e4      	b.n	3be4 <bootutil_tlv_iter_begin+0x76>
    3c1a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3c1e:	e7e1      	b.n	3be4 <bootutil_tlv_iter_begin+0x76>
        return -1;
    3c20:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3c24:	e7de      	b.n	3be4 <bootutil_tlv_iter_begin+0x76>
            return -1;
    3c26:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3c2a:	e7db      	b.n	3be4 <bootutil_tlv_iter_begin+0x76>
        return -1;
    3c2c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3c30:	e7d8      	b.n	3be4 <bootutil_tlv_iter_begin+0x76>
        return -1;
    3c32:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3c36:	e7d5      	b.n	3be4 <bootutil_tlv_iter_begin+0x76>

00003c38 <bootutil_tlv_iter_next>:
                       uint16_t *type)
{
    struct image_tlv tlv;
    int rc;

    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    3c38:	2800      	cmp	r0, #0
    3c3a:	d04d      	beq.n	3cd8 <bootutil_tlv_iter_next+0xa0>
{
    3c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c3e:	b083      	sub	sp, #12
    3c40:	4604      	mov	r4, r0
    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    3c42:	6800      	ldr	r0, [r0, #0]
    3c44:	2800      	cmp	r0, #0
    3c46:	d04b      	beq.n	3ce0 <bootutil_tlv_iter_next+0xa8>
    3c48:	461d      	mov	r5, r3
    3c4a:	4616      	mov	r6, r2
    3c4c:	460f      	mov	r7, r1
    3c4e:	6863      	ldr	r3, [r4, #4]
    3c50:	bb0b      	cbnz	r3, 3c96 <bootutil_tlv_iter_next+0x5e>
        return -1;
    3c52:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    3c56:	e03a      	b.n	3cce <bootutil_tlv_iter_next+0x96>
    while (it->tlv_off < it->tlv_end) {
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
            it->tlv_off += sizeof(struct image_tlv_info);
        }

        rc = flash_area_read(it->fap, it->tlv_off, &tlv, sizeof tlv);
    3c58:	2304      	movs	r3, #4
    3c5a:	eb0d 0203 	add.w	r2, sp, r3
    3c5e:	6921      	ldr	r1, [r4, #16]
    3c60:	6860      	ldr	r0, [r4, #4]
    3c62:	f000 ffb1 	bl	4bc8 <flash_area_read>
        if (rc) {
    3c66:	4601      	mov	r1, r0
    3c68:	2800      	cmp	r0, #0
    3c6a:	d13c      	bne.n	3ce6 <bootutil_tlv_iter_next+0xae>
            return -1;
        }

        /* No more TLVs in the protected area */
        if (it->prot && it->tlv_off >= it->prot_end) {
    3c6c:	7aa3      	ldrb	r3, [r4, #10]
    3c6e:	b11b      	cbz	r3, 3c78 <bootutil_tlv_iter_next+0x40>
    3c70:	6922      	ldr	r2, [r4, #16]
    3c72:	68e3      	ldr	r3, [r4, #12]
    3c74:	429a      	cmp	r2, r3
    3c76:	d239      	bcs.n	3cec <bootutil_tlv_iter_next+0xb4>
            return 1;
        }

        if (it->type == IMAGE_TLV_ANY || tlv.it_type == it->type) {
    3c78:	8923      	ldrh	r3, [r4, #8]
    3c7a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    3c7e:	4293      	cmp	r3, r2
    3c80:	d017      	beq.n	3cb2 <bootutil_tlv_iter_next+0x7a>
    3c82:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    3c86:	4293      	cmp	r3, r2
    3c88:	d013      	beq.n	3cb2 <bootutil_tlv_iter_next+0x7a>
            *len = tlv.it_len;
            it->tlv_off += sizeof(tlv) + tlv.it_len;
            return 0;
        }

        it->tlv_off += sizeof(tlv) + tlv.it_len;
    3c8a:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    3c8e:	6923      	ldr	r3, [r4, #16]
    3c90:	4418      	add	r0, r3
    3c92:	3004      	adds	r0, #4
    3c94:	6120      	str	r0, [r4, #16]
    while (it->tlv_off < it->tlv_end) {
    3c96:	6920      	ldr	r0, [r4, #16]
    3c98:	6963      	ldr	r3, [r4, #20]
    3c9a:	4298      	cmp	r0, r3
    3c9c:	d21a      	bcs.n	3cd4 <bootutil_tlv_iter_next+0x9c>
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
    3c9e:	6823      	ldr	r3, [r4, #0]
    3ca0:	895b      	ldrh	r3, [r3, #10]
    3ca2:	2b00      	cmp	r3, #0
    3ca4:	d0d8      	beq.n	3c58 <bootutil_tlv_iter_next+0x20>
    3ca6:	68e3      	ldr	r3, [r4, #12]
    3ca8:	4283      	cmp	r3, r0
    3caa:	d1d5      	bne.n	3c58 <bootutil_tlv_iter_next+0x20>
            it->tlv_off += sizeof(struct image_tlv_info);
    3cac:	3004      	adds	r0, #4
    3cae:	6120      	str	r0, [r4, #16]
    3cb0:	e7d2      	b.n	3c58 <bootutil_tlv_iter_next+0x20>
            if (type != NULL) {
    3cb2:	b115      	cbz	r5, 3cba <bootutil_tlv_iter_next+0x82>
                *type = tlv.it_type;
    3cb4:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    3cb8:	802b      	strh	r3, [r5, #0]
            *off = it->tlv_off + sizeof(tlv);
    3cba:	6923      	ldr	r3, [r4, #16]
    3cbc:	3304      	adds	r3, #4
    3cbe:	603b      	str	r3, [r7, #0]
            *len = tlv.it_len;
    3cc0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    3cc4:	8033      	strh	r3, [r6, #0]
            it->tlv_off += sizeof(tlv) + tlv.it_len;
    3cc6:	6922      	ldr	r2, [r4, #16]
    3cc8:	4413      	add	r3, r2
    3cca:	3304      	adds	r3, #4
    3ccc:	6123      	str	r3, [r4, #16]
    }

    return 1;
}
    3cce:	4608      	mov	r0, r1
    3cd0:	b003      	add	sp, #12
    3cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 1;
    3cd4:	2101      	movs	r1, #1
    3cd6:	e7fa      	b.n	3cce <bootutil_tlv_iter_next+0x96>
        return -1;
    3cd8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
}
    3cdc:	4608      	mov	r0, r1
    3cde:	4770      	bx	lr
        return -1;
    3ce0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    3ce4:	e7f3      	b.n	3cce <bootutil_tlv_iter_next+0x96>
            return -1;
    3ce6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    3cea:	e7f0      	b.n	3cce <bootutil_tlv_iter_next+0x96>
            return 1;
    3cec:	2101      	movs	r1, #1
    3cee:	e7ee      	b.n	3cce <bootutil_tlv_iter_next+0x96>

00003cf0 <flash_area_id_from_multi_image_slot>:
#include <flash_map/flash_map.h>
#include <flash_map_backend/flash_map_backend.h>

int flash_area_id_from_multi_image_slot(int image_index, int slot)
{
    switch (slot) {
    3cf0:	b119      	cbz	r1, 3cfa <flash_area_id_from_multi_image_slot+0xa>
    3cf2:	2901      	cmp	r1, #1
    3cf4:	d003      	beq.n	3cfe <flash_area_id_from_multi_image_slot+0xe>
    case 1: return FLASH_AREA_IMAGE_SECONDARY(image_index);
#if MCUBOOT_SWAP_USING_SCRATCH
    case 2: return FLASH_AREA_IMAGE_SCRATCH;
#endif
    }
    return 255;
    3cf6:	20ff      	movs	r0, #255	; 0xff
    3cf8:	4770      	bx	lr
    case 0: return FLASH_AREA_IMAGE_PRIMARY(image_index);
    3cfa:	2001      	movs	r0, #1
    3cfc:	4770      	bx	lr
    case 1: return FLASH_AREA_IMAGE_SECONDARY(image_index);
    3cfe:	2002      	movs	r0, #2
}
    3d00:	4770      	bx	lr

00003d02 <mbedtls_sha256_init>:
    (b)[(i) + 3] = (unsigned char) ( (n)       );       \
} while( 0 )
#endif

void mbedtls_sha256_init( mbedtls_sha256_context *ctx )
{
    3d02:	b508      	push	{r3, lr}
    SHA256_VALIDATE( ctx != NULL );

    memset( ctx, 0, sizeof( mbedtls_sha256_context ) );
    3d04:	226c      	movs	r2, #108	; 0x6c
    3d06:	2100      	movs	r1, #0
    3d08:	f7fd ff9a 	bl	1c40 <memset>
}
    3d0c:	bd08      	pop	{r3, pc}
	...

00003d10 <mbedtls_sha256_starts_ret>:
int mbedtls_sha256_starts_ret( mbedtls_sha256_context *ctx, int is224 )
{
    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( is224 == 0 || is224 == 1 );

    ctx->total[0] = 0;
    3d10:	2300      	movs	r3, #0
    3d12:	6003      	str	r3, [r0, #0]
    ctx->total[1] = 0;
    3d14:	6043      	str	r3, [r0, #4]

    if( is224 == 0 )
    3d16:	460b      	mov	r3, r1
    3d18:	b1e1      	cbz	r1, 3d54 <mbedtls_sha256_starts_ret+0x44>
        ctx->state[7] = 0x5BE0CD19;
    }
    else
    {
        /* SHA-224 */
        ctx->state[0] = 0xC1059ED8;
    3d1a:	4a19      	ldr	r2, [pc, #100]	; (3d80 <mbedtls_sha256_starts_ret+0x70>)
    3d1c:	6082      	str	r2, [r0, #8]
        ctx->state[1] = 0x367CD507;
    3d1e:	4a19      	ldr	r2, [pc, #100]	; (3d84 <mbedtls_sha256_starts_ret+0x74>)
    3d20:	60c2      	str	r2, [r0, #12]
        ctx->state[2] = 0x3070DD17;
    3d22:	f102 4279 	add.w	r2, r2, #4177526784	; 0xf9000000
    3d26:	f502 0274 	add.w	r2, r2, #15990784	; 0xf40000
    3d2a:	f502 6201 	add.w	r2, r2, #2064	; 0x810
    3d2e:	6102      	str	r2, [r0, #16]
        ctx->state[3] = 0xF70E5939;
    3d30:	4a15      	ldr	r2, [pc, #84]	; (3d88 <mbedtls_sha256_starts_ret+0x78>)
    3d32:	6142      	str	r2, [r0, #20]
        ctx->state[4] = 0xFFC00B31;
    3d34:	4a15      	ldr	r2, [pc, #84]	; (3d8c <mbedtls_sha256_starts_ret+0x7c>)
    3d36:	6182      	str	r2, [r0, #24]
        ctx->state[5] = 0x68581511;
    3d38:	f102 42d1 	add.w	r2, r2, #1753219072	; 0x68800000
    3d3c:	f502 12c0 	add.w	r2, r2, #1572864	; 0x180000
    3d40:	f502 621e 	add.w	r2, r2, #2528	; 0x9e0
    3d44:	61c2      	str	r2, [r0, #28]
        ctx->state[6] = 0x64F98FA7;
    3d46:	4a12      	ldr	r2, [pc, #72]	; (3d90 <mbedtls_sha256_starts_ret+0x80>)
    3d48:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0xBEFA4FA4;
    3d4a:	4a12      	ldr	r2, [pc, #72]	; (3d94 <mbedtls_sha256_starts_ret+0x84>)
    3d4c:	6242      	str	r2, [r0, #36]	; 0x24
    }

    ctx->is224 = is224;
    3d4e:	6683      	str	r3, [r0, #104]	; 0x68

    return( 0 );
}
    3d50:	2000      	movs	r0, #0
    3d52:	4770      	bx	lr
        ctx->state[0] = 0x6A09E667;
    3d54:	4a10      	ldr	r2, [pc, #64]	; (3d98 <mbedtls_sha256_starts_ret+0x88>)
    3d56:	6082      	str	r2, [r0, #8]
        ctx->state[1] = 0xBB67AE85;
    3d58:	4a10      	ldr	r2, [pc, #64]	; (3d9c <mbedtls_sha256_starts_ret+0x8c>)
    3d5a:	60c2      	str	r2, [r0, #12]
        ctx->state[2] = 0x3C6EF372;
    3d5c:	4a10      	ldr	r2, [pc, #64]	; (3da0 <mbedtls_sha256_starts_ret+0x90>)
    3d5e:	6102      	str	r2, [r0, #16]
        ctx->state[3] = 0xA54FF53A;
    3d60:	4a10      	ldr	r2, [pc, #64]	; (3da4 <mbedtls_sha256_starts_ret+0x94>)
    3d62:	6142      	str	r2, [r0, #20]
        ctx->state[4] = 0x510E527F;
    3d64:	4a10      	ldr	r2, [pc, #64]	; (3da8 <mbedtls_sha256_starts_ret+0x98>)
    3d66:	6182      	str	r2, [r0, #24]
        ctx->state[5] = 0x9B05688C;
    3d68:	4a10      	ldr	r2, [pc, #64]	; (3dac <mbedtls_sha256_starts_ret+0x9c>)
    3d6a:	61c2      	str	r2, [r0, #28]
        ctx->state[6] = 0x1F83D9AB;
    3d6c:	4a10      	ldr	r2, [pc, #64]	; (3db0 <mbedtls_sha256_starts_ret+0xa0>)
    3d6e:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0x5BE0CD19;
    3d70:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
    3d74:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
    3d78:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
    3d7c:	6242      	str	r2, [r0, #36]	; 0x24
    3d7e:	e7e6      	b.n	3d4e <mbedtls_sha256_starts_ret+0x3e>
    3d80:	c1059ed8 	.word	0xc1059ed8
    3d84:	367cd507 	.word	0x367cd507
    3d88:	f70e5939 	.word	0xf70e5939
    3d8c:	ffc00b31 	.word	0xffc00b31
    3d90:	64f98fa7 	.word	0x64f98fa7
    3d94:	befa4fa4 	.word	0xbefa4fa4
    3d98:	6a09e667 	.word	0x6a09e667
    3d9c:	bb67ae85 	.word	0xbb67ae85
    3da0:	3c6ef372 	.word	0x3c6ef372
    3da4:	a54ff53a 	.word	0xa54ff53a
    3da8:	510e527f 	.word	0x510e527f
    3dac:	9b05688c 	.word	0x9b05688c
    3db0:	1f83d9ab 	.word	0x1f83d9ab

00003db4 <mbedtls_internal_sha256_process>:
        (d) += temp1; (h) = temp1 + temp2;              \
    } while( 0 )

int mbedtls_internal_sha256_process( mbedtls_sha256_context *ctx,
                                const unsigned char data[64] )
{
    3db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3db8:	b0c8      	sub	sp, #288	; 0x120
    unsigned int i;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( (const unsigned char *)data != NULL );

    for( i = 0; i < 8; i++ )
    3dba:	2300      	movs	r3, #0
    3dbc:	e005      	b.n	3dca <mbedtls_internal_sha256_process+0x16>
        A[i] = ctx->state[i];
    3dbe:	1c9a      	adds	r2, r3, #2
    3dc0:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    3dc4:	f84d 2023 	str.w	r2, [sp, r3, lsl #2]
    for( i = 0; i < 8; i++ )
    3dc8:	3301      	adds	r3, #1
    3dca:	2b07      	cmp	r3, #7
    3dcc:	d9f7      	bls.n	3dbe <mbedtls_internal_sha256_process+0xa>

#if defined(MBEDTLS_SHA256_SMALLER)
    for( i = 0; i < 64; i++ )
    3dce:	2200      	movs	r2, #0
    3dd0:	e04b      	b.n	3e6a <mbedtls_internal_sha256_process+0xb6>
    {
        if( i < 16 )
            GET_UINT32_BE( W[i], data, 4 * i );
    3dd2:	f811 5022 	ldrb.w	r5, [r1, r2, lsl #2]
    3dd6:	eb01 0482 	add.w	r4, r1, r2, lsl #2
    3dda:	7863      	ldrb	r3, [r4, #1]
    3ddc:	041b      	lsls	r3, r3, #16
    3dde:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
    3de2:	78a5      	ldrb	r5, [r4, #2]
    3de4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    3de8:	78e4      	ldrb	r4, [r4, #3]
    3dea:	4323      	orrs	r3, r4
    3dec:	ac08      	add	r4, sp, #32
    3dee:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
        else
            R( i );

        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], W[i], K[i] );
    3df2:	9b07      	ldr	r3, [sp, #28]
    3df4:	9c04      	ldr	r4, [sp, #16]
    3df6:	ea4f 25f4 	mov.w	r5, r4, ror #11
    3dfa:	ea85 15b4 	eor.w	r5, r5, r4, ror #6
    3dfe:	ea85 6574 	eor.w	r5, r5, r4, ror #25
    3e02:	442b      	add	r3, r5
    3e04:	9e06      	ldr	r6, [sp, #24]
    3e06:	9f05      	ldr	r7, [sp, #20]
    3e08:	ea86 0507 	eor.w	r5, r6, r7
    3e0c:	4025      	ands	r5, r4
    3e0e:	4075      	eors	r5, r6
    3e10:	442b      	add	r3, r5
    3e12:	4d31      	ldr	r5, [pc, #196]	; (3ed8 <mbedtls_internal_sha256_process+0x124>)
    3e14:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
    3e18:	442b      	add	r3, r5
    3e1a:	ad08      	add	r5, sp, #32
    3e1c:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
    3e20:	442b      	add	r3, r5
    3e22:	f8dd e000 	ldr.w	lr, [sp]
    3e26:	ea4f 3c7e 	mov.w	ip, lr, ror #13
    3e2a:	ea8c 0cbe 	eor.w	ip, ip, lr, ror #2
    3e2e:	ea8c 5cbe 	eor.w	ip, ip, lr, ror #22
    3e32:	f8dd 8004 	ldr.w	r8, [sp, #4]
    3e36:	ea0e 0508 	and.w	r5, lr, r8
    3e3a:	f8dd 9008 	ldr.w	r9, [sp, #8]
    3e3e:	ea4e 0a08 	orr.w	sl, lr, r8
    3e42:	ea09 0a0a 	and.w	sl, r9, sl
    3e46:	ea45 050a 	orr.w	r5, r5, sl
    3e4a:	44ac      	add	ip, r5
    3e4c:	9d03      	ldr	r5, [sp, #12]
    3e4e:	441d      	add	r5, r3
    3e50:	4463      	add	r3, ip

        temp1 = A[7]; A[7] = A[6]; A[6] = A[5]; A[5] = A[4]; A[4] = A[3];
    3e52:	9607      	str	r6, [sp, #28]
    3e54:	9706      	str	r7, [sp, #24]
    3e56:	9405      	str	r4, [sp, #20]
    3e58:	9504      	str	r5, [sp, #16]
        A[3] = A[2]; A[2] = A[1]; A[1] = A[0]; A[0] = temp1;
    3e5a:	f8cd 900c 	str.w	r9, [sp, #12]
    3e5e:	f8cd 8008 	str.w	r8, [sp, #8]
    3e62:	f8cd e004 	str.w	lr, [sp, #4]
    3e66:	9300      	str	r3, [sp, #0]
    for( i = 0; i < 64; i++ )
    3e68:	3201      	adds	r2, #1
    3e6a:	2a3f      	cmp	r2, #63	; 0x3f
    3e6c:	d822      	bhi.n	3eb4 <mbedtls_internal_sha256_process+0x100>
        if( i < 16 )
    3e6e:	2a0f      	cmp	r2, #15
    3e70:	d9af      	bls.n	3dd2 <mbedtls_internal_sha256_process+0x1e>
            R( i );
    3e72:	1e93      	subs	r3, r2, #2
    3e74:	ac08      	add	r4, sp, #32
    3e76:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
    3e7a:	ea4f 43f5 	mov.w	r3, r5, ror #19
    3e7e:	ea83 4375 	eor.w	r3, r3, r5, ror #17
    3e82:	ea83 2395 	eor.w	r3, r3, r5, lsr #10
    3e86:	1fd5      	subs	r5, r2, #7
    3e88:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
    3e8c:	442b      	add	r3, r5
    3e8e:	f1a2 050f 	sub.w	r5, r2, #15
    3e92:	f854 6025 	ldr.w	r6, [r4, r5, lsl #2]
    3e96:	ea4f 45b6 	mov.w	r5, r6, ror #18
    3e9a:	ea85 15f6 	eor.w	r5, r5, r6, ror #7
    3e9e:	ea85 05d6 	eor.w	r5, r5, r6, lsr #3
    3ea2:	442b      	add	r3, r5
    3ea4:	f1a2 0510 	sub.w	r5, r2, #16
    3ea8:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
    3eac:	442b      	add	r3, r5
    3eae:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
    3eb2:	e79e      	b.n	3df2 <mbedtls_internal_sha256_process+0x3e>
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
    }
#endif /* MBEDTLS_SHA256_SMALLER */

    for( i = 0; i < 8; i++ )
    3eb4:	2300      	movs	r3, #0
    3eb6:	e008      	b.n	3eca <mbedtls_internal_sha256_process+0x116>
        ctx->state[i] += A[i];
    3eb8:	f85d 4023 	ldr.w	r4, [sp, r3, lsl #2]
    3ebc:	1c99      	adds	r1, r3, #2
    3ebe:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
    3ec2:	4422      	add	r2, r4
    3ec4:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
    for( i = 0; i < 8; i++ )
    3ec8:	3301      	adds	r3, #1
    3eca:	2b07      	cmp	r3, #7
    3ecc:	d9f4      	bls.n	3eb8 <mbedtls_internal_sha256_process+0x104>

    return( 0 );
}
    3ece:	2000      	movs	r0, #0
    3ed0:	b048      	add	sp, #288	; 0x120
    3ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3ed6:	bf00      	nop
    3ed8:	00005928 	.word	0x00005928

00003edc <mbedtls_sha256_update_ret>:
 * SHA-256 process buffer
 */
int mbedtls_sha256_update_ret( mbedtls_sha256_context *ctx,
                               const unsigned char *input,
                               size_t ilen )
{
    3edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint32_t left;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( ilen == 0 || input != NULL );

    if( ilen == 0 )
    3ee0:	b3da      	cbz	r2, 3f5a <mbedtls_sha256_update_ret+0x7e>
    3ee2:	4606      	mov	r6, r0
    3ee4:	460d      	mov	r5, r1
    3ee6:	4614      	mov	r4, r2
        return( 0 );

    left = ctx->total[0] & 0x3F;
    3ee8:	6803      	ldr	r3, [r0, #0]
    3eea:	f003 073f 	and.w	r7, r3, #63	; 0x3f
    fill = 64 - left;
    3eee:	f1c7 0840 	rsb	r8, r7, #64	; 0x40

    ctx->total[0] += (uint32_t) ilen;
    3ef2:	4413      	add	r3, r2
    3ef4:	6003      	str	r3, [r0, #0]
    ctx->total[0] &= 0xFFFFFFFF;

    if( ctx->total[0] < (uint32_t) ilen )
    3ef6:	4293      	cmp	r3, r2
    3ef8:	d202      	bcs.n	3f00 <mbedtls_sha256_update_ret+0x24>
        ctx->total[1]++;
    3efa:	6843      	ldr	r3, [r0, #4]
    3efc:	3301      	adds	r3, #1
    3efe:	6043      	str	r3, [r0, #4]

    if( left && ilen >= fill )
    3f00:	b10f      	cbz	r7, 3f06 <mbedtls_sha256_update_ret+0x2a>
    3f02:	4544      	cmp	r4, r8
    3f04:	d20a      	bcs.n	3f1c <mbedtls_sha256_update_ret+0x40>
        input += fill;
        ilen  -= fill;
        left = 0;
    }

    while( ilen >= 64 )
    3f06:	2c3f      	cmp	r4, #63	; 0x3f
    3f08:	d91b      	bls.n	3f42 <mbedtls_sha256_update_ret+0x66>
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
    3f0a:	4629      	mov	r1, r5
    3f0c:	4630      	mov	r0, r6
    3f0e:	f7ff ff51 	bl	3db4 <mbedtls_internal_sha256_process>
    3f12:	4603      	mov	r3, r0
    3f14:	bb10      	cbnz	r0, 3f5c <mbedtls_sha256_update_ret+0x80>
            return( ret );

        input += 64;
    3f16:	3540      	adds	r5, #64	; 0x40
        ilen  -= 64;
    3f18:	3c40      	subs	r4, #64	; 0x40
    3f1a:	e7f4      	b.n	3f06 <mbedtls_sha256_update_ret+0x2a>
        memcpy( (void *) (ctx->buffer + left), input, fill );
    3f1c:	f106 0928 	add.w	r9, r6, #40	; 0x28
    3f20:	4642      	mov	r2, r8
    3f22:	4629      	mov	r1, r5
    3f24:	eb09 0007 	add.w	r0, r9, r7
    3f28:	f7fd fe7d 	bl	1c26 <memcpy>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    3f2c:	4649      	mov	r1, r9
    3f2e:	4630      	mov	r0, r6
    3f30:	f7ff ff40 	bl	3db4 <mbedtls_internal_sha256_process>
    3f34:	4603      	mov	r3, r0
    3f36:	b988      	cbnz	r0, 3f5c <mbedtls_sha256_update_ret+0x80>
        input += fill;
    3f38:	4445      	add	r5, r8
        ilen  -= fill;
    3f3a:	eba4 0408 	sub.w	r4, r4, r8
        left = 0;
    3f3e:	2700      	movs	r7, #0
    3f40:	e7e1      	b.n	3f06 <mbedtls_sha256_update_ret+0x2a>
    }

    if( ilen > 0 )
    3f42:	b90c      	cbnz	r4, 3f48 <mbedtls_sha256_update_ret+0x6c>
        memcpy( (void *) (ctx->buffer + left), input, ilen );

    return( 0 );
    3f44:	2300      	movs	r3, #0
    3f46:	e009      	b.n	3f5c <mbedtls_sha256_update_ret+0x80>
        memcpy( (void *) (ctx->buffer + left), input, ilen );
    3f48:	f106 0028 	add.w	r0, r6, #40	; 0x28
    3f4c:	4622      	mov	r2, r4
    3f4e:	4629      	mov	r1, r5
    3f50:	4438      	add	r0, r7
    3f52:	f7fd fe68 	bl	1c26 <memcpy>
    return( 0 );
    3f56:	2300      	movs	r3, #0
    3f58:	e000      	b.n	3f5c <mbedtls_sha256_update_ret+0x80>
        return( 0 );
    3f5a:	2300      	movs	r3, #0
}
    3f5c:	4618      	mov	r0, r3
    3f5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00003f62 <mbedtls_sha256_finish_ret>:
/*
 * SHA-256 final digest
 */
int mbedtls_sha256_finish_ret( mbedtls_sha256_context *ctx,
                               unsigned char output[32] )
{
    3f62:	b570      	push	{r4, r5, r6, lr}
    3f64:	4604      	mov	r4, r0
    3f66:	460d      	mov	r5, r1
    SHA256_VALIDATE_RET( (unsigned char *)output != NULL );

    /*
     * Add padding: 0x80 then 0x00 until 8 bytes remain for the length
     */
    used = ctx->total[0] & 0x3F;
    3f68:	6803      	ldr	r3, [r0, #0]
    3f6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f

    ctx->buffer[used++] = 0x80;
    3f6e:	1c58      	adds	r0, r3, #1
    3f70:	4423      	add	r3, r4
    3f72:	2280      	movs	r2, #128	; 0x80
    3f74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( used <= 56 )
    3f78:	2838      	cmp	r0, #56	; 0x38
    3f7a:	d87b      	bhi.n	4074 <mbedtls_sha256_finish_ret+0x112>
    {
        /* Enough room for padding + length in current block */
        memset( ctx->buffer + used, 0, 56 - used );
    3f7c:	f104 0328 	add.w	r3, r4, #40	; 0x28
    3f80:	f1c0 0238 	rsb	r2, r0, #56	; 0x38
    3f84:	2100      	movs	r1, #0
    3f86:	4418      	add	r0, r3
    3f88:	f7fd fe5a 	bl	1c40 <memset>
    }

    /*
     * Add message length
     */
    high = ( ctx->total[0] >> 29 )
    3f8c:	6822      	ldr	r2, [r4, #0]
         | ( ctx->total[1] <<  3 );
    3f8e:	6863      	ldr	r3, [r4, #4]
    3f90:	00db      	lsls	r3, r3, #3
    high = ( ctx->total[0] >> 29 )
    3f92:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    low  = ( ctx->total[0] <<  3 );
    3f96:	00d2      	lsls	r2, r2, #3

    PUT_UINT32_BE( high, ctx->buffer, 56 );
    3f98:	0e19      	lsrs	r1, r3, #24
    3f9a:	f884 1060 	strb.w	r1, [r4, #96]	; 0x60
    3f9e:	f3c3 4107 	ubfx	r1, r3, #16, #8
    3fa2:	f884 1061 	strb.w	r1, [r4, #97]	; 0x61
    3fa6:	f3c3 2107 	ubfx	r1, r3, #8, #8
    3faa:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
    3fae:	f884 3063 	strb.w	r3, [r4, #99]	; 0x63
    PUT_UINT32_BE( low,  ctx->buffer, 60 );
    3fb2:	0e13      	lsrs	r3, r2, #24
    3fb4:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    3fb8:	f3c2 4307 	ubfx	r3, r2, #16, #8
    3fbc:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
    3fc0:	f3c2 2307 	ubfx	r3, r2, #8, #8
    3fc4:	f884 3066 	strb.w	r3, [r4, #102]	; 0x66
    3fc8:	f884 2067 	strb.w	r2, [r4, #103]	; 0x67

    if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    3fcc:	f104 0128 	add.w	r1, r4, #40	; 0x28
    3fd0:	4620      	mov	r0, r4
    3fd2:	f7ff feef 	bl	3db4 <mbedtls_internal_sha256_process>
    3fd6:	4603      	mov	r3, r0
    3fd8:	2800      	cmp	r0, #0
    3fda:	d159      	bne.n	4090 <mbedtls_sha256_finish_ret+0x12e>
        return( ret );

    /*
     * Output final state
     */
    PUT_UINT32_BE( ctx->state[0], output,  0 );
    3fdc:	7ae2      	ldrb	r2, [r4, #11]
    3fde:	702a      	strb	r2, [r5, #0]
    3fe0:	7aa2      	ldrb	r2, [r4, #10]
    3fe2:	706a      	strb	r2, [r5, #1]
    3fe4:	7a62      	ldrb	r2, [r4, #9]
    3fe6:	70aa      	strb	r2, [r5, #2]
    3fe8:	7a22      	ldrb	r2, [r4, #8]
    3fea:	70ea      	strb	r2, [r5, #3]
    PUT_UINT32_BE( ctx->state[1], output,  4 );
    3fec:	7be2      	ldrb	r2, [r4, #15]
    3fee:	712a      	strb	r2, [r5, #4]
    3ff0:	7ba2      	ldrb	r2, [r4, #14]
    3ff2:	716a      	strb	r2, [r5, #5]
    3ff4:	7b62      	ldrb	r2, [r4, #13]
    3ff6:	71aa      	strb	r2, [r5, #6]
    3ff8:	7b22      	ldrb	r2, [r4, #12]
    3ffa:	71ea      	strb	r2, [r5, #7]
    PUT_UINT32_BE( ctx->state[2], output,  8 );
    3ffc:	7ce2      	ldrb	r2, [r4, #19]
    3ffe:	722a      	strb	r2, [r5, #8]
    4000:	7ca2      	ldrb	r2, [r4, #18]
    4002:	726a      	strb	r2, [r5, #9]
    4004:	7c62      	ldrb	r2, [r4, #17]
    4006:	72aa      	strb	r2, [r5, #10]
    4008:	7c22      	ldrb	r2, [r4, #16]
    400a:	72ea      	strb	r2, [r5, #11]
    PUT_UINT32_BE( ctx->state[3], output, 12 );
    400c:	7de2      	ldrb	r2, [r4, #23]
    400e:	732a      	strb	r2, [r5, #12]
    4010:	7da2      	ldrb	r2, [r4, #22]
    4012:	736a      	strb	r2, [r5, #13]
    4014:	7d62      	ldrb	r2, [r4, #21]
    4016:	73aa      	strb	r2, [r5, #14]
    4018:	7d22      	ldrb	r2, [r4, #20]
    401a:	73ea      	strb	r2, [r5, #15]
    PUT_UINT32_BE( ctx->state[4], output, 16 );
    401c:	7ee2      	ldrb	r2, [r4, #27]
    401e:	742a      	strb	r2, [r5, #16]
    4020:	7ea2      	ldrb	r2, [r4, #26]
    4022:	746a      	strb	r2, [r5, #17]
    4024:	7e62      	ldrb	r2, [r4, #25]
    4026:	74aa      	strb	r2, [r5, #18]
    4028:	7e22      	ldrb	r2, [r4, #24]
    402a:	74ea      	strb	r2, [r5, #19]
    PUT_UINT32_BE( ctx->state[5], output, 20 );
    402c:	7fe2      	ldrb	r2, [r4, #31]
    402e:	752a      	strb	r2, [r5, #20]
    4030:	7fa2      	ldrb	r2, [r4, #30]
    4032:	756a      	strb	r2, [r5, #21]
    4034:	7f62      	ldrb	r2, [r4, #29]
    4036:	75aa      	strb	r2, [r5, #22]
    4038:	7f22      	ldrb	r2, [r4, #28]
    403a:	75ea      	strb	r2, [r5, #23]
    PUT_UINT32_BE( ctx->state[6], output, 24 );
    403c:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
    4040:	762a      	strb	r2, [r5, #24]
    4042:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
    4046:	766a      	strb	r2, [r5, #25]
    4048:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
    404c:	76aa      	strb	r2, [r5, #26]
    404e:	f894 2020 	ldrb.w	r2, [r4, #32]
    4052:	76ea      	strb	r2, [r5, #27]

    if( ctx->is224 == 0 )
    4054:	6ea2      	ldr	r2, [r4, #104]	; 0x68
    4056:	b9da      	cbnz	r2, 4090 <mbedtls_sha256_finish_ret+0x12e>
        PUT_UINT32_BE( ctx->state[7], output, 28 );
    4058:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
    405c:	772b      	strb	r3, [r5, #28]
    405e:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
    4062:	776b      	strb	r3, [r5, #29]
    4064:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    4068:	77ab      	strb	r3, [r5, #30]
    406a:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
    406e:	77eb      	strb	r3, [r5, #31]

    return( 0 );
    4070:	4613      	mov	r3, r2
    4072:	e00d      	b.n	4090 <mbedtls_sha256_finish_ret+0x12e>
        memset( ctx->buffer + used, 0, 64 - used );
    4074:	f104 0628 	add.w	r6, r4, #40	; 0x28
    4078:	f1c0 0240 	rsb	r2, r0, #64	; 0x40
    407c:	2100      	movs	r1, #0
    407e:	4430      	add	r0, r6
    4080:	f7fd fdde 	bl	1c40 <memset>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    4084:	4631      	mov	r1, r6
    4086:	4620      	mov	r0, r4
    4088:	f7ff fe94 	bl	3db4 <mbedtls_internal_sha256_process>
    408c:	4603      	mov	r3, r0
    408e:	b108      	cbz	r0, 4094 <mbedtls_sha256_finish_ret+0x132>
}
    4090:	4618      	mov	r0, r3
    4092:	bd70      	pop	{r4, r5, r6, pc}
        memset( ctx->buffer, 0, 56 );
    4094:	2238      	movs	r2, #56	; 0x38
    4096:	2100      	movs	r1, #0
    4098:	4630      	mov	r0, r6
    409a:	f7fd fdd1 	bl	1c40 <memset>
    409e:	e775      	b.n	3f8c <mbedtls_sha256_finish_ret+0x2a>

000040a0 <hal_flash_check_addr>:
}

static int
hal_flash_check_addr(const struct hal_flash *hf, uint32_t addr)
{
    if (addr < hf->hf_base_addr || addr > hf->hf_base_addr + hf->hf_size) {
    40a0:	6843      	ldr	r3, [r0, #4]
    40a2:	428b      	cmp	r3, r1
    40a4:	d808      	bhi.n	40b8 <hal_flash_check_addr+0x18>
    40a6:	6882      	ldr	r2, [r0, #8]
    40a8:	4413      	add	r3, r2
    40aa:	428b      	cmp	r3, r1
    40ac:	d301      	bcc.n	40b2 <hal_flash_check_addr+0x12>
        return SYS_EINVAL;
    }
    return 0;
    40ae:	2000      	movs	r0, #0
}
    40b0:	4770      	bx	lr
        return SYS_EINVAL;
    40b2:	f06f 0001 	mvn.w	r0, #1
    40b6:	4770      	bx	lr
    40b8:	f06f 0001 	mvn.w	r0, #1
    40bc:	4770      	bx	lr

000040be <hal_flash_init>:
{
    40be:	b538      	push	{r3, r4, r5, lr}
    int rc = 0;
    40c0:	2500      	movs	r5, #0
    for (i = 0; ; i++) {
    40c2:	462c      	mov	r4, r5
    40c4:	e001      	b.n	40ca <hal_flash_init+0xc>
    40c6:	3401      	adds	r4, #1
    40c8:	b2e4      	uxtb	r4, r4
        hf = hal_bsp_flash_dev(i);
    40ca:	4620      	mov	r0, r4
    40cc:	f7fc fab8 	bl	640 <hal_bsp_flash_dev>
        if (!hf) {
    40d0:	b138      	cbz	r0, 40e2 <hal_flash_init+0x24>
        if (hf->hf_itf->hff_init(hf)) {
    40d2:	6802      	ldr	r2, [r0, #0]
    40d4:	6952      	ldr	r2, [r2, #20]
    40d6:	4790      	blx	r2
    40d8:	2800      	cmp	r0, #0
    40da:	d0f4      	beq.n	40c6 <hal_flash_init+0x8>
            rc = SYS_EIO;
    40dc:	f06f 0504 	mvn.w	r5, #4
    40e0:	e7f1      	b.n	40c6 <hal_flash_init+0x8>
}
    40e2:	4628      	mov	r0, r5
    40e4:	bd38      	pop	{r3, r4, r5, pc}

000040e6 <hal_flash_align>:
{
    40e6:	b508      	push	{r3, lr}
    hf = hal_bsp_flash_dev(flash_id);
    40e8:	f7fc faaa 	bl	640 <hal_bsp_flash_dev>
    if (!hf) {
    40ec:	b108      	cbz	r0, 40f2 <hal_flash_align+0xc>
    return hf->hf_align;
    40ee:	7c00      	ldrb	r0, [r0, #16]
}
    40f0:	bd08      	pop	{r3, pc}
        return 1;
    40f2:	2001      	movs	r0, #1
    40f4:	e7fc      	b.n	40f0 <hal_flash_align+0xa>

000040f6 <hal_flash_erased_val>:
{
    40f6:	b508      	push	{r3, lr}
    hf = hal_bsp_flash_dev(flash_id);
    40f8:	f7fc faa2 	bl	640 <hal_bsp_flash_dev>
    if (!hf) {
    40fc:	b108      	cbz	r0, 4102 <hal_flash_erased_val+0xc>
    return hf->hf_erased_val;
    40fe:	7d00      	ldrb	r0, [r0, #20]
}
    4100:	bd08      	pop	{r3, pc}
        return 1;
    4102:	2001      	movs	r0, #1
    4104:	e7fc      	b.n	4100 <hal_flash_erased_val+0xa>

00004106 <hal_flash_read>:

int
hal_flash_read(uint8_t id, uint32_t address, void *dst, uint32_t num_bytes)
{
    4106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    410a:	460d      	mov	r5, r1
    410c:	4690      	mov	r8, r2
    410e:	461e      	mov	r6, r3
    const struct hal_flash *hf;
    int rc;

    hf = hal_bsp_flash_dev(id);
    4110:	f7fc fa96 	bl	640 <hal_bsp_flash_dev>
    if (!hf) {
    4114:	b1c0      	cbz	r0, 4148 <hal_flash_read+0x42>
    4116:	4604      	mov	r4, r0
        return SYS_EINVAL;
    }
    if (hal_flash_check_addr(hf, address) ||
    4118:	4629      	mov	r1, r5
    411a:	f7ff ffc1 	bl	40a0 <hal_flash_check_addr>
    411e:	b9b0      	cbnz	r0, 414e <hal_flash_read+0x48>
      hal_flash_check_addr(hf, address + num_bytes)) {
    4120:	19a9      	adds	r1, r5, r6
    4122:	4620      	mov	r0, r4
    4124:	f7ff ffbc 	bl	40a0 <hal_flash_check_addr>
    if (hal_flash_check_addr(hf, address) ||
    4128:	b9a0      	cbnz	r0, 4154 <hal_flash_read+0x4e>
        return SYS_EINVAL;
    }

    rc = hf->hf_itf->hff_read(hf, address, dst, num_bytes);
    412a:	6823      	ldr	r3, [r4, #0]
    412c:	681f      	ldr	r7, [r3, #0]
    412e:	4633      	mov	r3, r6
    4130:	4642      	mov	r2, r8
    4132:	4629      	mov	r1, r5
    4134:	4620      	mov	r0, r4
    4136:	47b8      	blx	r7
    if (rc != 0) {
    4138:	4603      	mov	r3, r0
    413a:	b910      	cbnz	r0, 4142 <hal_flash_read+0x3c>
        return SYS_EIO;
    }

    return 0;
}
    413c:	4618      	mov	r0, r3
    413e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return SYS_EIO;
    4142:	f06f 0304 	mvn.w	r3, #4
    4146:	e7f9      	b.n	413c <hal_flash_read+0x36>
        return SYS_EINVAL;
    4148:	f06f 0301 	mvn.w	r3, #1
    414c:	e7f6      	b.n	413c <hal_flash_read+0x36>
        return SYS_EINVAL;
    414e:	f06f 0301 	mvn.w	r3, #1
    4152:	e7f3      	b.n	413c <hal_flash_read+0x36>
    4154:	f06f 0301 	mvn.w	r3, #1
    4158:	e7f0      	b.n	413c <hal_flash_read+0x36>
	...

0000415c <hal_flash_write>:
#endif

int
hal_flash_write(uint8_t id, uint32_t address, const void *src,
  uint32_t num_bytes)
{
    415c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4160:	4605      	mov	r5, r0
    4162:	460e      	mov	r6, r1
    4164:	4690      	mov	r8, r2
    4166:	461f      	mov	r7, r3
    const struct hal_flash *hf;
    int rc;

    hf = hal_bsp_flash_dev(id);
    4168:	f7fc fa6a 	bl	640 <hal_bsp_flash_dev>
    if (!hf) {
    416c:	b310      	cbz	r0, 41b4 <hal_flash_write+0x58>
    416e:	4604      	mov	r4, r0
        return SYS_EINVAL;
    }
    if (hal_flash_check_addr(hf, address) ||
    4170:	4631      	mov	r1, r6
    4172:	f7ff ff95 	bl	40a0 <hal_flash_check_addr>
    4176:	bb00      	cbnz	r0, 41ba <hal_flash_write+0x5e>
      hal_flash_check_addr(hf, address + num_bytes)) {
    4178:	19f1      	adds	r1, r6, r7
    417a:	4620      	mov	r0, r4
    417c:	f7ff ff90 	bl	40a0 <hal_flash_check_addr>
    if (hal_flash_check_addr(hf, address) ||
    4180:	b9f0      	cbnz	r0, 41c0 <hal_flash_write+0x64>
        return SYS_EINVAL;
    }

    if (protected_flash[id / 8] & (1 << (id & 7))) {
    4182:	08eb      	lsrs	r3, r5, #3
    4184:	4a11      	ldr	r2, [pc, #68]	; (41cc <hal_flash_write+0x70>)
    4186:	5cd3      	ldrb	r3, [r2, r3]
    4188:	f005 0507 	and.w	r5, r5, #7
    418c:	fa43 f505 	asr.w	r5, r3, r5
    4190:	f015 0f01 	tst.w	r5, #1
    4194:	d117      	bne.n	41c6 <hal_flash_write+0x6a>
        return SYS_EACCES;
    }

    rc = hf->hf_itf->hff_write(hf, address, src, num_bytes);
    4196:	6823      	ldr	r3, [r4, #0]
    4198:	685d      	ldr	r5, [r3, #4]
    419a:	463b      	mov	r3, r7
    419c:	4642      	mov	r2, r8
    419e:	4631      	mov	r1, r6
    41a0:	4620      	mov	r0, r4
    41a2:	47a8      	blx	r5
    if (rc != 0) {
    41a4:	4603      	mov	r3, r0
    41a6:	b910      	cbnz	r0, 41ae <hal_flash_write+0x52>
#if MYNEWT_VAL(HAL_FLASH_VERIFY_WRITES)
    assert(hal_flash_cmp(hf, address, src, num_bytes) == 0);
#endif

    return 0;
}
    41a8:	4618      	mov	r0, r3
    41aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return SYS_EIO;
    41ae:	f06f 0304 	mvn.w	r3, #4
    41b2:	e7f9      	b.n	41a8 <hal_flash_write+0x4c>
        return SYS_EINVAL;
    41b4:	f06f 0301 	mvn.w	r3, #1
    41b8:	e7f6      	b.n	41a8 <hal_flash_write+0x4c>
        return SYS_EINVAL;
    41ba:	f06f 0301 	mvn.w	r3, #1
    41be:	e7f3      	b.n	41a8 <hal_flash_write+0x4c>
    41c0:	f06f 0301 	mvn.w	r3, #1
    41c4:	e7f0      	b.n	41a8 <hal_flash_write+0x4c>
        return SYS_EACCES;
    41c6:	f06f 0306 	mvn.w	r3, #6
    41ca:	e7ed      	b.n	41a8 <hal_flash_write+0x4c>
    41cc:	20006380 	.word	0x20006380

000041d0 <hal_flash_erase>:
    return 0;
}

int
hal_flash_erase(uint8_t id, uint32_t address, uint32_t num_bytes)
{
    41d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    41d4:	b083      	sub	sp, #12
    41d6:	4605      	mov	r5, r0
    41d8:	460e      	mov	r6, r1
    41da:	4690      	mov	r8, r2
    uint32_t end;
    uint32_t end_area;
    int i;
    int rc;

    hf = hal_bsp_flash_dev(id);
    41dc:	f7fc fa30 	bl	640 <hal_bsp_flash_dev>
    if (!hf) {
    41e0:	2800      	cmp	r0, #0
    41e2:	d04b      	beq.n	427c <hal_flash_erase+0xac>
    41e4:	4604      	mov	r4, r0
        return SYS_EINVAL;
    }
    if (hal_flash_check_addr(hf, address) ||
    41e6:	4631      	mov	r1, r6
    41e8:	f7ff ff5a 	bl	40a0 <hal_flash_check_addr>
    41ec:	2800      	cmp	r0, #0
    41ee:	d148      	bne.n	4282 <hal_flash_erase+0xb2>
      hal_flash_check_addr(hf, address + num_bytes)) {
    41f0:	eb06 0708 	add.w	r7, r6, r8
    41f4:	4639      	mov	r1, r7
    41f6:	4620      	mov	r0, r4
    41f8:	f7ff ff52 	bl	40a0 <hal_flash_check_addr>
    if (hal_flash_check_addr(hf, address) ||
    41fc:	2800      	cmp	r0, #0
    41fe:	d143      	bne.n	4288 <hal_flash_erase+0xb8>
        return SYS_EINVAL;
    }

    if (protected_flash[id / 8] & (1 << (id & 7))) {
    4200:	08eb      	lsrs	r3, r5, #3
    4202:	4a26      	ldr	r2, [pc, #152]	; (429c <hal_flash_erase+0xcc>)
    4204:	5cd3      	ldrb	r3, [r2, r3]
    4206:	f005 0507 	and.w	r5, r5, #7
    420a:	fa43 f505 	asr.w	r5, r3, r5
    420e:	f015 0501 	ands.w	r5, r5, #1
    4212:	d13c      	bne.n	428e <hal_flash_erase+0xbe>
        return SYS_EACCES;
    }

    end = address + num_bytes;
    if (end <= address) {
    4214:	42b7      	cmp	r7, r6
    4216:	d93d      	bls.n	4294 <hal_flash_erase+0xc4>
         * Check for wrap-around.
         */
        return SYS_EINVAL;
    }

    if (hf->hf_itf->hff_erase) {
    4218:	6823      	ldr	r3, [r4, #0]
    421a:	699b      	ldr	r3, [r3, #24]
    421c:	b363      	cbz	r3, 4278 <hal_flash_erase+0xa8>
        hf->hf_itf->hff_erase(hf, address, num_bytes);
    421e:	4642      	mov	r2, r8
    4220:	4631      	mov	r1, r6
    4222:	4620      	mov	r0, r4
    4224:	4798      	blx	r3
#endif
            }
        }
    }
    return 0;
}
    4226:	4628      	mov	r0, r5
    4228:	b003      	add	sp, #12
    422a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            assert(rc == 0);
    422e:	2300      	movs	r3, #0
    4230:	461a      	mov	r2, r3
    4232:	4619      	mov	r1, r3
    4234:	4618      	mov	r0, r3
    4236:	f7fd fa81 	bl	173c <__assert_func>
        for (i = 0; i < hf->hf_sector_cnt; i++) {
    423a:	f108 0801 	add.w	r8, r8, #1
    423e:	68e3      	ldr	r3, [r4, #12]
    4240:	4543      	cmp	r3, r8
    4242:	ddf0      	ble.n	4226 <hal_flash_erase+0x56>
            rc = hf->hf_itf->hff_sector_info(hf, i, &start, &size);
    4244:	6823      	ldr	r3, [r4, #0]
    4246:	f8d3 900c 	ldr.w	r9, [r3, #12]
    424a:	466b      	mov	r3, sp
    424c:	aa01      	add	r2, sp, #4
    424e:	4641      	mov	r1, r8
    4250:	4620      	mov	r0, r4
    4252:	47c8      	blx	r9
            assert(rc == 0);
    4254:	2800      	cmp	r0, #0
    4256:	d1ea      	bne.n	422e <hal_flash_erase+0x5e>
            end_area = start + size;
    4258:	9901      	ldr	r1, [sp, #4]
    425a:	9b00      	ldr	r3, [sp, #0]
    425c:	440b      	add	r3, r1
            if (address < end_area && end > start) {
    425e:	429e      	cmp	r6, r3
    4260:	d2eb      	bcs.n	423a <hal_flash_erase+0x6a>
    4262:	428f      	cmp	r7, r1
    4264:	d9e9      	bls.n	423a <hal_flash_erase+0x6a>
                if (hf->hf_itf->hff_erase_sector(hf, start)) {
    4266:	6823      	ldr	r3, [r4, #0]
    4268:	689b      	ldr	r3, [r3, #8]
    426a:	4620      	mov	r0, r4
    426c:	4798      	blx	r3
    426e:	2800      	cmp	r0, #0
    4270:	d0e3      	beq.n	423a <hal_flash_erase+0x6a>
                    return SYS_EIO;
    4272:	f06f 0504 	mvn.w	r5, #4
    4276:	e7d6      	b.n	4226 <hal_flash_erase+0x56>
        for (i = 0; i < hf->hf_sector_cnt; i++) {
    4278:	46a8      	mov	r8, r5
    427a:	e7e0      	b.n	423e <hal_flash_erase+0x6e>
        return SYS_EINVAL;
    427c:	f06f 0501 	mvn.w	r5, #1
    4280:	e7d1      	b.n	4226 <hal_flash_erase+0x56>
        return SYS_EINVAL;
    4282:	f06f 0501 	mvn.w	r5, #1
    4286:	e7ce      	b.n	4226 <hal_flash_erase+0x56>
    4288:	f06f 0501 	mvn.w	r5, #1
    428c:	e7cb      	b.n	4226 <hal_flash_erase+0x56>
        return SYS_EACCES;
    428e:	f06f 0506 	mvn.w	r5, #6
    4292:	e7c8      	b.n	4226 <hal_flash_erase+0x56>
        return SYS_EINVAL;
    4294:	f06f 0501 	mvn.w	r5, #1
    4298:	e7c5      	b.n	4226 <hal_flash_erase+0x56>
    429a:	bf00      	nop
    429c:	20006380 	.word	0x20006380

000042a0 <hal_flash_is_erased>:

int
hal_flash_is_erased(const struct hal_flash *hf, uint32_t address, void *dst,
        uint32_t num_bytes)
{
    42a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    42a2:	4604      	mov	r4, r0
    42a4:	4616      	mov	r6, r2
    42a6:	461d      	mov	r5, r3
    uint8_t *buf;
    int rc;

    buf = dst;

    rc = hf->hf_itf->hff_read(hf, address, dst, num_bytes);
    42a8:	6807      	ldr	r7, [r0, #0]
    42aa:	683f      	ldr	r7, [r7, #0]
    42ac:	47b8      	blx	r7
    if (rc != 0) {
    42ae:	b960      	cbnz	r0, 42ca <hal_flash_is_erased+0x2a>
    42b0:	4607      	mov	r7, r0
        return SYS_EIO;
    }

    for (i = 0; i < num_bytes; i++) {
    42b2:	2300      	movs	r3, #0
    42b4:	42ab      	cmp	r3, r5
    42b6:	d205      	bcs.n	42c4 <hal_flash_is_erased+0x24>
        if (buf[i] != hf->hf_erased_val) {
    42b8:	5cf1      	ldrb	r1, [r6, r3]
    42ba:	7d22      	ldrb	r2, [r4, #20]
    42bc:	4291      	cmp	r1, r2
    42be:	d102      	bne.n	42c6 <hal_flash_is_erased+0x26>
    for (i = 0; i < num_bytes; i++) {
    42c0:	3301      	adds	r3, #1
    42c2:	e7f7      	b.n	42b4 <hal_flash_is_erased+0x14>
            return 0;
        }
    }
    return 1;
    42c4:	2701      	movs	r7, #1
}
    42c6:	4638      	mov	r0, r7
    42c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return SYS_EIO;
    42ca:	f06f 0704 	mvn.w	r7, #4
    42ce:	e7fa      	b.n	42c6 <hal_flash_is_erased+0x26>

000042d0 <hal_flash_isempty>:

int
hal_flash_isempty(uint8_t id, uint32_t address, void *dst, uint32_t num_bytes)
{
    42d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    42d4:	460d      	mov	r5, r1
    42d6:	4690      	mov	r8, r2
    42d8:	461e      	mov	r6, r3
    const struct hal_flash *hf;
    int rc;

    hf = hal_bsp_flash_dev(id);
    42da:	f7fc f9b1 	bl	640 <hal_bsp_flash_dev>
    if (!hf) {
    42de:	b1f8      	cbz	r0, 4320 <hal_flash_isempty+0x50>
    42e0:	4604      	mov	r4, r0
        return SYS_EINVAL;
    }
    if (hal_flash_check_addr(hf, address) ||
    42e2:	4629      	mov	r1, r5
    42e4:	f7ff fedc 	bl	40a0 <hal_flash_check_addr>
    42e8:	b9e8      	cbnz	r0, 4326 <hal_flash_isempty+0x56>
      hal_flash_check_addr(hf, address + num_bytes)) {
    42ea:	19a9      	adds	r1, r5, r6
    42ec:	4620      	mov	r0, r4
    42ee:	f7ff fed7 	bl	40a0 <hal_flash_check_addr>
    if (hal_flash_check_addr(hf, address) ||
    42f2:	b9d8      	cbnz	r0, 432c <hal_flash_isempty+0x5c>
        return SYS_EINVAL;
    }
    if (hf->hf_itf->hff_is_empty) {
    42f4:	6823      	ldr	r3, [r4, #0]
    42f6:	691f      	ldr	r7, [r3, #16]
    42f8:	b15f      	cbz	r7, 4312 <hal_flash_isempty+0x42>
        rc = hf->hf_itf->hff_is_empty(hf, address, dst, num_bytes);
    42fa:	4633      	mov	r3, r6
    42fc:	4642      	mov	r2, r8
    42fe:	4629      	mov	r1, r5
    4300:	4620      	mov	r0, r4
    4302:	47b8      	blx	r7
        if (rc < 0) {
    4304:	2800      	cmp	r0, #0
    4306:	db01      	blt.n	430c <hal_flash_isempty+0x3c>
            return rc;
        }
    } else {
        return hal_flash_is_erased(hf, address, dst, num_bytes);
    }
}
    4308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            return SYS_EIO;
    430c:	f06f 0004 	mvn.w	r0, #4
    4310:	e7fa      	b.n	4308 <hal_flash_isempty+0x38>
        return hal_flash_is_erased(hf, address, dst, num_bytes);
    4312:	4633      	mov	r3, r6
    4314:	4642      	mov	r2, r8
    4316:	4629      	mov	r1, r5
    4318:	4620      	mov	r0, r4
    431a:	f7ff ffc1 	bl	42a0 <hal_flash_is_erased>
    431e:	e7f3      	b.n	4308 <hal_flash_isempty+0x38>
        return SYS_EINVAL;
    4320:	f06f 0001 	mvn.w	r0, #1
    4324:	e7f0      	b.n	4308 <hal_flash_isempty+0x38>
        return SYS_EINVAL;
    4326:	f06f 0001 	mvn.w	r0, #1
    432a:	e7ed      	b.n	4308 <hal_flash_isempty+0x38>
    432c:	f06f 0001 	mvn.w	r0, #1
    4330:	e7ea      	b.n	4308 <hal_flash_isempty+0x38>

00004332 <hal_system_start>:
                  /* 1st word is stack pointer */
                  "    msr  msp, %0       \n"
                  /* 2nd word is a reset handler (image entry) */
                  "    bx   %1            \n"
                  : /* no output */
                  : "r" (img_data[0]), "r" (img_data[1]));
    4332:	6803      	ldr	r3, [r0, #0]
    4334:	6842      	ldr	r2, [r0, #4]
    asm volatile (".syntax unified        \n"
    4336:	f383 8808 	msr	MSP, r3
    433a:	4710      	bx	r2

0000433c <fwrite>:
    if (stream->vmt->read == NULL) return 0;
    return stream->vmt->read(stream, (char*)buf, size*nmemb) / size;
}

__extern_inline size_t fwrite(const void *buf, size_t size, size_t nmemb, FILE *stream)
{
    433c:	b538      	push	{r3, r4, r5, lr}
    if (stream->vmt->write == NULL) return 0;
    433e:	681c      	ldr	r4, [r3, #0]
    4340:	6825      	ldr	r5, [r4, #0]
    4342:	b145      	cbz	r5, 4356 <fwrite+0x1a>
    4344:	460c      	mov	r4, r1
    4346:	4601      	mov	r1, r0
    return stream->vmt->write(stream, (char*)buf, size*nmemb) / size;
    4348:	fb02 f204 	mul.w	r2, r2, r4
    434c:	4618      	mov	r0, r3
    434e:	47a8      	blx	r5
    4350:	fbb0 f0f4 	udiv	r0, r0, r4
}
    4354:	bd38      	pop	{r3, r4, r5, pc}
    if (stream->vmt->write == NULL) return 0;
    4356:	2000      	movs	r0, #0
    4358:	e7fc      	b.n	4354 <fwrite+0x18>
	...

0000435c <puts>:
{
	return fwrite(s, 1, strlen(s), f);
}

__extern_inline int puts(const char *s)
{
    435c:	b538      	push	{r3, r4, r5, lr}
    435e:	4605      	mov	r5, r0
	return fwrite(s, 1, strlen(s), stdout) + fwrite("\n", 1, 1, stdout);
    4360:	f7fd fc8a 	bl	1c78 <strlen>
    4364:	4b08      	ldr	r3, [pc, #32]	; (4388 <puts+0x2c>)
    4366:	681c      	ldr	r4, [r3, #0]
    4368:	4623      	mov	r3, r4
    436a:	4602      	mov	r2, r0
    436c:	2101      	movs	r1, #1
    436e:	4628      	mov	r0, r5
    4370:	f7ff ffe4 	bl	433c <fwrite>
    4374:	4605      	mov	r5, r0
    4376:	4623      	mov	r3, r4
    4378:	2201      	movs	r2, #1
    437a:	4611      	mov	r1, r2
    437c:	4803      	ldr	r0, [pc, #12]	; (438c <puts+0x30>)
    437e:	f7ff ffdd 	bl	433c <fwrite>
}
    4382:	4428      	add	r0, r5
    4384:	bd38      	pop	{r3, r4, r5, pc}
    4386:	bf00      	nop
    4388:	00005a28 	.word	0x00005a28
    438c:	00005734 	.word	0x00005734

00004390 <stdin_read>:

static size_t
stdin_read(FILE *fp, char *bp, size_t n)
{
    return 0;
}
    4390:	2000      	movs	r0, #0
    4392:	4770      	bx	lr

00004394 <stdout_write>:

static size_t
stdout_write(FILE *fp, const char *bp, size_t n)
{
    4394:	b510      	push	{r4, lr}
    4396:	4608      	mov	r0, r1
    4398:	4614      	mov	r4, r2
    console_write(bp, n);
    439a:	4611      	mov	r1, r2
    439c:	f7fd ffda 	bl	2354 <console_write>
    return n;
}
    43a0:	4620      	mov	r0, r4
    43a2:	bd10      	pop	{r4, pc}

000043a4 <ui2a>:
    char base;  /**<  number base (e.g.: 8, 10, 16) */
    char *bf;           /**<  Buffer to output */
};

static void ui2a(unsigned long long int num, struct param *p)
{
    43a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    43a8:	b082      	sub	sp, #8
    43aa:	e9cd 0100 	strd	r0, r1, [sp]
    43ae:	4690      	mov	r8, r2
    int n = 0;
    unsigned long long int d = 1;
    char *bf = p->bf;
    43b0:	f8d2 9004 	ldr.w	r9, [r2, #4]

    if (p->hh == 1) {
    43b4:	7893      	ldrb	r3, [r2, #2]
    43b6:	f003 0330 	and.w	r3, r3, #48	; 0x30
    43ba:	2b10      	cmp	r3, #16
    43bc:	d004      	beq.n	43c8 <ui2a+0x24>
        num = (unsigned short int)num;
    } else if (p->hh == 2) {
    43be:	2b20      	cmp	r3, #32
    43c0:	d009      	beq.n	43d6 <ui2a+0x32>
{
    43c2:	2401      	movs	r4, #1
    43c4:	2500      	movs	r5, #0
    43c6:	e013      	b.n	43f0 <ui2a+0x4c>
    43c8:	f8bd 2000 	ldrh.w	r2, [sp]
    43cc:	b293      	uxth	r3, r2
    43ce:	2400      	movs	r4, #0
    43d0:	e9cd 3400 	strd	r3, r4, [sp]
    43d4:	e7f5      	b.n	43c2 <ui2a+0x1e>
    43d6:	e9dd 3400 	ldrd	r3, r4, [sp]
    43da:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    43de:	2400      	movs	r4, #0
    43e0:	e9cd 3400 	strd	r3, r4, [sp]
    43e4:	e7ed      	b.n	43c2 <ui2a+0x1e>
        num = (unsigned char)num;
    }

    while (num / d >= p->base)
        d *= p->base;
    43e6:	fb06 f305 	mul.w	r3, r6, r5
    43ea:	fba4 4506 	umull	r4, r5, r4, r6
    43ee:	441d      	add	r5, r3
    while (num / d >= p->base)
    43f0:	4622      	mov	r2, r4
    43f2:	462b      	mov	r3, r5
    43f4:	e9dd 0100 	ldrd	r0, r1, [sp]
    43f8:	f000 fdb0 	bl	4f5c <__aeabi_uldivmod>
    43fc:	f898 6003 	ldrb.w	r6, [r8, #3]
    4400:	2700      	movs	r7, #0
    4402:	42b9      	cmp	r1, r7
    4404:	bf08      	it	eq
    4406:	42b0      	cmpeq	r0, r6
    4408:	d2ed      	bcs.n	43e6 <ui2a+0x42>
    int n = 0;
    440a:	f04f 0a00 	mov.w	sl, #0
    440e:	e007      	b.n	4420 <ui2a+0x7c>
    while (d != 0) {
        unsigned long long  dgt = num / d;
        num %= d;
        d /= p->base;
        if (n || dgt > 0 || d == 0) {
            *bf++ = dgt + (dgt < 10 ? '0' : (p->uc ? 'A' : 'a') - 10);
    4410:	2330      	movs	r3, #48	; 0x30
    4412:	441e      	add	r6, r3
    4414:	f889 6000 	strb.w	r6, [r9]
            ++n;
    4418:	f10a 0a01 	add.w	sl, sl, #1
            *bf++ = dgt + (dgt < 10 ? '0' : (p->uc ? 'A' : 'a') - 10);
    441c:	f109 0901 	add.w	r9, r9, #1
    while (d != 0) {
    4420:	ea54 0305 	orrs.w	r3, r4, r5
    4424:	d02e      	beq.n	4484 <ui2a+0xe0>
        unsigned long long  dgt = num / d;
    4426:	4622      	mov	r2, r4
    4428:	462b      	mov	r3, r5
    442a:	e9dd 0100 	ldrd	r0, r1, [sp]
    442e:	f000 fd95 	bl	4f5c <__aeabi_uldivmod>
    4432:	4606      	mov	r6, r0
    4434:	460f      	mov	r7, r1
        num %= d;
    4436:	4622      	mov	r2, r4
    4438:	462b      	mov	r3, r5
    443a:	e9dd 0100 	ldrd	r0, r1, [sp]
    443e:	f000 fd8d 	bl	4f5c <__aeabi_uldivmod>
    4442:	e9cd 2300 	strd	r2, r3, [sp]
        d /= p->base;
    4446:	f898 2003 	ldrb.w	r2, [r8, #3]
    444a:	2300      	movs	r3, #0
    444c:	4620      	mov	r0, r4
    444e:	4629      	mov	r1, r5
    4450:	f000 fd84 	bl	4f5c <__aeabi_uldivmod>
    4454:	4604      	mov	r4, r0
    4456:	460d      	mov	r5, r1
        if (n || dgt > 0 || d == 0) {
    4458:	f1ba 0f00 	cmp.w	sl, #0
    445c:	d105      	bne.n	446a <ui2a+0xc6>
    445e:	ea56 0307 	orrs.w	r3, r6, r7
    4462:	d102      	bne.n	446a <ui2a+0xc6>
    4464:	ea54 0305 	orrs.w	r3, r4, r5
    4468:	d1da      	bne.n	4420 <ui2a+0x7c>
            *bf++ = dgt + (dgt < 10 ? '0' : (p->uc ? 'A' : 'a') - 10);
    446a:	2f00      	cmp	r7, #0
    446c:	bf08      	it	eq
    446e:	2e0a      	cmpeq	r6, #10
    4470:	d3ce      	bcc.n	4410 <ui2a+0x6c>
    4472:	f898 3002 	ldrb.w	r3, [r8, #2]
    4476:	f013 0f04 	tst.w	r3, #4
    447a:	d001      	beq.n	4480 <ui2a+0xdc>
    447c:	2337      	movs	r3, #55	; 0x37
    447e:	e7c8      	b.n	4412 <ui2a+0x6e>
    4480:	2357      	movs	r3, #87	; 0x57
    4482:	e7c6      	b.n	4412 <ui2a+0x6e>
        }
    }
    *bf = 0;
    4484:	2300      	movs	r3, #0
    4486:	f889 3000 	strb.w	r3, [r9]
}
    448a:	b002      	add	sp, #8
    448c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00004490 <i2a>:

static void i2a(long long int num, struct param *p)
{
    4490:	b508      	push	{r3, lr}
    if (num < 0) {
    4492:	2800      	cmp	r0, #0
    4494:	f171 0300 	sbcs.w	r3, r1, #0
    4498:	db02      	blt.n	44a0 <i2a+0x10>
        num = -num;
        p->sign = 1;
    }
    ui2a(num, p);
    449a:	f7ff ff83 	bl	43a4 <ui2a>
}
    449e:	bd08      	pop	{r3, pc}
        num = -num;
    44a0:	4240      	negs	r0, r0
    44a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
        p->sign = 1;
    44a6:	7893      	ldrb	r3, [r2, #2]
    44a8:	f043 0301 	orr.w	r3, r3, #1
    44ac:	7093      	strb	r3, [r2, #2]
    44ae:	e7f4      	b.n	449a <i2a+0xa>

000044b0 <a2d>:

static int a2d(char ch)
{
    if (ch >= '0' && ch <= '9')
    44b0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    44b4:	b2db      	uxtb	r3, r3
    44b6:	2b09      	cmp	r3, #9
    44b8:	d90b      	bls.n	44d2 <a2d+0x22>
        return ch - '0';
    else if (ch >= 'a' && ch <= 'f')
    44ba:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
    44be:	b2db      	uxtb	r3, r3
    44c0:	2b05      	cmp	r3, #5
    44c2:	d908      	bls.n	44d6 <a2d+0x26>
        return ch - 'a' + 10;
    else if (ch >= 'A' && ch <= 'F')
    44c4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
    44c8:	b2db      	uxtb	r3, r3
    44ca:	2b05      	cmp	r3, #5
    44cc:	d805      	bhi.n	44da <a2d+0x2a>
        return ch - 'A' + 10;
    44ce:	3837      	subs	r0, #55	; 0x37
    44d0:	4770      	bx	lr
        return ch - '0';
    44d2:	3830      	subs	r0, #48	; 0x30
    44d4:	4770      	bx	lr
        return ch - 'a' + 10;
    44d6:	3857      	subs	r0, #87	; 0x57
    44d8:	4770      	bx	lr
    else
        return -1;
    44da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    44de:	4770      	bx	lr

000044e0 <a2i>:

static char a2i(char ch, const char **src, int base, unsigned char *nump)
{
    44e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    44e4:	4605      	mov	r5, r0
    44e6:	4688      	mov	r8, r1
    44e8:	4617      	mov	r7, r2
    44ea:	4699      	mov	r9, r3
    const char *p = *src;
    44ec:	680c      	ldr	r4, [r1, #0]
    int num = 0;
    44ee:	2600      	movs	r6, #0
    int digit;
    while ((digit = a2d(ch)) >= 0) {
    44f0:	4628      	mov	r0, r5
    44f2:	f7ff ffdd 	bl	44b0 <a2d>
    44f6:	2800      	cmp	r0, #0
    44f8:	db06      	blt.n	4508 <a2i+0x28>
        if (digit > base)
    44fa:	42b8      	cmp	r0, r7
    44fc:	dc04      	bgt.n	4508 <a2i+0x28>
            break;
        num = num * base + digit;
    44fe:	fb07 0606 	mla	r6, r7, r6, r0
        ch = *p++;
    4502:	7825      	ldrb	r5, [r4, #0]
    4504:	3401      	adds	r4, #1
    4506:	e7f3      	b.n	44f0 <a2i+0x10>
    }
    *src = p;
    4508:	f8c8 4000 	str.w	r4, [r8]
    *nump = num;
    450c:	f889 6000 	strb.w	r6, [r9]
    return ch;
}
    4510:	4628      	mov	r0, r5
    4512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00004516 <putf>:

static int putf(FILE *putp, char c)
{
    4516:	b500      	push	{lr}
    4518:	b083      	sub	sp, #12

__extern_inline int fputc(int c, FILE *f)
{
	unsigned char ch = c;
    451a:	f88d 1007 	strb.w	r1, [sp, #7]
    if (stream->vmt->write == NULL) return 0;
    451e:	6803      	ldr	r3, [r0, #0]
    4520:	681b      	ldr	r3, [r3, #0]
    4522:	b14b      	cbz	r3, 4538 <putf+0x22>
    return stream->vmt->write(stream, (char*)buf, size*nmemb) / size;
    4524:	2201      	movs	r2, #1
    4526:	f10d 0107 	add.w	r1, sp, #7
    452a:	4798      	blx	r3
	return fwrite(&ch, 1, 1, f) == 1 ? ch : EOF;
    452c:	2801      	cmp	r0, #1
    452e:	d005      	beq.n	453c <putf+0x26>
    if (fputc(c, putp) == EOF)
        return 0;
    4530:	2000      	movs	r0, #0
    else
        return 1;
}
    4532:	b003      	add	sp, #12
    4534:	f85d fb04 	ldr.w	pc, [sp], #4
        return 0;
    4538:	2000      	movs	r0, #0
    453a:	e7fa      	b.n	4532 <putf+0x1c>
        return 1;
    453c:	2001      	movs	r0, #1
    453e:	e7f8      	b.n	4532 <putf+0x1c>

00004540 <putchw>:

static unsigned putchw(FILE *putp, struct param *p)
{
    4540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4544:	4606      	mov	r6, r0
    4546:	460f      	mov	r7, r1
    unsigned written = 0;
    char ch;
    int n = p->width;
    4548:	780c      	ldrb	r4, [r1, #0]
    char *bf = p->bf;
    454a:	684b      	ldr	r3, [r1, #4]

    /* Number of filling characters */
    while (*bf++ && n > 0)
    454c:	e001      	b.n	4552 <putchw+0x12>
        n--;
    454e:	3c01      	subs	r4, #1
    while (*bf++ && n > 0)
    4550:	4613      	mov	r3, r2
    4552:	1c5a      	adds	r2, r3, #1
    4554:	781b      	ldrb	r3, [r3, #0]
    4556:	b10b      	cbz	r3, 455c <putchw+0x1c>
    4558:	2c00      	cmp	r4, #0
    455a:	dcf8      	bgt.n	454e <putchw+0xe>
    if (p->sign)
    455c:	78bb      	ldrb	r3, [r7, #2]
    455e:	f013 0f01 	tst.w	r3, #1
    4562:	d000      	beq.n	4566 <putchw+0x26>
        n--;
    4564:	3c01      	subs	r4, #1
    if (p->alt && p->base == 16)
    4566:	887b      	ldrh	r3, [r7, #2]
    4568:	f023 03fd 	bic.w	r3, r3, #253	; 0xfd
    456c:	b29b      	uxth	r3, r3
    456e:	f241 0202 	movw	r2, #4098	; 0x1002
    4572:	4293      	cmp	r3, r2
    4574:	d01c      	beq.n	45b0 <putchw+0x70>
        n -= 2;
    else if (p->alt && p->base == 8)
    4576:	f640 0202 	movw	r2, #2050	; 0x802
    457a:	4293      	cmp	r3, r2
    457c:	d01a      	beq.n	45b4 <putchw+0x74>
        n--;

    /* Unless left-aligned, fill with space, before alternate or sign */
    if (!p->lz && !p->left) {
    457e:	683b      	ldr	r3, [r7, #0]
    4580:	4d35      	ldr	r5, [pc, #212]	; (4658 <putchw+0x118>)
    4582:	401d      	ands	r5, r3
    4584:	b1f5      	cbz	r5, 45c4 <putchw+0x84>
    unsigned written = 0;
    4586:	2500      	movs	r5, #0
        while (n-- > 0)
            written += putf(putp, ' ');
    }

    /* print sign */
    if (p->sign)
    4588:	78bb      	ldrb	r3, [r7, #2]
    458a:	f013 0f01 	tst.w	r3, #1
    458e:	d11f      	bne.n	45d0 <putchw+0x90>
        written += putf(putp, '-');

    /* Alternate */
    if (p->alt && p->base == 16) {
    4590:	887b      	ldrh	r3, [r7, #2]
    4592:	f023 03fd 	bic.w	r3, r3, #253	; 0xfd
    4596:	b29b      	uxth	r3, r3
    4598:	f241 0202 	movw	r2, #4098	; 0x1002
    459c:	4293      	cmp	r3, r2
    459e:	d01d      	beq.n	45dc <putchw+0x9c>
        written += putf(putp, '0');
        written += putf(putp, (p->uc ? 'X' : 'x'));
    } else if (p->alt && p->base == 8) {
    45a0:	f640 0202 	movw	r2, #2050	; 0x802
    45a4:	4293      	cmp	r3, r2
    45a6:	d02a      	beq.n	45fe <putchw+0xbe>
        written += putf(putp, '0');
    }

    /* Fill with zeros, after alternate or sign */
    if (p->lz) {
    45a8:	787b      	ldrb	r3, [r7, #1]
    45aa:	bba3      	cbnz	r3, 4616 <putchw+0xd6>
        while (n-- > 0)
            written += putf(putp, '0');
    }

    /* Put actual buffer */
    bf = p->bf;
    45ac:	687b      	ldr	r3, [r7, #4]
    while ((ch = *bf++))
    45ae:	e03d      	b.n	462c <putchw+0xec>
        n -= 2;
    45b0:	3c02      	subs	r4, #2
    45b2:	e7e4      	b.n	457e <putchw+0x3e>
        n--;
    45b4:	3c01      	subs	r4, #1
    45b6:	e7e2      	b.n	457e <putchw+0x3e>
            written += putf(putp, ' ');
    45b8:	2120      	movs	r1, #32
    45ba:	4630      	mov	r0, r6
    45bc:	f7ff ffab 	bl	4516 <putf>
    45c0:	4405      	add	r5, r0
        while (n-- > 0)
    45c2:	4644      	mov	r4, r8
    45c4:	f104 38ff 	add.w	r8, r4, #4294967295	; 0xffffffff
    45c8:	2c00      	cmp	r4, #0
    45ca:	dcf5      	bgt.n	45b8 <putchw+0x78>
    45cc:	4644      	mov	r4, r8
    45ce:	e7db      	b.n	4588 <putchw+0x48>
        written += putf(putp, '-');
    45d0:	212d      	movs	r1, #45	; 0x2d
    45d2:	4630      	mov	r0, r6
    45d4:	f7ff ff9f 	bl	4516 <putf>
    45d8:	4405      	add	r5, r0
    45da:	e7d9      	b.n	4590 <putchw+0x50>
        written += putf(putp, '0');
    45dc:	2130      	movs	r1, #48	; 0x30
    45de:	4630      	mov	r0, r6
    45e0:	f7ff ff99 	bl	4516 <putf>
    45e4:	4405      	add	r5, r0
        written += putf(putp, (p->uc ? 'X' : 'x'));
    45e6:	78bb      	ldrb	r3, [r7, #2]
    45e8:	f013 0f04 	tst.w	r3, #4
    45ec:	d005      	beq.n	45fa <putchw+0xba>
    45ee:	2158      	movs	r1, #88	; 0x58
    45f0:	4630      	mov	r0, r6
    45f2:	f7ff ff90 	bl	4516 <putf>
    45f6:	4405      	add	r5, r0
    45f8:	e7d6      	b.n	45a8 <putchw+0x68>
    45fa:	2178      	movs	r1, #120	; 0x78
    45fc:	e7f8      	b.n	45f0 <putchw+0xb0>
        written += putf(putp, '0');
    45fe:	2130      	movs	r1, #48	; 0x30
    4600:	4630      	mov	r0, r6
    4602:	f7ff ff88 	bl	4516 <putf>
    4606:	4405      	add	r5, r0
    4608:	e7ce      	b.n	45a8 <putchw+0x68>
            written += putf(putp, '0');
    460a:	2130      	movs	r1, #48	; 0x30
    460c:	4630      	mov	r0, r6
    460e:	f7ff ff82 	bl	4516 <putf>
    4612:	4405      	add	r5, r0
        while (n-- > 0)
    4614:	4644      	mov	r4, r8
    4616:	f104 38ff 	add.w	r8, r4, #4294967295	; 0xffffffff
    461a:	2c00      	cmp	r4, #0
    461c:	dcf5      	bgt.n	460a <putchw+0xca>
    461e:	4644      	mov	r4, r8
    4620:	e7c4      	b.n	45ac <putchw+0x6c>
        written += putf(putp, ch);
    4622:	4630      	mov	r0, r6
    4624:	f7ff ff77 	bl	4516 <putf>
    4628:	4405      	add	r5, r0
    while ((ch = *bf++))
    462a:	4643      	mov	r3, r8
    462c:	f103 0801 	add.w	r8, r3, #1
    4630:	7819      	ldrb	r1, [r3, #0]
    4632:	2900      	cmp	r1, #0
    4634:	d1f5      	bne.n	4622 <putchw+0xe2>

    /* If left-aligned, pad the end with spaces. */
    if (p->left) {
    4636:	78bb      	ldrb	r3, [r7, #2]
    4638:	f013 0f08 	tst.w	r3, #8
    463c:	d106      	bne.n	464c <putchw+0x10c>
    463e:	e008      	b.n	4652 <putchw+0x112>
        while (n-- > 0)
            written += putf(putp, ' ');
    4640:	2120      	movs	r1, #32
    4642:	4630      	mov	r0, r6
    4644:	f7ff ff67 	bl	4516 <putf>
    4648:	4405      	add	r5, r0
        while (n-- > 0)
    464a:	463c      	mov	r4, r7
    464c:	1e67      	subs	r7, r4, #1
    464e:	2c00      	cmp	r4, #0
    4650:	dcf6      	bgt.n	4640 <putchw+0x100>
    }
    
    return written;
}
    4652:	4628      	mov	r0, r5
    4654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4658:	0008ff00 	.word	0x0008ff00

0000465c <intarg>:
static unsigned long long
intarg(int lng, int sign, va_list *va)
{
    unsigned long long val;

    switch (lng) {
    465c:	b160      	cbz	r0, 4678 <intarg+0x1c>
    465e:	2801      	cmp	r0, #1
    4660:	d017      	beq.n	4692 <intarg+0x36>
        }
        break;

    case 2:
    default:
        if (sign) {
    4662:	bb19      	cbnz	r1, 46ac <intarg+0x50>
            val = va_arg(*va, long long);
        } else {
            val = va_arg(*va, unsigned long long);
    4664:	6813      	ldr	r3, [r2, #0]
    4666:	3307      	adds	r3, #7
    4668:	f023 0307 	bic.w	r3, r3, #7
    466c:	f103 0108 	add.w	r1, r3, #8
    4670:	6011      	str	r1, [r2, #0]
    4672:	e9d3 0100 	ldrd	r0, r1, [r3]
        }
        break;
    }

    return val;
}
    4676:	4770      	bx	lr
        if (sign) {
    4678:	b129      	cbz	r1, 4686 <intarg+0x2a>
            val = va_arg(*va, int);
    467a:	6813      	ldr	r3, [r2, #0]
    467c:	1d19      	adds	r1, r3, #4
    467e:	6011      	str	r1, [r2, #0]
    4680:	6818      	ldr	r0, [r3, #0]
    4682:	17c1      	asrs	r1, r0, #31
    4684:	4770      	bx	lr
            val = va_arg(*va, unsigned int);
    4686:	6813      	ldr	r3, [r2, #0]
    4688:	1d19      	adds	r1, r3, #4
    468a:	6011      	str	r1, [r2, #0]
    468c:	6818      	ldr	r0, [r3, #0]
    468e:	2100      	movs	r1, #0
    4690:	4770      	bx	lr
        if (sign) {
    4692:	b129      	cbz	r1, 46a0 <intarg+0x44>
            val = va_arg(*va, long);
    4694:	6813      	ldr	r3, [r2, #0]
    4696:	1d19      	adds	r1, r3, #4
    4698:	6011      	str	r1, [r2, #0]
    469a:	6818      	ldr	r0, [r3, #0]
    469c:	17c1      	asrs	r1, r0, #31
    469e:	4770      	bx	lr
            val = va_arg(*va, unsigned long);
    46a0:	6813      	ldr	r3, [r2, #0]
    46a2:	1d19      	adds	r1, r3, #4
    46a4:	6011      	str	r1, [r2, #0]
    46a6:	6818      	ldr	r0, [r3, #0]
    46a8:	2100      	movs	r1, #0
    46aa:	4770      	bx	lr
            val = va_arg(*va, long long);
    46ac:	6813      	ldr	r3, [r2, #0]
    46ae:	3307      	adds	r3, #7
    46b0:	f023 0307 	bic.w	r3, r3, #7
    46b4:	f103 0108 	add.w	r1, r3, #8
    46b8:	6011      	str	r1, [r2, #0]
    46ba:	e9d3 0100 	ldrd	r0, r1, [r3]
    46be:	4770      	bx	lr

000046c0 <tfp_format>:

size_t tfp_format(FILE *putp, const char *fmt, va_list va)
{
    46c0:	b570      	push	{r4, r5, r6, lr}
    46c2:	b08a      	sub	sp, #40	; 0x28
    46c4:	4605      	mov	r5, r0
    46c6:	9101      	str	r1, [sp, #4]
    46c8:	9200      	str	r2, [sp, #0]
    double d;
    int n;
#endif
    int i;

    p.bf = bf;
    46ca:	ab02      	add	r3, sp, #8
    46cc:	9309      	str	r3, [sp, #36]	; 0x24
    size_t written = 0;
    46ce:	2400      	movs	r4, #0

    while ((ch = *(fmt++))) {
    46d0:	9b01      	ldr	r3, [sp, #4]
    46d2:	1c5a      	adds	r2, r3, #1
    46d4:	9201      	str	r2, [sp, #4]
    46d6:	7819      	ldrb	r1, [r3, #0]
    46d8:	2900      	cmp	r1, #0
    46da:	f000 813a 	beq.w	4952 <tfp_format+0x292>
        if (ch != '%') {
    46de:	2925      	cmp	r1, #37	; 0x25
    46e0:	d004      	beq.n	46ec <tfp_format+0x2c>
            written += putf(putp, ch);
    46e2:	4628      	mov	r0, r5
    46e4:	f7ff ff17 	bl	4516 <putf>
    46e8:	4404      	add	r4, r0
    46ea:	e7f1      	b.n	46d0 <tfp_format+0x10>
        } else {
            /* Init parameter struct */
            p.lz = 0;
    46ec:	2200      	movs	r2, #0
    46ee:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
            p.alt = 0;
    46f2:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
            p.width = 0;
    46f6:	f88d 2020 	strb.w	r2, [sp, #32]
            p.sign = 0;
            p.left = 0;
            p.uc = 0;
            p.hh = 0;
    46fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    46fe:	f362 1305 	bfi	r3, r2, #4, #2
    4702:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
            lng = 0;

            /* Flags */
            while ((ch = *(fmt++))) {
    4706:	9b01      	ldr	r3, [sp, #4]
    4708:	1c5a      	adds	r2, r3, #1
    470a:	9201      	str	r2, [sp, #4]
    470c:	7818      	ldrb	r0, [r3, #0]
    470e:	b128      	cbz	r0, 471c <tfp_format+0x5c>
                switch (ch) {
    4710:	282d      	cmp	r0, #45	; 0x2d
    4712:	d052      	beq.n	47ba <tfp_format+0xfa>
    4714:	2830      	cmp	r0, #48	; 0x30
    4716:	d040      	beq.n	479a <tfp_format+0xda>
    4718:	2823      	cmp	r0, #35	; 0x23
    471a:	d047      	beq.n	47ac <tfp_format+0xec>
                }
                break;
            }

            /* Width */
            if (ch == '*') {
    471c:	282a      	cmp	r0, #42	; 0x2a
    471e:	d056      	beq.n	47ce <tfp_format+0x10e>
                    p.width = UCHAR_MAX;
                } else if (i > 0) {
                    p.width = i;
                }
                ch = *(fmt++);
            } else if (ch >= '0' && ch <= '9') {
    4720:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    4724:	b2db      	uxtb	r3, r3
    4726:	2b09      	cmp	r3, #9
    4728:	d965      	bls.n	47f6 <tfp_format+0x136>
                ch = a2i(ch, &fmt, 10, &(p.width));
            }
            if (ch == 'l') {
    472a:	286c      	cmp	r0, #108	; 0x6c
    472c:	d069      	beq.n	4802 <tfp_format+0x142>

                if (ch == 'l') {
                    ch = *(fmt++);
                    lng = 2;
                }
            } else if (ch == 'h') {
    472e:	2868      	cmp	r0, #104	; 0x68
    4730:	d074      	beq.n	481c <tfp_format+0x15c>
            lng = 0;
    4732:	2300      	movs	r3, #0
                    ch = *(fmt++);
                    p.hh = 2;
                }
            }

            if (ch == 'z') {
    4734:	287a      	cmp	r0, #122	; 0x7a
    4736:	f000 808b 	beq.w	4850 <tfp_format+0x190>
                ch = *(fmt++);
            }

            switch (ch) {
    473a:	2869      	cmp	r0, #105	; 0x69
    473c:	f000 80a9 	beq.w	4892 <tfp_format+0x1d2>
    4740:	f240 808b 	bls.w	485a <tfp_format+0x19a>
    4744:	2873      	cmp	r0, #115	; 0x73
    4746:	f000 80f7 	beq.w	4938 <tfp_format+0x278>
    474a:	f200 80b3 	bhi.w	48b4 <tfp_format+0x1f4>
    474e:	286f      	cmp	r0, #111	; 0x6f
    4750:	f000 80e1 	beq.w	4916 <tfp_format+0x256>
    4754:	2870      	cmp	r0, #112	; 0x70
    4756:	d1bb      	bne.n	46d0 <tfp_format+0x10>
                p.base = 8;
                ui2a(intarg(lng, 0, &va), &p);
                written += putchw(putp, &p);
                break;
            case 'p':
                v = va_arg(va, void *);
    4758:	9b00      	ldr	r3, [sp, #0]
    475a:	1d1a      	adds	r2, r3, #4
    475c:	9200      	str	r2, [sp, #0]
    475e:	6818      	ldr	r0, [r3, #0]
                p.base = 16;
    4760:	2310      	movs	r3, #16
    4762:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
                ui2a((uintptr_t)v, &p);
    4766:	aa08      	add	r2, sp, #32
    4768:	2100      	movs	r1, #0
    476a:	f7ff fe1b 	bl	43a4 <ui2a>
                p.width = 2 * sizeof(void*);
    476e:	2308      	movs	r3, #8
    4770:	f88d 3020 	strb.w	r3, [sp, #32]
                p.lz = 1;
    4774:	2301      	movs	r3, #1
    4776:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
                written += putf(putp, '0');
    477a:	2130      	movs	r1, #48	; 0x30
    477c:	4628      	mov	r0, r5
    477e:	f7ff feca 	bl	4516 <putf>
    4782:	4404      	add	r4, r0
                written += putf(putp, 'x');
    4784:	2178      	movs	r1, #120	; 0x78
    4786:	4628      	mov	r0, r5
    4788:	f7ff fec5 	bl	4516 <putf>
    478c:	4404      	add	r4, r0
                written += putchw(putp, &p);
    478e:	a908      	add	r1, sp, #32
    4790:	4628      	mov	r0, r5
    4792:	f7ff fed5 	bl	4540 <putchw>
    4796:	4404      	add	r4, r0
                break;
    4798:	e79a      	b.n	46d0 <tfp_format+0x10>
                    if (!p.left) {
    479a:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    479e:	f013 0f08 	tst.w	r3, #8
    47a2:	d1b0      	bne.n	4706 <tfp_format+0x46>
                        p.lz = 1;
    47a4:	2301      	movs	r3, #1
    47a6:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
                    continue;
    47aa:	e7ac      	b.n	4706 <tfp_format+0x46>
                    p.alt = 1;
    47ac:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    47b0:	f043 0302 	orr.w	r3, r3, #2
    47b4:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
                    continue;
    47b8:	e7a5      	b.n	4706 <tfp_format+0x46>
                    p.left = 1;
    47ba:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    47be:	f043 0308 	orr.w	r3, r3, #8
    47c2:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
                    p.lz = 0;
    47c6:	2300      	movs	r3, #0
    47c8:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
                    continue;
    47cc:	e79b      	b.n	4706 <tfp_format+0x46>
                i = intarg(0, 1, &va);
    47ce:	466a      	mov	r2, sp
    47d0:	2101      	movs	r1, #1
    47d2:	2000      	movs	r0, #0
    47d4:	f7ff ff42 	bl	465c <intarg>
                if (i > UCHAR_MAX) {
    47d8:	28ff      	cmp	r0, #255	; 0xff
    47da:	dd07      	ble.n	47ec <tfp_format+0x12c>
                    p.width = UCHAR_MAX;
    47dc:	23ff      	movs	r3, #255	; 0xff
    47de:	f88d 3020 	strb.w	r3, [sp, #32]
                ch = *(fmt++);
    47e2:	9b01      	ldr	r3, [sp, #4]
    47e4:	1c5a      	adds	r2, r3, #1
    47e6:	9201      	str	r2, [sp, #4]
    47e8:	7818      	ldrb	r0, [r3, #0]
    47ea:	e79e      	b.n	472a <tfp_format+0x6a>
                } else if (i > 0) {
    47ec:	2800      	cmp	r0, #0
    47ee:	ddf8      	ble.n	47e2 <tfp_format+0x122>
                    p.width = i;
    47f0:	f88d 0020 	strb.w	r0, [sp, #32]
    47f4:	e7f5      	b.n	47e2 <tfp_format+0x122>
                ch = a2i(ch, &fmt, 10, &(p.width));
    47f6:	ab08      	add	r3, sp, #32
    47f8:	220a      	movs	r2, #10
    47fa:	a901      	add	r1, sp, #4
    47fc:	f7ff fe70 	bl	44e0 <a2i>
    4800:	e793      	b.n	472a <tfp_format+0x6a>
                ch = *(fmt++);
    4802:	9b01      	ldr	r3, [sp, #4]
    4804:	1c5a      	adds	r2, r3, #1
    4806:	9201      	str	r2, [sp, #4]
    4808:	7818      	ldrb	r0, [r3, #0]
                if (ch == 'l') {
    480a:	286c      	cmp	r0, #108	; 0x6c
    480c:	d001      	beq.n	4812 <tfp_format+0x152>
                lng = 1;
    480e:	2301      	movs	r3, #1
    4810:	e790      	b.n	4734 <tfp_format+0x74>
                    ch = *(fmt++);
    4812:	1c9a      	adds	r2, r3, #2
    4814:	9201      	str	r2, [sp, #4]
    4816:	7858      	ldrb	r0, [r3, #1]
                    lng = 2;
    4818:	2302      	movs	r3, #2
    481a:	e78b      	b.n	4734 <tfp_format+0x74>
                ch = *(fmt++);
    481c:	9b01      	ldr	r3, [sp, #4]
    481e:	1c5a      	adds	r2, r3, #1
    4820:	9201      	str	r2, [sp, #4]
    4822:	7818      	ldrb	r0, [r3, #0]
                p.hh = 1;
    4824:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
    4828:	2601      	movs	r6, #1
    482a:	f366 1105 	bfi	r1, r6, #4, #2
    482e:	f88d 1022 	strb.w	r1, [sp, #34]	; 0x22
                if (ch == 'h') {
    4832:	2868      	cmp	r0, #104	; 0x68
    4834:	d001      	beq.n	483a <tfp_format+0x17a>
            lng = 0;
    4836:	2300      	movs	r3, #0
    4838:	e77c      	b.n	4734 <tfp_format+0x74>
                    ch = *(fmt++);
    483a:	4432      	add	r2, r6
    483c:	9201      	str	r2, [sp, #4]
    483e:	7858      	ldrb	r0, [r3, #1]
                    p.hh = 2;
    4840:	b2cb      	uxtb	r3, r1
    4842:	2202      	movs	r2, #2
    4844:	f362 1305 	bfi	r3, r2, #4, #2
    4848:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
            lng = 0;
    484c:	2300      	movs	r3, #0
    484e:	e771      	b.n	4734 <tfp_format+0x74>
                ch = *(fmt++);
    4850:	9a01      	ldr	r2, [sp, #4]
    4852:	1c51      	adds	r1, r2, #1
    4854:	9101      	str	r1, [sp, #4]
    4856:	7810      	ldrb	r0, [r2, #0]
    4858:	e76f      	b.n	473a <tfp_format+0x7a>
            switch (ch) {
    485a:	2858      	cmp	r0, #88	; 0x58
    485c:	d040      	beq.n	48e0 <tfp_format+0x220>
    485e:	d80a      	bhi.n	4876 <tfp_format+0x1b6>
    4860:	2800      	cmp	r0, #0
    4862:	d076      	beq.n	4952 <tfp_format+0x292>
    4864:	2825      	cmp	r0, #37	; 0x25
    4866:	f47f af33 	bne.w	46d0 <tfp_format+0x10>
                /* Output the decimal part. */
                written += putchw(putp, &p);
                break;
#endif
            case '%':
                written += putf(putp, ch);
    486a:	4601      	mov	r1, r0
    486c:	4628      	mov	r0, r5
    486e:	f7ff fe52 	bl	4516 <putf>
    4872:	4404      	add	r4, r0
                break;
    4874:	e72c      	b.n	46d0 <tfp_format+0x10>
            switch (ch) {
    4876:	2863      	cmp	r0, #99	; 0x63
    4878:	d108      	bne.n	488c <tfp_format+0x1cc>
                written += putf(putp, (char)(va_arg(va, int)));
    487a:	9b00      	ldr	r3, [sp, #0]
    487c:	1d1a      	adds	r2, r3, #4
    487e:	9200      	str	r2, [sp, #0]
    4880:	7819      	ldrb	r1, [r3, #0]
    4882:	4628      	mov	r0, r5
    4884:	f7ff fe47 	bl	4516 <putf>
    4888:	4404      	add	r4, r0
                break;
    488a:	e721      	b.n	46d0 <tfp_format+0x10>
            switch (ch) {
    488c:	2864      	cmp	r0, #100	; 0x64
    488e:	f47f af1f 	bne.w	46d0 <tfp_format+0x10>
                p.base = 10;
    4892:	220a      	movs	r2, #10
    4894:	f88d 2023 	strb.w	r2, [sp, #35]	; 0x23
                i2a(intarg(lng, 1, &va), &p);
    4898:	466a      	mov	r2, sp
    489a:	2101      	movs	r1, #1
    489c:	4618      	mov	r0, r3
    489e:	f7ff fedd 	bl	465c <intarg>
    48a2:	aa08      	add	r2, sp, #32
    48a4:	f7ff fdf4 	bl	4490 <i2a>
                written += putchw(putp, &p);
    48a8:	a908      	add	r1, sp, #32
    48aa:	4628      	mov	r0, r5
    48ac:	f7ff fe48 	bl	4540 <putchw>
    48b0:	4404      	add	r4, r0
                break;
    48b2:	e70d      	b.n	46d0 <tfp_format+0x10>
            switch (ch) {
    48b4:	2875      	cmp	r0, #117	; 0x75
    48b6:	d110      	bne.n	48da <tfp_format+0x21a>
                p.base = 10;
    48b8:	220a      	movs	r2, #10
    48ba:	f88d 2023 	strb.w	r2, [sp, #35]	; 0x23
                ui2a(intarg(lng, 0, &va), &p);
    48be:	466a      	mov	r2, sp
    48c0:	2100      	movs	r1, #0
    48c2:	4618      	mov	r0, r3
    48c4:	f7ff feca 	bl	465c <intarg>
    48c8:	aa08      	add	r2, sp, #32
    48ca:	f7ff fd6b 	bl	43a4 <ui2a>
                written += putchw(putp, &p);
    48ce:	a908      	add	r1, sp, #32
    48d0:	4628      	mov	r0, r5
    48d2:	f7ff fe35 	bl	4540 <putchw>
    48d6:	4404      	add	r4, r0
                break;
    48d8:	e6fa      	b.n	46d0 <tfp_format+0x10>
            switch (ch) {
    48da:	2878      	cmp	r0, #120	; 0x78
    48dc:	f47f aef8 	bne.w	46d0 <tfp_format+0x10>
                p.base = 16;
    48e0:	2210      	movs	r2, #16
    48e2:	f88d 2023 	strb.w	r2, [sp, #35]	; 0x23
                p.uc = (ch == 'X');
    48e6:	2858      	cmp	r0, #88	; 0x58
    48e8:	bf14      	ite	ne
    48ea:	2000      	movne	r0, #0
    48ec:	2001      	moveq	r0, #1
    48ee:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
    48f2:	f360 0282 	bfi	r2, r0, #2, #1
    48f6:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
                ui2a(intarg(lng, 0, &va), &p);
    48fa:	466a      	mov	r2, sp
    48fc:	2100      	movs	r1, #0
    48fe:	4618      	mov	r0, r3
    4900:	f7ff feac 	bl	465c <intarg>
    4904:	aa08      	add	r2, sp, #32
    4906:	f7ff fd4d 	bl	43a4 <ui2a>
                written += putchw(putp, &p);
    490a:	a908      	add	r1, sp, #32
    490c:	4628      	mov	r0, r5
    490e:	f7ff fe17 	bl	4540 <putchw>
    4912:	4404      	add	r4, r0
                break;
    4914:	e6dc      	b.n	46d0 <tfp_format+0x10>
                p.base = 8;
    4916:	2208      	movs	r2, #8
    4918:	f88d 2023 	strb.w	r2, [sp, #35]	; 0x23
                ui2a(intarg(lng, 0, &va), &p);
    491c:	466a      	mov	r2, sp
    491e:	2100      	movs	r1, #0
    4920:	4618      	mov	r0, r3
    4922:	f7ff fe9b 	bl	465c <intarg>
    4926:	aa08      	add	r2, sp, #32
    4928:	f7ff fd3c 	bl	43a4 <ui2a>
                written += putchw(putp, &p);
    492c:	a908      	add	r1, sp, #32
    492e:	4628      	mov	r0, r5
    4930:	f7ff fe06 	bl	4540 <putchw>
    4934:	4404      	add	r4, r0
                break;
    4936:	e6cb      	b.n	46d0 <tfp_format+0x10>
                p.bf = va_arg(va, char *);
    4938:	9b00      	ldr	r3, [sp, #0]
    493a:	1d1a      	adds	r2, r3, #4
    493c:	9200      	str	r2, [sp, #0]
    493e:	681b      	ldr	r3, [r3, #0]
    4940:	9309      	str	r3, [sp, #36]	; 0x24
                written += putchw(putp, &p);
    4942:	a908      	add	r1, sp, #32
    4944:	4628      	mov	r0, r5
    4946:	f7ff fdfb 	bl	4540 <putchw>
    494a:	4404      	add	r4, r0
                p.bf = bf;
    494c:	ab02      	add	r3, sp, #8
    494e:	9309      	str	r3, [sp, #36]	; 0x24
                break;
    4950:	e6be      	b.n	46d0 <tfp_format+0x10>
        }
    }
 abort:;
 
 return written;
}
    4952:	4620      	mov	r0, r4
    4954:	b00a      	add	sp, #40	; 0x28
    4956:	bd70      	pop	{r4, r5, r6, pc}

00004958 <vfprintf>:

int vfprintf(FILE *f, const char *fmt, va_list va)
{
    4958:	b508      	push	{r3, lr}
    return tfp_format(f, fmt, va);
    495a:	f7ff feb1 	bl	46c0 <tfp_format>
}
    495e:	bd08      	pop	{r3, pc}

00004960 <printf>:
    va_end(va);
    return rv;
}

int printf(const char *fmt, ...)
{
    4960:	b40f      	push	{r0, r1, r2, r3}
    4962:	b500      	push	{lr}
    4964:	b083      	sub	sp, #12
    4966:	aa04      	add	r2, sp, #16
    4968:	f852 1b04 	ldr.w	r1, [r2], #4
    va_list va;
    va_start(va, fmt);
    496c:	9201      	str	r2, [sp, #4]
    int rv = vfprintf(stdout, fmt, va);
    496e:	4b04      	ldr	r3, [pc, #16]	; (4980 <printf+0x20>)
    4970:	6818      	ldr	r0, [r3, #0]
    4972:	f7ff fff1 	bl	4958 <vfprintf>
    va_end(va);
    return rv;
}
    4976:	b003      	add	sp, #12
    4978:	f85d eb04 	ldr.w	lr, [sp], #4
    497c:	b004      	add	sp, #16
    497e:	4770      	bx	lr
    4980:	00005a28 	.word	0x00005a28

00004984 <vprintf>:

#include <stdio.h>
#include <stdarg.h>

int vprintf(const char *format, va_list ap)
{
    4984:	b508      	push	{r3, lr}
	return vfprintf(stdout, format, ap);
    4986:	460a      	mov	r2, r1
    4988:	4601      	mov	r1, r0
    498a:	4b02      	ldr	r3, [pc, #8]	; (4994 <vprintf+0x10>)
    498c:	6818      	ldr	r0, [r3, #0]
    498e:	f7ff ffe3 	bl	4958 <vfprintf>
}
    4992:	bd08      	pop	{r3, pc}
    4994:	00005a28 	.word	0x00005a28

00004998 <flash_area_find_idx>:
const struct flash_area *flash_map;
int flash_map_entries;

static int
flash_area_find_idx(uint8_t id)
{
    4998:	b410      	push	{r4}
    int i;

    if (flash_map == NULL) {
    499a:	4b0c      	ldr	r3, [pc, #48]	; (49cc <flash_area_find_idx+0x34>)
    499c:	681c      	ldr	r4, [r3, #0]
    499e:	b18c      	cbz	r4, 49c4 <flash_area_find_idx+0x2c>
        return -1;
    }

    for (i = 0; i < flash_map_entries; i++) {
    49a0:	2300      	movs	r3, #0
    49a2:	4a0b      	ldr	r2, [pc, #44]	; (49d0 <flash_area_find_idx+0x38>)
    49a4:	6812      	ldr	r2, [r2, #0]
    49a6:	429a      	cmp	r2, r3
    49a8:	dd07      	ble.n	49ba <flash_area_find_idx+0x22>
        if (flash_map[i].fa_id == id) {
    49aa:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    49ae:	008a      	lsls	r2, r1, #2
    49b0:	5ca2      	ldrb	r2, [r4, r2]
    49b2:	4282      	cmp	r2, r0
    49b4:	d003      	beq.n	49be <flash_area_find_idx+0x26>
    for (i = 0; i < flash_map_entries; i++) {
    49b6:	3301      	adds	r3, #1
    49b8:	e7f3      	b.n	49a2 <flash_area_find_idx+0xa>
            return i;
        }
    }

    return -1;
    49ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
    49be:	4618      	mov	r0, r3
    49c0:	bc10      	pop	{r4}
    49c2:	4770      	bx	lr
        return -1;
    49c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    49c8:	e7f9      	b.n	49be <flash_area_find_idx+0x26>
    49ca:	bf00      	nop
    49cc:	20006384 	.word	0x20006384
    49d0:	20006388 	.word	0x20006388

000049d4 <flash_map_area_overlaps>:
    const struct flash_area *area2;
    uint32_t end1;
    uint32_t end2;
    int i;

    for (i = 0; i < flash_map_entries; i++) {
    49d4:	2300      	movs	r3, #0
    49d6:	4a13      	ldr	r2, [pc, #76]	; (4a24 <flash_map_area_overlaps+0x50>)
    49d8:	6812      	ldr	r2, [r2, #0]
    49da:	429a      	cmp	r2, r3
    49dc:	dd1f      	ble.n	4a1e <flash_map_area_overlaps+0x4a>
{
    49de:	b430      	push	{r4, r5}
    49e0:	e004      	b.n	49ec <flash_map_area_overlaps+0x18>
    for (i = 0; i < flash_map_entries; i++) {
    49e2:	3301      	adds	r3, #1
    49e4:	4a0f      	ldr	r2, [pc, #60]	; (4a24 <flash_map_area_overlaps+0x50>)
    49e6:	6812      	ldr	r2, [r2, #0]
    49e8:	429a      	cmp	r2, r3
    49ea:	dd15      	ble.n	4a18 <flash_map_area_overlaps+0x44>
        area2 = &flash_map[i];
    49ec:	4a0e      	ldr	r2, [pc, #56]	; (4a28 <flash_map_area_overlaps+0x54>)
    49ee:	6812      	ldr	r2, [r2, #0]
    49f0:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    49f4:	00a1      	lsls	r1, r4, #2
    49f6:	440a      	add	r2, r1

        if (area1->fa_device_id == area2->fa_device_id) {
    49f8:	7844      	ldrb	r4, [r0, #1]
    49fa:	7851      	ldrb	r1, [r2, #1]
    49fc:	428c      	cmp	r4, r1
    49fe:	d1f0      	bne.n	49e2 <flash_map_area_overlaps+0xe>
            end1 = area1->fa_off + area1->fa_size;
    4a00:	6845      	ldr	r5, [r0, #4]
    4a02:	6881      	ldr	r1, [r0, #8]
    4a04:	4429      	add	r1, r5
            end2 = area2->fa_off + area2->fa_size;
    4a06:	6854      	ldr	r4, [r2, #4]
    4a08:	6892      	ldr	r2, [r2, #8]
    4a0a:	4422      	add	r2, r4

            if (end1 > area2->fa_off && area1->fa_off < end2) {
    4a0c:	428c      	cmp	r4, r1
    4a0e:	d2e8      	bcs.n	49e2 <flash_map_area_overlaps+0xe>
    4a10:	4295      	cmp	r5, r2
    4a12:	d2e6      	bcs.n	49e2 <flash_map_area_overlaps+0xe>
                return true;
    4a14:	2001      	movs	r0, #1
    4a16:	e000      	b.n	4a1a <flash_map_area_overlaps+0x46>
            }
        }
    }

    return false;
    4a18:	2000      	movs	r0, #0
}
    4a1a:	bc30      	pop	{r4, r5}
    4a1c:	4770      	bx	lr
    return false;
    4a1e:	2000      	movs	r0, #0
}
    4a20:	4770      	bx	lr
    4a22:	bf00      	nop
    4a24:	20006388 	.word	0x20006388
    4a28:	20006384 	.word	0x20006384

00004a2c <flash_map_add_new_dflt_areas>:
 * Adds areas from the hardcoded flash map that aren't present in, and don't
 * overlap with, the manufacturing flash map.
 */
static void
flash_map_add_new_dflt_areas(void)
{
    4a2c:	b570      	push	{r4, r5, r6, lr}

    const struct flash_area *dflt_area;
    struct flash_area *dst_area;
    int i;
    
    for (i = 0; i < num_dflt_entries; i++) {
    4a2e:	2400      	movs	r4, #0
    4a30:	e006      	b.n	4a40 <flash_map_add_new_dflt_areas+0x14>
            /* Default flash map contains a new entry. */
            if (flash_map_entries >= MYNEWT_VAL(FLASH_MAP_MAX_AREAS)) {
                DFLT_LOG_DEBUG("failed to add default flash area: "
                               "no room: id=%d",
                               dflt_area->fa_id);
                DEBUG_PANIC();
    4a32:	2300      	movs	r3, #0
    4a34:	461a      	mov	r2, r3
    4a36:	4619      	mov	r1, r3
    4a38:	4618      	mov	r0, r3
    4a3a:	f7fc fe7f 	bl	173c <__assert_func>
    for (i = 0; i < num_dflt_entries; i++) {
    4a3e:	3401      	adds	r4, #1
    4a40:	2c05      	cmp	r4, #5
    4a42:	dc26      	bgt.n	4a92 <flash_map_add_new_dflt_areas+0x66>
        dflt_area = &sysflash_map_dflt[i];
    4a44:	0063      	lsls	r3, r4, #1
    4a46:	4423      	add	r3, r4
    4a48:	009a      	lsls	r2, r3, #2
    4a4a:	4b12      	ldr	r3, [pc, #72]	; (4a94 <flash_map_add_new_dflt_areas+0x68>)
    4a4c:	18d6      	adds	r6, r2, r3
        if (flash_area_find_idx(dflt_area->fa_id) == -1) {
    4a4e:	5c98      	ldrb	r0, [r3, r2]
    4a50:	f7ff ffa2 	bl	4998 <flash_area_find_idx>
    4a54:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    4a58:	d1f1      	bne.n	4a3e <flash_map_add_new_dflt_areas+0x12>
            if (flash_map_entries >= MYNEWT_VAL(FLASH_MAP_MAX_AREAS)) {
    4a5a:	4b0f      	ldr	r3, [pc, #60]	; (4a98 <flash_map_add_new_dflt_areas+0x6c>)
    4a5c:	681d      	ldr	r5, [r3, #0]
    4a5e:	2d09      	cmp	r5, #9
    4a60:	dce7      	bgt.n	4a32 <flash_map_add_new_dflt_areas+0x6>
                return;
            } 

            /* Add the default entry if it doesn't cause any overlaps. */
            if (flash_map_area_overlaps(dflt_area)) {
    4a62:	4630      	mov	r0, r6
    4a64:	f7ff ffb6 	bl	49d4 <flash_map_area_overlaps>
    4a68:	2800      	cmp	r0, #0
    4a6a:	d1e8      	bne.n	4a3e <flash_map_add_new_dflt_areas+0x12>
                DFLT_LOG_DEBUG("failed to add default flash area: "
                               "overlap: id=%d",
                               dflt_area->fa_id);
            } else {
                /* Cast away const. */
                dst_area = (struct flash_area *) &flash_map[flash_map_entries];
    4a6c:	4b0b      	ldr	r3, [pc, #44]	; (4a9c <flash_map_add_new_dflt_areas+0x70>)
    4a6e:	681b      	ldr	r3, [r3, #0]
    4a70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    4a74:	00aa      	lsls	r2, r5, #2
    4a76:	4413      	add	r3, r2

                *dst_area = *dflt_area;
    4a78:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    4a7c:	0091      	lsls	r1, r2, #2
    4a7e:	4a05      	ldr	r2, [pc, #20]	; (4a94 <flash_map_add_new_dflt_areas+0x68>)
    4a80:	440a      	add	r2, r1
    4a82:	ca07      	ldmia	r2, {r0, r1, r2}
    4a84:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                flash_map_entries++;
    4a88:	4a03      	ldr	r2, [pc, #12]	; (4a98 <flash_map_add_new_dflt_areas+0x6c>)
    4a8a:	6813      	ldr	r3, [r2, #0]
    4a8c:	3301      	adds	r3, #1
    4a8e:	6013      	str	r3, [r2, #0]
    4a90:	e7d5      	b.n	4a3e <flash_map_add_new_dflt_areas+0x12>
            }
        }
    }
}
    4a92:	bd70      	pop	{r4, r5, r6, pc}
    4a94:	00005a2c 	.word	0x00005a2c
    4a98:	20006388 	.word	0x20006388
    4a9c:	20006384 	.word	0x20006384

00004aa0 <flash_map_read_mfg>:
{
    4aa0:	b570      	push	{r4, r5, r6, lr}
    4aa2:	b086      	sub	sp, #24
    4aa4:	4605      	mov	r5, r0
    4aa6:	460e      	mov	r6, r1
    4aa8:	4614      	mov	r4, r2
    *out_num_areas = 0;
    4aaa:	2300      	movs	r3, #0
    4aac:	6013      	str	r3, [r2, #0]
    mfg_init();
    4aae:	f000 fa13 	bl	4ed8 <mfg_init>
    mfg_open(&reader);
    4ab2:	a801      	add	r0, sp, #4
    4ab4:	f000 fa22 	bl	4efc <mfg_open>
        if (*out_num_areas >= max_areas) {
    4ab8:	6823      	ldr	r3, [r4, #0]
    4aba:	42ab      	cmp	r3, r5
    4abc:	da29      	bge.n	4b12 <flash_map_read_mfg+0x72>
        rc = mfg_seek_next_with_type(&reader, MFG_META_TLV_TYPE_FLASH_AREA);
    4abe:	2102      	movs	r1, #2
    4ac0:	a801      	add	r0, sp, #4
    4ac2:	f000 f9f2 	bl	4eaa <mfg_seek_next_with_type>
    4ac6:	4603      	mov	r3, r0
        switch (rc) {
    4ac8:	f110 0f0f 	cmn.w	r0, #15
    4acc:	d003      	beq.n	4ad6 <flash_map_read_mfg+0x36>
    4ace:	b120      	cbz	r0, 4ada <flash_map_read_mfg+0x3a>
}
    4ad0:	4618      	mov	r0, r3
    4ad2:	b006      	add	sp, #24
    4ad4:	bd70      	pop	{r4, r5, r6, pc}
            return 0;
    4ad6:	2300      	movs	r3, #0
    4ad8:	e7fa      	b.n	4ad0 <flash_map_read_mfg+0x30>
        rc = mfg_read_tlv_flash_area(&reader, &meta_flash_area);
    4ada:	a903      	add	r1, sp, #12
    4adc:	a801      	add	r0, sp, #4
    4ade:	f000 f9f1 	bl	4ec4 <mfg_read_tlv_flash_area>
        if (rc != 0) {
    4ae2:	4603      	mov	r3, r0
    4ae4:	2800      	cmp	r0, #0
    4ae6:	d1f3      	bne.n	4ad0 <flash_map_read_mfg+0x30>
        fap = out_areas + *out_num_areas;
    4ae8:	6823      	ldr	r3, [r4, #0]
    4aea:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4aee:	009a      	lsls	r2, r3, #2
    4af0:	18b3      	adds	r3, r6, r2
        fap->fa_id = meta_flash_area.area_id;
    4af2:	f89d 100c 	ldrb.w	r1, [sp, #12]
    4af6:	54b1      	strb	r1, [r6, r2]
        fap->fa_device_id = meta_flash_area.device_id;
    4af8:	f89d 200d 	ldrb.w	r2, [sp, #13]
    4afc:	705a      	strb	r2, [r3, #1]
        fap->fa_off = meta_flash_area.offset;
    4afe:	f8dd 200e 	ldr.w	r2, [sp, #14]
    4b02:	605a      	str	r2, [r3, #4]
        fap->fa_size = meta_flash_area.size;
    4b04:	f8dd 2012 	ldr.w	r2, [sp, #18]
    4b08:	609a      	str	r2, [r3, #8]
        (*out_num_areas)++;
    4b0a:	6823      	ldr	r3, [r4, #0]
    4b0c:	3301      	adds	r3, #1
    4b0e:	6023      	str	r3, [r4, #0]
        if (*out_num_areas >= max_areas) {
    4b10:	e7d2      	b.n	4ab8 <flash_map_read_mfg+0x18>
            return -1;
    4b12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4b16:	e7db      	b.n	4ad0 <flash_map_read_mfg+0x30>

00004b18 <flash_area_open>:
{
    4b18:	b538      	push	{r3, r4, r5, lr}
    if (flash_map == NULL) {
    4b1a:	4b0b      	ldr	r3, [pc, #44]	; (4b48 <flash_area_open+0x30>)
    4b1c:	681c      	ldr	r4, [r3, #0]
    4b1e:	b164      	cbz	r4, 4b3a <flash_area_open+0x22>
    4b20:	460d      	mov	r5, r1
    idx = flash_area_find_idx(id);
    4b22:	f7ff ff39 	bl	4998 <flash_area_find_idx>
    if (idx == -1) {
    4b26:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    4b2a:	d009      	beq.n	4b40 <flash_area_open+0x28>
    *fap = &flash_map[idx];
    4b2c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    4b30:	0083      	lsls	r3, r0, #2
    4b32:	441c      	add	r4, r3
    4b34:	602c      	str	r4, [r5, #0]
    return 0;
    4b36:	2000      	movs	r0, #0
}
    4b38:	bd38      	pop	{r3, r4, r5, pc}
        return SYS_EACCES;
    4b3a:	f06f 0006 	mvn.w	r0, #6
    4b3e:	e7fb      	b.n	4b38 <flash_area_open+0x20>
        return SYS_ENOENT;
    4b40:	f06f 0003 	mvn.w	r0, #3
    4b44:	e7f8      	b.n	4b38 <flash_area_open+0x20>
    4b46:	bf00      	nop
    4b48:	20006384 	.word	0x20006384

00004b4c <flash_area_to_sectors>:
{
    4b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4b50:	b084      	sub	sp, #16
    4b52:	460f      	mov	r7, r1
    4b54:	4616      	mov	r6, r2
    rc = flash_area_open(id, &fa);
    4b56:	fa5f f980 	uxtb.w	r9, r0
    4b5a:	a903      	add	r1, sp, #12
    4b5c:	4648      	mov	r0, r9
    4b5e:	f7ff ffdb 	bl	4b18 <flash_area_open>
    if (rc != 0) {
    4b62:	4680      	mov	r8, r0
    4b64:	b118      	cbz	r0, 4b6e <flash_area_to_sectors+0x22>
}
    4b66:	4640      	mov	r0, r8
    4b68:	b004      	add	sp, #16
    4b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    *cnt = 0;
    4b6e:	2300      	movs	r3, #0
    4b70:	603b      	str	r3, [r7, #0]
    hf = hal_bsp_flash_dev(fa->fa_device_id);
    4b72:	9b03      	ldr	r3, [sp, #12]
    4b74:	7858      	ldrb	r0, [r3, #1]
    4b76:	f7fb fd63 	bl	640 <hal_bsp_flash_dev>
    4b7a:	4605      	mov	r5, r0
    for (i = 0; i < hf->hf_sector_cnt; i++) {
    4b7c:	4644      	mov	r4, r8
    4b7e:	e003      	b.n	4b88 <flash_area_to_sectors+0x3c>
            (*cnt)++;
    4b80:	683b      	ldr	r3, [r7, #0]
    4b82:	3301      	adds	r3, #1
    4b84:	603b      	str	r3, [r7, #0]
    for (i = 0; i < hf->hf_sector_cnt; i++) {
    4b86:	3401      	adds	r4, #1
    4b88:	68eb      	ldr	r3, [r5, #12]
    4b8a:	42a3      	cmp	r3, r4
    4b8c:	ddeb      	ble.n	4b66 <flash_area_to_sectors+0x1a>
        hf->hf_itf->hff_sector_info(hf, i, &start, &size);
    4b8e:	682b      	ldr	r3, [r5, #0]
    4b90:	f8d3 a00c 	ldr.w	sl, [r3, #12]
    4b94:	ab01      	add	r3, sp, #4
    4b96:	aa02      	add	r2, sp, #8
    4b98:	4621      	mov	r1, r4
    4b9a:	4628      	mov	r0, r5
    4b9c:	47d0      	blx	sl
        if (start >= fa->fa_off && start < fa->fa_off + fa->fa_size) {
    4b9e:	9903      	ldr	r1, [sp, #12]
    4ba0:	684b      	ldr	r3, [r1, #4]
    4ba2:	9a02      	ldr	r2, [sp, #8]
    4ba4:	4293      	cmp	r3, r2
    4ba6:	d8ee      	bhi.n	4b86 <flash_area_to_sectors+0x3a>
    4ba8:	6889      	ldr	r1, [r1, #8]
    4baa:	440b      	add	r3, r1
    4bac:	429a      	cmp	r2, r3
    4bae:	d2ea      	bcs.n	4b86 <flash_area_to_sectors+0x3a>
            if (ret) {
    4bb0:	2e00      	cmp	r6, #0
    4bb2:	d0e5      	beq.n	4b80 <flash_area_to_sectors+0x34>
                ret->fa_id = id;
    4bb4:	f886 9000 	strb.w	r9, [r6]
                ret->fa_device_id = fa->fa_device_id;
    4bb8:	9b03      	ldr	r3, [sp, #12]
    4bba:	785b      	ldrb	r3, [r3, #1]
    4bbc:	7073      	strb	r3, [r6, #1]
                ret->fa_off = start;
    4bbe:	6072      	str	r2, [r6, #4]
                ret->fa_size = size;
    4bc0:	9b01      	ldr	r3, [sp, #4]
    4bc2:	60b3      	str	r3, [r6, #8]
                ret++;
    4bc4:	360c      	adds	r6, #12
    4bc6:	e7db      	b.n	4b80 <flash_area_to_sectors+0x34>

00004bc8 <flash_area_read>:
{
    4bc8:	b538      	push	{r3, r4, r5, lr}
    if (off > fa->fa_size || off + len > fa->fa_size) {
    4bca:	6884      	ldr	r4, [r0, #8]
    4bcc:	428c      	cmp	r4, r1
    4bce:	d308      	bcc.n	4be2 <flash_area_read+0x1a>
    4bd0:	18cd      	adds	r5, r1, r3
    4bd2:	42ac      	cmp	r4, r5
    4bd4:	d308      	bcc.n	4be8 <flash_area_read+0x20>
    return hal_flash_read(fa->fa_device_id, fa->fa_off + off, dst, len);
    4bd6:	6844      	ldr	r4, [r0, #4]
    4bd8:	4421      	add	r1, r4
    4bda:	7840      	ldrb	r0, [r0, #1]
    4bdc:	f7ff fa93 	bl	4106 <hal_flash_read>
}
    4be0:	bd38      	pop	{r3, r4, r5, pc}
        return -1;
    4be2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4be6:	e7fb      	b.n	4be0 <flash_area_read+0x18>
    4be8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4bec:	e7f8      	b.n	4be0 <flash_area_read+0x18>

00004bee <flash_area_write>:
{
    4bee:	b538      	push	{r3, r4, r5, lr}
    if (off > fa->fa_size || off + len > fa->fa_size) {
    4bf0:	6884      	ldr	r4, [r0, #8]
    4bf2:	428c      	cmp	r4, r1
    4bf4:	d308      	bcc.n	4c08 <flash_area_write+0x1a>
    4bf6:	18cd      	adds	r5, r1, r3
    4bf8:	42ac      	cmp	r4, r5
    4bfa:	d308      	bcc.n	4c0e <flash_area_write+0x20>
    return hal_flash_write(fa->fa_device_id, fa->fa_off + off,
    4bfc:	6844      	ldr	r4, [r0, #4]
    4bfe:	4421      	add	r1, r4
    4c00:	7840      	ldrb	r0, [r0, #1]
    4c02:	f7ff faab 	bl	415c <hal_flash_write>
}
    4c06:	bd38      	pop	{r3, r4, r5, pc}
        return -1;
    4c08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4c0c:	e7fb      	b.n	4c06 <flash_area_write+0x18>
    4c0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4c12:	e7f8      	b.n	4c06 <flash_area_write+0x18>

00004c14 <flash_area_erase>:
    if (off > fa->fa_size || off + len > fa->fa_size) {
    4c14:	6883      	ldr	r3, [r0, #8]
    4c16:	428b      	cmp	r3, r1
    4c18:	d309      	bcc.n	4c2e <flash_area_erase+0x1a>
{
    4c1a:	b510      	push	{r4, lr}
    if (off > fa->fa_size || off + len > fa->fa_size) {
    4c1c:	188c      	adds	r4, r1, r2
    4c1e:	42a3      	cmp	r3, r4
    4c20:	d308      	bcc.n	4c34 <flash_area_erase+0x20>
    return hal_flash_erase(fa->fa_device_id, fa->fa_off + off, len);
    4c22:	6843      	ldr	r3, [r0, #4]
    4c24:	4419      	add	r1, r3
    4c26:	7840      	ldrb	r0, [r0, #1]
    4c28:	f7ff fad2 	bl	41d0 <hal_flash_erase>
}
    4c2c:	bd10      	pop	{r4, pc}
        return -1;
    4c2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    4c32:	4770      	bx	lr
        return -1;
    4c34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4c38:	e7f8      	b.n	4c2c <flash_area_erase+0x18>

00004c3a <flash_area_align>:
{
    4c3a:	b508      	push	{r3, lr}
    return hal_flash_align(fa->fa_device_id);
    4c3c:	7840      	ldrb	r0, [r0, #1]
    4c3e:	f7ff fa52 	bl	40e6 <hal_flash_align>
}
    4c42:	bd08      	pop	{r3, pc}

00004c44 <flash_area_erased_val>:
{
    4c44:	b508      	push	{r3, lr}
    return hal_flash_erased_val(fa->fa_device_id);
    4c46:	7840      	ldrb	r0, [r0, #1]
    4c48:	f7ff fa55 	bl	40f6 <hal_flash_erased_val>
}
    4c4c:	bd08      	pop	{r3, pc}

00004c4e <flash_area_read_is_empty>:
{
    4c4e:	b510      	push	{r4, lr}
    return hal_flash_isempty(fa->fa_device_id, fa->fa_off + off, dst, len);
    4c50:	6844      	ldr	r4, [r0, #4]
    4c52:	4421      	add	r1, r4
    4c54:	7840      	ldrb	r0, [r0, #1]
    4c56:	f7ff fb3b 	bl	42d0 <hal_flash_isempty>
}
    4c5a:	bd10      	pop	{r4, pc}

00004c5c <flash_map_init>:

void
flash_map_init(void)
{
    4c5c:	b510      	push	{r4, lr}
    4c5e:	b084      	sub	sp, #16
    int rc;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();

    rc = hal_flash_init();
    4c60:	f7ff fa2d 	bl	40be <hal_flash_init>
    SYSINIT_PANIC_ASSERT(rc == 0);
    4c64:	b138      	cbz	r0, 4c76 <flash_map_init+0x1a>
    4c66:	2000      	movs	r0, #0
    4c68:	9000      	str	r0, [sp, #0]
    4c6a:	4b0f      	ldr	r3, [pc, #60]	; (4ca8 <flash_map_init+0x4c>)
    4c6c:	681c      	ldr	r4, [r3, #0]
    4c6e:	4603      	mov	r3, r0
    4c70:	4602      	mov	r2, r0
    4c72:	4601      	mov	r1, r0
    4c74:	47a0      	blx	r4
     *    In particular, a FLASH_AREA_BOOTLOADER entry is required for the boot
     *    MMR, as well as an entry for each extended MMR.
     * 2. If we fail to read the flash map from the MMRs, the system continues
     *    to use the default flash map.
     */
    flash_map = sysflash_map_dflt;
    4c76:	4b0d      	ldr	r3, [pc, #52]	; (4cac <flash_map_init+0x50>)
    4c78:	4a0d      	ldr	r2, [pc, #52]	; (4cb0 <flash_map_init+0x54>)
    4c7a:	601a      	str	r2, [r3, #0]
    flash_map_entries = sizeof sysflash_map_dflt / sizeof sysflash_map_dflt[0];
    4c7c:	4b0d      	ldr	r3, [pc, #52]	; (4cb4 <flash_map_init+0x58>)
    4c7e:	2206      	movs	r2, #6
    4c80:	601a      	str	r2, [r3, #0]

    /* Attempt to read the flash map from the manufacturing meta regions.  On
     * success, use the new flash map instead of the default hardcoded one.
     */
    rc = flash_map_read_mfg(sizeof mfg_areas / sizeof mfg_areas[0],
    4c82:	aa03      	add	r2, sp, #12
    4c84:	490c      	ldr	r1, [pc, #48]	; (4cb8 <flash_map_init+0x5c>)
    4c86:	200a      	movs	r0, #10
    4c88:	f7ff ff0a 	bl	4aa0 <flash_map_read_mfg>
                            mfg_areas, &num_areas);
    if (rc != 0 || num_areas == 0) {
    4c8c:	b908      	cbnz	r0, 4c92 <flash_map_init+0x36>
    4c8e:	9b03      	ldr	r3, [sp, #12]
    4c90:	b90b      	cbnz	r3, 4c96 <flash_map_init+0x3a>
    /* The hardcoded flash map may contain new areas that aren't present in the
     * manufacturing flash map.  Try including them if they don't overlap with
     * any mfg areas.
     */
    flash_map_add_new_dflt_areas();
}
    4c92:	b004      	add	sp, #16
    4c94:	bd10      	pop	{r4, pc}
    flash_map = mfg_areas;
    4c96:	4a05      	ldr	r2, [pc, #20]	; (4cac <flash_map_init+0x50>)
    4c98:	4907      	ldr	r1, [pc, #28]	; (4cb8 <flash_map_init+0x5c>)
    4c9a:	6011      	str	r1, [r2, #0]
    flash_map_entries = num_areas;
    4c9c:	4a05      	ldr	r2, [pc, #20]	; (4cb4 <flash_map_init+0x58>)
    4c9e:	6013      	str	r3, [r2, #0]
    flash_map_add_new_dflt_areas();
    4ca0:	f7ff fec4 	bl	4a2c <flash_map_add_new_dflt_areas>
    4ca4:	e7f5      	b.n	4c92 <flash_map_init+0x36>
    4ca6:	bf00      	nop
    4ca8:	20000150 	.word	0x20000150
    4cac:	20006384 	.word	0x20006384
    4cb0:	00005a2c 	.word	0x00005a2c
    4cb4:	20006388 	.word	0x20006388
    4cb8:	2000638c 	.word	0x2000638c

00004cbc <modlog_init>:

#else /* LOG_FULL */

void
modlog_init(void)
{ }
    4cbc:	4770      	bx	lr
	...

00004cc0 <mfg_seek_next_aux>:
 *                                  for reading.
 *                              Other MFG error code on failure.
 */
static int
mfg_seek_next_aux(struct mfg_reader *reader)
{
    4cc0:	b530      	push	{r4, r5, lr}
    4cc2:	b083      	sub	sp, #12
    const struct flash_area *fap;
    const struct mfg_mmr *mmr;
    int rc;

    if (reader->mmr_idx >= mfg_num_mmrs) {
    4cc4:	7885      	ldrb	r5, [r0, #2]
    4cc6:	4b21      	ldr	r3, [pc, #132]	; (4d4c <mfg_seek_next_aux+0x8c>)
    4cc8:	681b      	ldr	r3, [r3, #0]
    4cca:	429d      	cmp	r5, r3
    4ccc:	da32      	bge.n	4d34 <mfg_seek_next_aux+0x74>
    4cce:	4604      	mov	r4, r0
        return SYS_EINVAL;
    }

    mmr = &mfg_mmrs[reader->mmr_idx];

    rc = flash_area_open(mmr->area_id, &fap);
    4cd0:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    4cd4:	0093      	lsls	r3, r2, #2
    4cd6:	a901      	add	r1, sp, #4
    4cd8:	4a1d      	ldr	r2, [pc, #116]	; (4d50 <mfg_seek_next_aux+0x90>)
    4cda:	5cd0      	ldrb	r0, [r2, r3]
    4cdc:	f7ff ff1c 	bl	4b18 <flash_area_open>
    if (rc != 0) {
    4ce0:	bb58      	cbnz	r0, 4d3a <mfg_seek_next_aux+0x7a>
        return SYS_EIO;
    }

    if (reader->offset == 0) {
    4ce2:	6862      	ldr	r2, [r4, #4]
    4ce4:	b9c2      	cbnz	r2, 4d18 <mfg_seek_next_aux+0x58>
        /* First seek; advance to the start of the MMR. */
        reader->offset = mmr->offset;
    4ce6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    4cea:	00aa      	lsls	r2, r5, #2
    4cec:	4b18      	ldr	r3, [pc, #96]	; (4d50 <mfg_seek_next_aux+0x90>)
    4cee:	4413      	add	r3, r2
    4cf0:	685b      	ldr	r3, [r3, #4]
    4cf2:	6063      	str	r3, [r4, #4]
    } else {
        /* Follow-up seek; skip the current TLV. */
        reader->offset += MFG_META_TLV_SZ + reader->cur_tlv.size;
    }

    if (reader->offset >= fap->fa_size - MFG_META_FOOTER_SZ) {
    4cf4:	6861      	ldr	r1, [r4, #4]
    4cf6:	9801      	ldr	r0, [sp, #4]
    4cf8:	6883      	ldr	r3, [r0, #8]
    4cfa:	3b08      	subs	r3, #8
    4cfc:	4299      	cmp	r1, r3
    4cfe:	d310      	bcc.n	4d22 <mfg_seek_next_aux+0x62>
        /* Reached end of the MMR; advance to the next MMR if one exists. */
        if (reader->mmr_idx + 1 >= mfg_num_mmrs) {
    4d00:	78a3      	ldrb	r3, [r4, #2]
    4d02:	1c59      	adds	r1, r3, #1
    4d04:	4a11      	ldr	r2, [pc, #68]	; (4d4c <mfg_seek_next_aux+0x8c>)
    4d06:	6812      	ldr	r2, [r2, #0]
    4d08:	4291      	cmp	r1, r2
    4d0a:	da19      	bge.n	4d40 <mfg_seek_next_aux+0x80>
            rc = SYS_EDONE;
        } else {
            reader->offset = 0;
    4d0c:	2200      	movs	r2, #0
    4d0e:	6062      	str	r2, [r4, #4]
            reader->mmr_idx++;
    4d10:	70a1      	strb	r1, [r4, #2]
            rc = SYS_EAGAIN;
    4d12:	f06f 0305 	mvn.w	r3, #5
    4d16:	e015      	b.n	4d44 <mfg_seek_next_aux+0x84>
        reader->offset += MFG_META_TLV_SZ + reader->cur_tlv.size;
    4d18:	7863      	ldrb	r3, [r4, #1]
    4d1a:	4413      	add	r3, r2
    4d1c:	3302      	adds	r3, #2
    4d1e:	6063      	str	r3, [r4, #4]
    4d20:	e7e8      	b.n	4cf4 <mfg_seek_next_aux+0x34>
        }
        goto done;
    }

    /* Read current TLV header. */
    rc = flash_area_read(fap, reader->offset, &reader->cur_tlv,
    4d22:	2302      	movs	r3, #2
    4d24:	4622      	mov	r2, r4
    4d26:	f7ff ff4f 	bl	4bc8 <flash_area_read>
                         MFG_META_TLV_SZ);
    if (rc != 0) {
    4d2a:	4603      	mov	r3, r0
    4d2c:	b150      	cbz	r0, 4d44 <mfg_seek_next_aux+0x84>
        rc = SYS_EIO;
    4d2e:	f06f 0304 	mvn.w	r3, #4
    4d32:	e007      	b.n	4d44 <mfg_seek_next_aux+0x84>
        return SYS_EINVAL;
    4d34:	f06f 0301 	mvn.w	r3, #1
    4d38:	e004      	b.n	4d44 <mfg_seek_next_aux+0x84>
        return SYS_EIO;
    4d3a:	f06f 0304 	mvn.w	r3, #4
    4d3e:	e001      	b.n	4d44 <mfg_seek_next_aux+0x84>
            rc = SYS_EDONE;
    4d40:	f06f 030e 	mvn.w	r3, #14
    }

done:
    flash_area_close(fap);
    return rc;
}
    4d44:	4618      	mov	r0, r3
    4d46:	b003      	add	sp, #12
    4d48:	bd30      	pop	{r4, r5, pc}
    4d4a:	bf00      	nop
    4d4c:	20006420 	.word	0x20006420
    4d50:	20006408 	.word	0x20006408

00004d54 <mfg_read_mmr>:
/**
 * Reads an MMR from the end of the specified flash area.
 */
static int
mfg_read_mmr(uint8_t area_id, struct mfg_mmr *out_mmr)
{
    4d54:	b530      	push	{r4, r5, lr}
    4d56:	b085      	sub	sp, #20
    4d58:	4605      	mov	r5, r0
    4d5a:	460c      	mov	r4, r1
    const struct flash_area *fap;
    struct mfg_meta_footer ftr;
    int rc;

    rc = flash_area_open(area_id, &fap);
    4d5c:	a903      	add	r1, sp, #12
    4d5e:	f7ff fedb 	bl	4b18 <flash_area_open>
    if (rc != 0) {
    4d62:	b9e8      	cbnz	r0, 4da0 <mfg_read_mmr+0x4c>
        return SYS_EIO;
    }

    /* Read the MMR footer. */
    rc = flash_area_read(fap, fap->fa_size - sizeof ftr, &ftr, sizeof ftr);
    4d64:	9803      	ldr	r0, [sp, #12]
    4d66:	6881      	ldr	r1, [r0, #8]
    4d68:	2308      	movs	r3, #8
    4d6a:	aa01      	add	r2, sp, #4
    4d6c:	3908      	subs	r1, #8
    4d6e:	f7ff ff2b 	bl	4bc8 <flash_area_read>
    flash_area_close(fap);

    if (rc != 0) {
    4d72:	4601      	mov	r1, r0
    4d74:	b9b8      	cbnz	r0, 4da6 <mfg_read_mmr+0x52>
        return SYS_EIO;
    }

    if (ftr.magic != MFG_META_MAGIC) {
    4d76:	9a02      	ldr	r2, [sp, #8]
    4d78:	4b11      	ldr	r3, [pc, #68]	; (4dc0 <mfg_read_mmr+0x6c>)
    4d7a:	429a      	cmp	r2, r3
    4d7c:	d116      	bne.n	4dac <mfg_read_mmr+0x58>
        return SYS_ENODEV;
    }

    if (ftr.version != MFG_META_VERSION) {
    4d7e:	f89d 3006 	ldrb.w	r3, [sp, #6]
    4d82:	2b02      	cmp	r3, #2
    4d84:	d115      	bne.n	4db2 <mfg_read_mmr+0x5e>
        return SYS_ENOTSUP;
    }

    if (ftr.size > fap->fa_size) {
    4d86:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    4d8a:	9b03      	ldr	r3, [sp, #12]
    4d8c:	689b      	ldr	r3, [r3, #8]
    4d8e:	429a      	cmp	r2, r3
    4d90:	d812      	bhi.n	4db8 <mfg_read_mmr+0x64>
        return SYS_ENODEV;
    }

    *out_mmr = (struct mfg_mmr) {
        .area_id = area_id,
        .offset = fap->fa_size - ftr.size,
    4d92:	1a9b      	subs	r3, r3, r2
    *out_mmr = (struct mfg_mmr) {
    4d94:	7025      	strb	r5, [r4, #0]
    4d96:	6063      	str	r3, [r4, #4]
    4d98:	60a2      	str	r2, [r4, #8]
        .size = ftr.size,
    };

    return 0;
}
    4d9a:	4608      	mov	r0, r1
    4d9c:	b005      	add	sp, #20
    4d9e:	bd30      	pop	{r4, r5, pc}
        return SYS_EIO;
    4da0:	f06f 0104 	mvn.w	r1, #4
    4da4:	e7f9      	b.n	4d9a <mfg_read_mmr+0x46>
        return SYS_EIO;
    4da6:	f06f 0104 	mvn.w	r1, #4
    4daa:	e7f6      	b.n	4d9a <mfg_read_mmr+0x46>
        return SYS_ENODEV;
    4dac:	f06f 0108 	mvn.w	r1, #8
    4db0:	e7f3      	b.n	4d9a <mfg_read_mmr+0x46>
        return SYS_ENOTSUP;
    4db2:	f06f 010b 	mvn.w	r1, #11
    4db6:	e7f0      	b.n	4d9a <mfg_read_mmr+0x46>
        return SYS_ENODEV;
    4db8:	f06f 0108 	mvn.w	r1, #8
    4dbc:	e7ed      	b.n	4d9a <mfg_read_mmr+0x46>
    4dbe:	bf00      	nop
    4dc0:	3bb2a269 	.word	0x3bb2a269

00004dc4 <mfg_read_next_mmr>:
 * Reads an MMR from the end of the specified flash area.  On success, the
 * global MMR list is populated with the result for subsequent reading.
 */
static int
mfg_read_next_mmr(uint8_t area_id)
{
    4dc4:	b508      	push	{r3, lr}
    int rc;
    int i;

    /* Detect if this MMR has already been read. */
    for (i = 0; i < mfg_num_mmrs; i++) {
    4dc6:	2300      	movs	r3, #0
    4dc8:	4a11      	ldr	r2, [pc, #68]	; (4e10 <mfg_read_next_mmr+0x4c>)
    4dca:	6812      	ldr	r2, [r2, #0]
    4dcc:	429a      	cmp	r2, r3
    4dce:	dd08      	ble.n	4de2 <mfg_read_next_mmr+0x1e>
        if (mfg_mmrs[i].area_id == area_id) {
    4dd0:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    4dd4:	008a      	lsls	r2, r1, #2
    4dd6:	490f      	ldr	r1, [pc, #60]	; (4e14 <mfg_read_next_mmr+0x50>)
    4dd8:	5c8a      	ldrb	r2, [r1, r2]
    4dda:	4282      	cmp	r2, r0
    4ddc:	d011      	beq.n	4e02 <mfg_read_next_mmr+0x3e>
    for (i = 0; i < mfg_num_mmrs; i++) {
    4dde:	3301      	adds	r3, #1
    4de0:	e7f2      	b.n	4dc8 <mfg_read_next_mmr+0x4>
            return SYS_EALREADY;
        }
    }

    if (mfg_num_mmrs >= MYNEWT_VAL(MFG_MAX_MMRS)) {
    4de2:	2a01      	cmp	r2, #1
    4de4:	dc11      	bgt.n	4e0a <mfg_read_next_mmr+0x46>
        return SYS_ENOMEM;
    }

    rc = mfg_read_mmr(area_id, &mfg_mmrs[mfg_num_mmrs]);
    4de6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    4dea:	0093      	lsls	r3, r2, #2
    4dec:	4909      	ldr	r1, [pc, #36]	; (4e14 <mfg_read_next_mmr+0x50>)
    4dee:	4419      	add	r1, r3
    4df0:	f7ff ffb0 	bl	4d54 <mfg_read_mmr>
    if (rc != 0) {
    4df4:	4603      	mov	r3, r0
    4df6:	b930      	cbnz	r0, 4e06 <mfg_read_next_mmr+0x42>
        return rc;
    }

    mfg_num_mmrs++;
    4df8:	4905      	ldr	r1, [pc, #20]	; (4e10 <mfg_read_next_mmr+0x4c>)
    4dfa:	680a      	ldr	r2, [r1, #0]
    4dfc:	3201      	adds	r2, #1
    4dfe:	600a      	str	r2, [r1, #0]
    return 0;
    4e00:	e001      	b.n	4e06 <mfg_read_next_mmr+0x42>
            return SYS_EALREADY;
    4e02:	f06f 030a 	mvn.w	r3, #10
}
    4e06:	4618      	mov	r0, r3
    4e08:	bd08      	pop	{r3, pc}
        return SYS_ENOMEM;
    4e0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4e0e:	e7fa      	b.n	4e06 <mfg_read_next_mmr+0x42>
    4e10:	20006420 	.word	0x20006420
    4e14:	20006408 	.word	0x20006408

00004e18 <mfg_open_flash_area>:
{
    4e18:	b508      	push	{r3, lr}
    assert(reader->mmr_idx < mfg_num_mmrs);
    4e1a:	7883      	ldrb	r3, [r0, #2]
    4e1c:	4a0b      	ldr	r2, [pc, #44]	; (4e4c <mfg_open_flash_area+0x34>)
    4e1e:	6812      	ldr	r2, [r2, #0]
    4e20:	4293      	cmp	r3, r2
    4e22:	da0a      	bge.n	4e3a <mfg_open_flash_area+0x22>
    rc = flash_area_open(mmr->area_id, fap);
    4e24:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4e28:	009a      	lsls	r2, r3, #2
    4e2a:	4b09      	ldr	r3, [pc, #36]	; (4e50 <mfg_open_flash_area+0x38>)
    4e2c:	5c98      	ldrb	r0, [r3, r2]
    4e2e:	f7ff fe73 	bl	4b18 <flash_area_open>
    if (rc != 0) {
    4e32:	4603      	mov	r3, r0
    4e34:	b938      	cbnz	r0, 4e46 <mfg_open_flash_area+0x2e>
}
    4e36:	4618      	mov	r0, r3
    4e38:	bd08      	pop	{r3, pc}
    assert(reader->mmr_idx < mfg_num_mmrs);
    4e3a:	2300      	movs	r3, #0
    4e3c:	461a      	mov	r2, r3
    4e3e:	4619      	mov	r1, r3
    4e40:	4618      	mov	r0, r3
    4e42:	f7fc fc7b 	bl	173c <__assert_func>
        return SYS_EIO;
    4e46:	f06f 0304 	mvn.w	r3, #4
    4e4a:	e7f4      	b.n	4e36 <mfg_open_flash_area+0x1e>
    4e4c:	20006420 	.word	0x20006420
    4e50:	20006408 	.word	0x20006408

00004e54 <mfg_read_tlv_body>:
{
    4e54:	b570      	push	{r4, r5, r6, lr}
    4e56:	b082      	sub	sp, #8
    4e58:	4606      	mov	r6, r0
    4e5a:	460c      	mov	r4, r1
    4e5c:	4615      	mov	r5, r2
    rc = mfg_open_flash_area(reader, &fap);
    4e5e:	a901      	add	r1, sp, #4
    4e60:	f7ff ffda 	bl	4e18 <mfg_open_flash_area>
    if (rc != 0) {
    4e64:	4603      	mov	r3, r0
    4e66:	b110      	cbz	r0, 4e6e <mfg_read_tlv_body+0x1a>
}
    4e68:	4618      	mov	r0, r3
    4e6a:	b002      	add	sp, #8
    4e6c:	bd70      	pop	{r4, r5, r6, pc}
    memset(dst, 0, max_size);
    4e6e:	462a      	mov	r2, r5
    4e70:	2100      	movs	r1, #0
    4e72:	4620      	mov	r0, r4
    4e74:	f7fc fee4 	bl	1c40 <memset>
    read_sz = min(max_size, reader->cur_tlv.size);
    4e78:	7873      	ldrb	r3, [r6, #1]
    rc = flash_area_read(fap, reader->offset + MFG_META_TLV_SZ, dst, read_sz);
    4e7a:	6871      	ldr	r1, [r6, #4]
    4e7c:	42ab      	cmp	r3, r5
    4e7e:	bfa8      	it	ge
    4e80:	462b      	movge	r3, r5
    4e82:	4622      	mov	r2, r4
    4e84:	3102      	adds	r1, #2
    4e86:	9801      	ldr	r0, [sp, #4]
    4e88:	f7ff fe9e 	bl	4bc8 <flash_area_read>
    if (rc != 0) {
    4e8c:	4603      	mov	r3, r0
    4e8e:	2800      	cmp	r0, #0
    4e90:	d0ea      	beq.n	4e68 <mfg_read_tlv_body+0x14>
        return SYS_EIO;
    4e92:	f06f 0304 	mvn.w	r3, #4
    4e96:	e7e7      	b.n	4e68 <mfg_read_tlv_body+0x14>

00004e98 <mfg_seek_next>:
{
    4e98:	b510      	push	{r4, lr}
    4e9a:	4604      	mov	r4, r0
        rc = mfg_seek_next_aux(reader);
    4e9c:	4620      	mov	r0, r4
    4e9e:	f7ff ff0f 	bl	4cc0 <mfg_seek_next_aux>
    } while (rc == SYS_EAGAIN);
    4ea2:	f110 0f06 	cmn.w	r0, #6
    4ea6:	d0f9      	beq.n	4e9c <mfg_seek_next+0x4>
}
    4ea8:	bd10      	pop	{r4, pc}

00004eaa <mfg_seek_next_with_type>:
{
    4eaa:	b538      	push	{r3, r4, r5, lr}
    4eac:	4604      	mov	r4, r0
    4eae:	460d      	mov	r5, r1
        rc = mfg_seek_next(reader);
    4eb0:	4620      	mov	r0, r4
    4eb2:	f7ff fff1 	bl	4e98 <mfg_seek_next>
        if (rc != 0) {
    4eb6:	4602      	mov	r2, r0
    4eb8:	b910      	cbnz	r0, 4ec0 <mfg_seek_next_with_type+0x16>
        if (reader->cur_tlv.type == type) {
    4eba:	7823      	ldrb	r3, [r4, #0]
    4ebc:	42ab      	cmp	r3, r5
    4ebe:	d1f7      	bne.n	4eb0 <mfg_seek_next_with_type+0x6>
}
    4ec0:	4610      	mov	r0, r2
    4ec2:	bd38      	pop	{r3, r4, r5, pc}

00004ec4 <mfg_read_tlv_flash_area>:
{
    4ec4:	b508      	push	{r3, lr}
    return mfg_read_tlv_body(reader, out_mfa, sizeof *out_mfa);
    4ec6:	220a      	movs	r2, #10
    4ec8:	f7ff ffc4 	bl	4e54 <mfg_read_tlv_body>
}
    4ecc:	bd08      	pop	{r3, pc}

00004ece <mfg_read_tlv_mmr_ref>:
{
    4ece:	b508      	push	{r3, lr}
    return mfg_read_tlv_body(reader, out_mr, sizeof *out_mr);
    4ed0:	2201      	movs	r2, #1
    4ed2:	f7ff ffbf 	bl	4e54 <mfg_read_tlv_body>
}
    4ed6:	bd08      	pop	{r3, pc}

00004ed8 <mfg_init>:
 * called before any TLVs can be read.  No-op if this function has already
 * executed successfully.
 */
void
mfg_init(void)
{
    4ed8:	b508      	push	{r3, lr}
    int rc;

    if (mfg_initialized) {
    4eda:	4b07      	ldr	r3, [pc, #28]	; (4ef8 <mfg_init+0x20>)
    4edc:	781b      	ldrb	r3, [r3, #0]
    4ede:	b103      	cbz	r3, 4ee2 <mfg_init+0xa>

    return;

err:
    MFG_LOG_ERROR("failed to read MMRs: rc=%d", rc);
}
    4ee0:	bd08      	pop	{r3, pc}
    mfg_initialized = true;
    4ee2:	4b05      	ldr	r3, [pc, #20]	; (4ef8 <mfg_init+0x20>)
    4ee4:	2201      	movs	r2, #1
    4ee6:	701a      	strb	r2, [r3, #0]
    rc = mfg_read_next_mmr(FLASH_AREA_BOOTLOADER);
    4ee8:	2000      	movs	r0, #0
    4eea:	f7ff ff6b 	bl	4dc4 <mfg_read_next_mmr>
    if (rc != 0) {
    4eee:	2800      	cmp	r0, #0
    4ef0:	d1f6      	bne.n	4ee0 <mfg_init+0x8>
    rc = mfg_read_mmr_refs();
    4ef2:	f000 f80b 	bl	4f0c <mfg_read_mmr_refs>
err:
    4ef6:	e7f3      	b.n	4ee0 <mfg_init+0x8>
    4ef8:	20006404 	.word	0x20006404

00004efc <mfg_open>:
{
    4efc:	b510      	push	{r4, lr}
    4efe:	4604      	mov	r4, r0
    mfg_init();
    4f00:	f7ff ffea 	bl	4ed8 <mfg_init>
    *out_reader = (struct mfg_reader) { 0 };
    4f04:	2300      	movs	r3, #0
    4f06:	6023      	str	r3, [r4, #0]
    4f08:	6063      	str	r3, [r4, #4]
}
    4f0a:	bd10      	pop	{r4, pc}

00004f0c <mfg_read_mmr_refs>:
{
    4f0c:	b500      	push	{lr}
    4f0e:	b085      	sub	sp, #20
    mfg_open(&reader);
    4f10:	a801      	add	r0, sp, #4
    4f12:	f7ff fff3 	bl	4efc <mfg_open>
        rc = mfg_seek_next_with_type(&reader, MFG_META_TLV_TYPE_MMR_REF);
    4f16:	2104      	movs	r1, #4
    4f18:	eb0d 0001 	add.w	r0, sp, r1
    4f1c:	f7ff ffc5 	bl	4eaa <mfg_seek_next_with_type>
    4f20:	4603      	mov	r3, r0
        switch (rc) {
    4f22:	f110 0f0f 	cmn.w	r0, #15
    4f26:	d004      	beq.n	4f32 <mfg_read_mmr_refs+0x26>
    4f28:	b128      	cbz	r0, 4f36 <mfg_read_mmr_refs+0x2a>
}
    4f2a:	4618      	mov	r0, r3
    4f2c:	b005      	add	sp, #20
    4f2e:	f85d fb04 	ldr.w	pc, [sp], #4
            return 0;
    4f32:	2300      	movs	r3, #0
    4f34:	e7f9      	b.n	4f2a <mfg_read_mmr_refs+0x1e>
        rc = mfg_read_tlv_mmr_ref(&reader, &mmr_ref);
    4f36:	a903      	add	r1, sp, #12
    4f38:	a801      	add	r0, sp, #4
    4f3a:	f7ff ffc8 	bl	4ece <mfg_read_tlv_mmr_ref>
        if (rc != 0) {
    4f3e:	4603      	mov	r3, r0
    4f40:	2800      	cmp	r0, #0
    4f42:	d1f2      	bne.n	4f2a <mfg_read_mmr_refs+0x1e>
        rc = mfg_read_next_mmr(mmr_ref.area_id);
    4f44:	f89d 000c 	ldrb.w	r0, [sp, #12]
    4f48:	f7ff ff3c 	bl	4dc4 <mfg_read_next_mmr>
        if (rc != 0 && rc != SYS_EALREADY) {
    4f4c:	4603      	mov	r3, r0
    4f4e:	2800      	cmp	r0, #0
    4f50:	d0e1      	beq.n	4f16 <mfg_read_mmr_refs+0xa>
    4f52:	f110 0f0b 	cmn.w	r0, #11
    4f56:	d0de      	beq.n	4f16 <mfg_read_mmr_refs+0xa>
    4f58:	e7e7      	b.n	4f2a <mfg_read_mmr_refs+0x1e>
	...

00004f5c <__aeabi_uldivmod>:
    4f5c:	b953      	cbnz	r3, 4f74 <__aeabi_uldivmod+0x18>
    4f5e:	b94a      	cbnz	r2, 4f74 <__aeabi_uldivmod+0x18>
    4f60:	2900      	cmp	r1, #0
    4f62:	bf08      	it	eq
    4f64:	2800      	cmpeq	r0, #0
    4f66:	bf1c      	itt	ne
    4f68:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
    4f6c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    4f70:	f000 b972 	b.w	5258 <__aeabi_idiv0>
    4f74:	f1ad 0c08 	sub.w	ip, sp, #8
    4f78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    4f7c:	f000 f806 	bl	4f8c <__udivmoddi4>
    4f80:	f8dd e004 	ldr.w	lr, [sp, #4]
    4f84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    4f88:	b004      	add	sp, #16
    4f8a:	4770      	bx	lr

00004f8c <__udivmoddi4>:
    4f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4f90:	9e08      	ldr	r6, [sp, #32]
    4f92:	4604      	mov	r4, r0
    4f94:	4688      	mov	r8, r1
    4f96:	2b00      	cmp	r3, #0
    4f98:	d14b      	bne.n	5032 <__udivmoddi4+0xa6>
    4f9a:	428a      	cmp	r2, r1
    4f9c:	4615      	mov	r5, r2
    4f9e:	d967      	bls.n	5070 <__udivmoddi4+0xe4>
    4fa0:	fab2 f282 	clz	r2, r2
    4fa4:	b14a      	cbz	r2, 4fba <__udivmoddi4+0x2e>
    4fa6:	f1c2 0720 	rsb	r7, r2, #32
    4faa:	fa01 f302 	lsl.w	r3, r1, r2
    4fae:	fa20 f707 	lsr.w	r7, r0, r7
    4fb2:	4095      	lsls	r5, r2
    4fb4:	ea47 0803 	orr.w	r8, r7, r3
    4fb8:	4094      	lsls	r4, r2
    4fba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    4fbe:	0c23      	lsrs	r3, r4, #16
    4fc0:	fbb8 f7fe 	udiv	r7, r8, lr
    4fc4:	fa1f fc85 	uxth.w	ip, r5
    4fc8:	fb0e 8817 	mls	r8, lr, r7, r8
    4fcc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
    4fd0:	fb07 f10c 	mul.w	r1, r7, ip
    4fd4:	4299      	cmp	r1, r3
    4fd6:	d909      	bls.n	4fec <__udivmoddi4+0x60>
    4fd8:	18eb      	adds	r3, r5, r3
    4fda:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
    4fde:	f080 811b 	bcs.w	5218 <__udivmoddi4+0x28c>
    4fe2:	4299      	cmp	r1, r3
    4fe4:	f240 8118 	bls.w	5218 <__udivmoddi4+0x28c>
    4fe8:	3f02      	subs	r7, #2
    4fea:	442b      	add	r3, r5
    4fec:	1a5b      	subs	r3, r3, r1
    4fee:	b2a4      	uxth	r4, r4
    4ff0:	fbb3 f0fe 	udiv	r0, r3, lr
    4ff4:	fb0e 3310 	mls	r3, lr, r0, r3
    4ff8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    4ffc:	fb00 fc0c 	mul.w	ip, r0, ip
    5000:	45a4      	cmp	ip, r4
    5002:	d909      	bls.n	5018 <__udivmoddi4+0x8c>
    5004:	192c      	adds	r4, r5, r4
    5006:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
    500a:	f080 8107 	bcs.w	521c <__udivmoddi4+0x290>
    500e:	45a4      	cmp	ip, r4
    5010:	f240 8104 	bls.w	521c <__udivmoddi4+0x290>
    5014:	3802      	subs	r0, #2
    5016:	442c      	add	r4, r5
    5018:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
    501c:	eba4 040c 	sub.w	r4, r4, ip
    5020:	2700      	movs	r7, #0
    5022:	b11e      	cbz	r6, 502c <__udivmoddi4+0xa0>
    5024:	40d4      	lsrs	r4, r2
    5026:	2300      	movs	r3, #0
    5028:	e9c6 4300 	strd	r4, r3, [r6]
    502c:	4639      	mov	r1, r7
    502e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5032:	428b      	cmp	r3, r1
    5034:	d909      	bls.n	504a <__udivmoddi4+0xbe>
    5036:	2e00      	cmp	r6, #0
    5038:	f000 80eb 	beq.w	5212 <__udivmoddi4+0x286>
    503c:	2700      	movs	r7, #0
    503e:	e9c6 0100 	strd	r0, r1, [r6]
    5042:	4638      	mov	r0, r7
    5044:	4639      	mov	r1, r7
    5046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    504a:	fab3 f783 	clz	r7, r3
    504e:	2f00      	cmp	r7, #0
    5050:	d147      	bne.n	50e2 <__udivmoddi4+0x156>
    5052:	428b      	cmp	r3, r1
    5054:	d302      	bcc.n	505c <__udivmoddi4+0xd0>
    5056:	4282      	cmp	r2, r0
    5058:	f200 80fa 	bhi.w	5250 <__udivmoddi4+0x2c4>
    505c:	1a84      	subs	r4, r0, r2
    505e:	eb61 0303 	sbc.w	r3, r1, r3
    5062:	2001      	movs	r0, #1
    5064:	4698      	mov	r8, r3
    5066:	2e00      	cmp	r6, #0
    5068:	d0e0      	beq.n	502c <__udivmoddi4+0xa0>
    506a:	e9c6 4800 	strd	r4, r8, [r6]
    506e:	e7dd      	b.n	502c <__udivmoddi4+0xa0>
    5070:	b902      	cbnz	r2, 5074 <__udivmoddi4+0xe8>
    5072:	deff      	udf	#255	; 0xff
    5074:	fab2 f282 	clz	r2, r2
    5078:	2a00      	cmp	r2, #0
    507a:	f040 808f 	bne.w	519c <__udivmoddi4+0x210>
    507e:	1b49      	subs	r1, r1, r5
    5080:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    5084:	fa1f f885 	uxth.w	r8, r5
    5088:	2701      	movs	r7, #1
    508a:	fbb1 fcfe 	udiv	ip, r1, lr
    508e:	0c23      	lsrs	r3, r4, #16
    5090:	fb0e 111c 	mls	r1, lr, ip, r1
    5094:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    5098:	fb08 f10c 	mul.w	r1, r8, ip
    509c:	4299      	cmp	r1, r3
    509e:	d907      	bls.n	50b0 <__udivmoddi4+0x124>
    50a0:	18eb      	adds	r3, r5, r3
    50a2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
    50a6:	d202      	bcs.n	50ae <__udivmoddi4+0x122>
    50a8:	4299      	cmp	r1, r3
    50aa:	f200 80cd 	bhi.w	5248 <__udivmoddi4+0x2bc>
    50ae:	4684      	mov	ip, r0
    50b0:	1a59      	subs	r1, r3, r1
    50b2:	b2a3      	uxth	r3, r4
    50b4:	fbb1 f0fe 	udiv	r0, r1, lr
    50b8:	fb0e 1410 	mls	r4, lr, r0, r1
    50bc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
    50c0:	fb08 f800 	mul.w	r8, r8, r0
    50c4:	45a0      	cmp	r8, r4
    50c6:	d907      	bls.n	50d8 <__udivmoddi4+0x14c>
    50c8:	192c      	adds	r4, r5, r4
    50ca:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
    50ce:	d202      	bcs.n	50d6 <__udivmoddi4+0x14a>
    50d0:	45a0      	cmp	r8, r4
    50d2:	f200 80b6 	bhi.w	5242 <__udivmoddi4+0x2b6>
    50d6:	4618      	mov	r0, r3
    50d8:	eba4 0408 	sub.w	r4, r4, r8
    50dc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    50e0:	e79f      	b.n	5022 <__udivmoddi4+0x96>
    50e2:	f1c7 0c20 	rsb	ip, r7, #32
    50e6:	40bb      	lsls	r3, r7
    50e8:	fa22 fe0c 	lsr.w	lr, r2, ip
    50ec:	ea4e 0e03 	orr.w	lr, lr, r3
    50f0:	fa01 f407 	lsl.w	r4, r1, r7
    50f4:	fa20 f50c 	lsr.w	r5, r0, ip
    50f8:	fa21 f30c 	lsr.w	r3, r1, ip
    50fc:	ea4f 481e 	mov.w	r8, lr, lsr #16
    5100:	4325      	orrs	r5, r4
    5102:	fbb3 f9f8 	udiv	r9, r3, r8
    5106:	0c2c      	lsrs	r4, r5, #16
    5108:	fb08 3319 	mls	r3, r8, r9, r3
    510c:	fa1f fa8e 	uxth.w	sl, lr
    5110:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
    5114:	fb09 f40a 	mul.w	r4, r9, sl
    5118:	429c      	cmp	r4, r3
    511a:	fa02 f207 	lsl.w	r2, r2, r7
    511e:	fa00 f107 	lsl.w	r1, r0, r7
    5122:	d90b      	bls.n	513c <__udivmoddi4+0x1b0>
    5124:	eb1e 0303 	adds.w	r3, lr, r3
    5128:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
    512c:	f080 8087 	bcs.w	523e <__udivmoddi4+0x2b2>
    5130:	429c      	cmp	r4, r3
    5132:	f240 8084 	bls.w	523e <__udivmoddi4+0x2b2>
    5136:	f1a9 0902 	sub.w	r9, r9, #2
    513a:	4473      	add	r3, lr
    513c:	1b1b      	subs	r3, r3, r4
    513e:	b2ad      	uxth	r5, r5
    5140:	fbb3 f0f8 	udiv	r0, r3, r8
    5144:	fb08 3310 	mls	r3, r8, r0, r3
    5148:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
    514c:	fb00 fa0a 	mul.w	sl, r0, sl
    5150:	45a2      	cmp	sl, r4
    5152:	d908      	bls.n	5166 <__udivmoddi4+0x1da>
    5154:	eb1e 0404 	adds.w	r4, lr, r4
    5158:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
    515c:	d26b      	bcs.n	5236 <__udivmoddi4+0x2aa>
    515e:	45a2      	cmp	sl, r4
    5160:	d969      	bls.n	5236 <__udivmoddi4+0x2aa>
    5162:	3802      	subs	r0, #2
    5164:	4474      	add	r4, lr
    5166:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
    516a:	fba0 8902 	umull	r8, r9, r0, r2
    516e:	eba4 040a 	sub.w	r4, r4, sl
    5172:	454c      	cmp	r4, r9
    5174:	46c2      	mov	sl, r8
    5176:	464b      	mov	r3, r9
    5178:	d354      	bcc.n	5224 <__udivmoddi4+0x298>
    517a:	d051      	beq.n	5220 <__udivmoddi4+0x294>
    517c:	2e00      	cmp	r6, #0
    517e:	d069      	beq.n	5254 <__udivmoddi4+0x2c8>
    5180:	ebb1 050a 	subs.w	r5, r1, sl
    5184:	eb64 0403 	sbc.w	r4, r4, r3
    5188:	fa04 fc0c 	lsl.w	ip, r4, ip
    518c:	40fd      	lsrs	r5, r7
    518e:	40fc      	lsrs	r4, r7
    5190:	ea4c 0505 	orr.w	r5, ip, r5
    5194:	e9c6 5400 	strd	r5, r4, [r6]
    5198:	2700      	movs	r7, #0
    519a:	e747      	b.n	502c <__udivmoddi4+0xa0>
    519c:	f1c2 0320 	rsb	r3, r2, #32
    51a0:	fa20 f703 	lsr.w	r7, r0, r3
    51a4:	4095      	lsls	r5, r2
    51a6:	fa01 f002 	lsl.w	r0, r1, r2
    51aa:	fa21 f303 	lsr.w	r3, r1, r3
    51ae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    51b2:	4338      	orrs	r0, r7
    51b4:	0c01      	lsrs	r1, r0, #16
    51b6:	fbb3 f7fe 	udiv	r7, r3, lr
    51ba:	fa1f f885 	uxth.w	r8, r5
    51be:	fb0e 3317 	mls	r3, lr, r7, r3
    51c2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    51c6:	fb07 f308 	mul.w	r3, r7, r8
    51ca:	428b      	cmp	r3, r1
    51cc:	fa04 f402 	lsl.w	r4, r4, r2
    51d0:	d907      	bls.n	51e2 <__udivmoddi4+0x256>
    51d2:	1869      	adds	r1, r5, r1
    51d4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
    51d8:	d22f      	bcs.n	523a <__udivmoddi4+0x2ae>
    51da:	428b      	cmp	r3, r1
    51dc:	d92d      	bls.n	523a <__udivmoddi4+0x2ae>
    51de:	3f02      	subs	r7, #2
    51e0:	4429      	add	r1, r5
    51e2:	1acb      	subs	r3, r1, r3
    51e4:	b281      	uxth	r1, r0
    51e6:	fbb3 f0fe 	udiv	r0, r3, lr
    51ea:	fb0e 3310 	mls	r3, lr, r0, r3
    51ee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    51f2:	fb00 f308 	mul.w	r3, r0, r8
    51f6:	428b      	cmp	r3, r1
    51f8:	d907      	bls.n	520a <__udivmoddi4+0x27e>
    51fa:	1869      	adds	r1, r5, r1
    51fc:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
    5200:	d217      	bcs.n	5232 <__udivmoddi4+0x2a6>
    5202:	428b      	cmp	r3, r1
    5204:	d915      	bls.n	5232 <__udivmoddi4+0x2a6>
    5206:	3802      	subs	r0, #2
    5208:	4429      	add	r1, r5
    520a:	1ac9      	subs	r1, r1, r3
    520c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
    5210:	e73b      	b.n	508a <__udivmoddi4+0xfe>
    5212:	4637      	mov	r7, r6
    5214:	4630      	mov	r0, r6
    5216:	e709      	b.n	502c <__udivmoddi4+0xa0>
    5218:	4607      	mov	r7, r0
    521a:	e6e7      	b.n	4fec <__udivmoddi4+0x60>
    521c:	4618      	mov	r0, r3
    521e:	e6fb      	b.n	5018 <__udivmoddi4+0x8c>
    5220:	4541      	cmp	r1, r8
    5222:	d2ab      	bcs.n	517c <__udivmoddi4+0x1f0>
    5224:	ebb8 0a02 	subs.w	sl, r8, r2
    5228:	eb69 020e 	sbc.w	r2, r9, lr
    522c:	3801      	subs	r0, #1
    522e:	4613      	mov	r3, r2
    5230:	e7a4      	b.n	517c <__udivmoddi4+0x1f0>
    5232:	4660      	mov	r0, ip
    5234:	e7e9      	b.n	520a <__udivmoddi4+0x27e>
    5236:	4618      	mov	r0, r3
    5238:	e795      	b.n	5166 <__udivmoddi4+0x1da>
    523a:	4667      	mov	r7, ip
    523c:	e7d1      	b.n	51e2 <__udivmoddi4+0x256>
    523e:	4681      	mov	r9, r0
    5240:	e77c      	b.n	513c <__udivmoddi4+0x1b0>
    5242:	3802      	subs	r0, #2
    5244:	442c      	add	r4, r5
    5246:	e747      	b.n	50d8 <__udivmoddi4+0x14c>
    5248:	f1ac 0c02 	sub.w	ip, ip, #2
    524c:	442b      	add	r3, r5
    524e:	e72f      	b.n	50b0 <__udivmoddi4+0x124>
    5250:	4638      	mov	r0, r7
    5252:	e708      	b.n	5066 <__udivmoddi4+0xda>
    5254:	4637      	mov	r7, r6
    5256:	e6e9      	b.n	502c <__udivmoddi4+0xa0>

00005258 <__aeabi_idiv0>:
    5258:	4770      	bx	lr
    525a:	bf00      	nop

0000525c <flash_devs>:
    525c:	52b0 0000 00e8 2000                         .R..... 

00005264 <spiflash_characteristics>:
    5264:	7530 0000 1a80 0006 d4c0 0001 3500 000c     0u...........5..
    5274:	49f0 0002 4240 000f c6c0 002d 9680 0098     .I..@B....-.....
    5284:	02bc 0000 0bb8 0000 0014 0000 0032 0000     ............2...

00005294 <spiflash_flash_funcs>:
    5294:	07e7 0000 0871 0000 09eb 0000 069d 0000     ....q...........
    52a4:	0000 0000 0b29 0000 0abd 0000               ....).......

000052b0 <nrf52k_flash_dev>:
    52b0:	52c8 0000 0000 0000 0000 0008 0080 0000     .R..............
    52c0:	0001 0000 00ff 0000                         ........

000052c8 <nrf52k_flash_funcs>:
    52c8:	0cdd 0000 0c0d 0000 0b95 0000 0bed 0000     ................
    52d8:	0000 0000 0be9 0000 0000 0000               ............

000052e4 <nrf52_hal_spis>:
    52e4:	0160 2000 0000 0000 0000 0000 0000 0000     `.. ............

000052f4 <os_bsp_spi0m_cfg>:
    52f4:	0302 0004                                   ....

000052f8 <nrf52_hal_timers>:
    52f8:	0188 2000 0000 0000 0000 0000 0000 0000     ... ............
	...
    5310:	7341 6573 7472 4020 3020 2578 0a78 0000     Assert @ 0x%x...
    5320:	7341 6573 7472 4020 3020 2578 2078 202d     Assert @ 0x%x - 
    5330:	7325 253a 0a64 0000 6e55 6168 646e 656c     %s:%d...Unhandle
    5340:	2064 6e69 6574 7272 7075 2074 2528 646c     d interrupt (%ld
    5350:	2c29 6520 6378 7065 6974 6e6f 7320 2070     ), exception sp 
    5360:	7830 3025 6c38 0a78 0000 0000 7220 3a30     0x%08lx..... r0:
    5370:	7830 3025 6c38 2078 7220 3a31 7830 3025     0x%08lx  r1:0x%0
    5380:	6c38 2078 7220 3a32 7830 3025 6c38 2078     8lx  r2:0x%08lx 
    5390:	7220 3a33 7830 3025 6c38 0a78 0000 0000      r3:0x%08lx.....
    53a0:	7220 3a34 7830 3025 6c38 2078 7220 3a35      r4:0x%08lx  r5:
    53b0:	7830 3025 6c38 2078 7220 3a36 7830 3025     0x%08lx  r6:0x%0
    53c0:	6c38 2078 7220 3a37 7830 3025 6c38 0a78     8lx  r7:0x%08lx.
    53d0:	0000 0000 7220 3a38 7830 3025 6c38 2078     .... r8:0x%08lx 
    53e0:	7220 3a39 7830 3025 6c38 2078 3172 3a30      r9:0x%08lx r10:
    53f0:	7830 3025 6c38 2078 3172 3a31 7830 3025     0x%08lx r11:0x%0
    5400:	6c38 0a78 0000 0000 3172 3a32 7830 3025     8lx.....r12:0x%0
    5410:	6c38 2078 6c20 3a72 7830 3025 6c38 2078     8lx  lr:0x%08lx 
    5420:	7020 3a63 7830 3025 6c38 2078 7370 3a72      pc:0x%08lx psr:
    5430:	7830 3025 6c38 0a78 0000 0000 4349 5253     0x%08lx.....ICSR
    5440:	303a 2578 3830 786c 4820 5346 3a52 7830     :0x%08lx HFSR:0x
    5450:	3025 6c38 2078 4643 5253 303a 2578 3830     %08lx CFSR:0x%08
    5460:	786c 000a 4642 5241 303a 2578 3830 786c     lx..BFAR:0x%08lx
    5470:	4d20 464d 5241 303a 2578 3830 786c 000a      MMFAR:0x%08lx..
    5480:	736d 7379 315f 0000                         msys_1..

00005488 <backlights>:
    5488:	160e 0017                                   ....

0000548c <fast_pulse>:
    548c:	0101 0000 0101 0202 0202 0202               ............

00005498 <faster_pulse>:
    5498:	0001 0201 0202 0000                         ........

000054a0 <fastest_pulse>:
    54a0:	0200 0002                                   ....

000054a4 <slow_pulse>:
    54a4:	0101 0001 0000 0101 0201 0202 0202 0202     ................
    54b4:	0202 0000                                   ....

000054b8 <slower_pulse>:
    54b8:	0101 0101 0101 0000 0000 0000 0101 0101     ................
    54c8:	0101 0202 0202 0202 0202 0202 0202 0202     ................
    54d8:	0202 0202 6f42 746f 6f6c 6461 7265 6420     ....Bootloader d
    54e8:	6e6f 0a65 0000 0000 7453 7261 6974 676e     one.....Starting
    54f8:	4220 6f6f 6c74 616f 6564 2e72 2e2e 000a      Bootloader.....
    5508:	6843 6365 206b 7562 7474 6e6f 203a 6425     Check button: %d
    5518:	000a 0000 6157 7469 6e69 2067 2035 6573     ....Waiting 5 se
    5528:	6f63 646e 2073 6f66 2072 7562 7474 6e6f     conds for button
    5538:	2e2e 0a2e 0000 0000 6c46 7361 6968 676e     ........Flashing
    5548:	6120 646e 7220 7365 7465 6974 676e 2e2e      and resetting..
    5558:	0a2e 0000                                   ....

0000555c <COLMOD_PARA.8090>:
    555c:	0005 0000                                   ....

00005560 <FRMCTR1_PARA.8078>:
    5560:	2c01 002d                                   .,-.

00005564 <FRMCTR2_PARA.8079>:
    5564:	2c01 002d                                   .,-.

00005568 <FRMCTR3_PARA.8080>:
    5568:	2c01 012d 2d2c 0000                         .,-.,-..

00005570 <INVCTR_PARA.8081>:
    5570:	0007 0000                                   ....

00005574 <MADCTL1_PARA.8088>:
    5574:	0000 0000                                   ....

00005578 <PWCTR1_PARA.8082>:
    5578:	02a2 0084                                   ....

0000557c <PWCTR2_PARA.8083>:
    557c:	00c5 0000                                   ....

00005580 <PWCTR3_PARA.8084>:
    5580:	000a 0000                                   ....

00005584 <PWCTR4_PARA.8085>:
    5584:	2a8a 0000                                   .*..

00005588 <PWCTR5_PARA.8086>:
    5588:	ee8a 0000                                   ....

0000558c <VMCTR1_PARA.8087>:
    558c:	000e 0000 6944 7073 616c 6979 676e 6920     ....Displaying i
    559c:	616d 6567 2e2e 0a2e 0000 0000 6d49 6761     mage........Imag
    55ac:	2065 6964 7073 616c 6579 0a64 0000 0000     e displayed.....
    55bc:	3025 6c36 2075 0000 0103 0000               %06lu ......

000055c8 <boot_img_magic>:
    55c8:	c277 f395 d260 7fef 5235 0f50 b62c 8079     w...`...5RP.,.y.

000055d8 <boot_swap_tables>:
    55d8:	0104 0304 0204 0104 0104 0304 0301 0403     ................
    55e8:	0401 0000 6570 6d72 0000 0000 6574 7473     ....perm....test
    55f8:	0000 0000 5542 3b47 6320 6e61 7427 6820     ....BUG; can't h
    5608:	7061 6570 006e 0000 6572 6576 7472 0000     appen...revert..
    5618:	495b 464e 205d 7753 7061 7420 7079 3a65     [INF] Swap type:
    5628:	2520 0a73 0000 0000 495b 464e 205d 7753      %s.....[INF] Sw
    5638:	7061 7420 7079 3a65 6e20 6e6f 0065 0000     ap type: none...
    5648:	455b 5252 205d 6170 696e 2163 0000 0000     [ERR] panic!....
    5658:	575b 4e52 205d 6146 6c69 6465 7220 6165     [WRN] Failed rea
    5668:	6964 676e 7320 6365 6f74 7372 203b 4f42     ding sectors; BO
    5678:	544f 4d5f 5841 495f 474d 535f 4345 4f54     OT_MAX_IMG_SECTO
    5688:	5352 253d 2064 202d 6f74 206f 6d73 6c61     RS=%d - too smal
    5698:	3f6c 000a 575b 4e52 205d 6146 6c69 6465     l?..[WRN] Failed
    56a8:	7220 6165 6964 676e 6920 616d 6567 6820      reading image h
    56b8:	6165 6564 7372 203b 6d49 6761 3d65 7525     eaders; Image=%u
    56c8:	000a 0000 575b 4e52 205d 6146 6c69 6465     ....[WRN] Failed
    56d8:	7220 6165 6964 676e 6220 6f6f 2074 7473      reading boot st
    56e8:	7461 7375 203b 6d49 6761 3d65 7525 000a     atus; Image=%u..
    56f8:	7270 6d69 7261 0079 6573 6f63 646e 7261     primary.secondar
    5708:	0079 0000 455b 5252 205d 6d49 6761 2065     y...[ERR] Image 
    5718:	6e69 7420 6568 2520 2073 6c73 746f 6920     in the %s slot i
    5728:	2073 6f6e 2074 6176 696c 2164 000a 0000     s not valid!....
    5738:	455b 5252 205d 6162 2064 6d69 6761 2065     [ERR] bad image 
    5748:	616d 6967 2063 7830 6c25 3b78 4920 616d     magic 0x%lx; Ima
    5758:	6567 253d 0a75 0000 575b 4e52 205d 6143     ge=%u...[WRN] Ca
    5768:	6e6e 746f 7520 6770 6172 6564 203a 6f6d     nnot upgrade: mo
    5778:	6572 7320 6365 6f74 7372 7420 6168 206e     re sectors than 
    5788:	6c61 6f6c 6577 0064 575b 4e52 205d 6143     allowed.[WRN] Ca
    5798:	6e6e 746f 7520 6770 6172 6564 203a 6c73     nnot upgrade: sl
    57a8:	746f 2073 6168 6576 6e20 6e6f 632d 6d6f     ots have non-com
    57b8:	6170 6974 6c62 2065 6573 7463 726f 0073     patible sectors.
    57c8:	575b 4e52 205d 6143 6e6e 746f 7520 6770     [WRN] Cannot upg
    57d8:	6172 6564 203a 6f6e 2074 6c61 206c 6573     rade: not all se
    57e8:	7463 726f 2073 6966 2074 6e69 6973 6564     ctors fit inside
    57f8:	7320 7263 7461 6863 0000 0000 575b 4e52      scratch....[WRN
    5808:	205d 6143 6e6e 746f 7520 6770 6172 6564     ] Cannot upgrade
    5818:	203a 6c73 746f 2073 7261 2065 6f6e 2074     : slots are not 
    5828:	6f63 706d 7461 6269 656c 0000               compatible..

00005834 <boot_status_tables>:
    5834:	0501 0001 0501 0203 0104 0104 0403 0203     ................
    5844:	455b 5252 205d 6544 6574 7463 6465 6920     [ERR] Detected i
    5854:	636e 6e6f 6973 7473 6e65 2074 7473 7461     nconsistent stat
    5864:	7375 0021 6162 0064 6f67 646f 0000 0000     us!.bad.good....
    5874:	6e75 6573 0074 0000 6373 6172 6374 0068     unset...scratch.
    5884:	6f6e 656e 0000 0000 7270 6d69 7261 2079     none....primary 
    5894:	6c73 746f 0000 0000 7250 6d69 7261 2079     slot....Primary 
    58a4:	6d69 6761 0065 0000 495b 464e 205d 7325     image...[INF] %s
    58b4:	203a 616d 6967 3d63 7325 202c 7773 7061     : magic=%s, swap
    58c4:	745f 7079 3d65 7830 7825 202c 6f63 7970     _type=0x%x, copy
    58d4:	645f 6e6f 3d65 7830 7825 202c 6d69 6761     _done=0x%x, imag
    58e4:	5f65 6b6f 303d 2578 0a78 0000 6353 6172     e_ok=0x%x...Scra
    58f4:	6374 0068 495b 464e 205d 6f42 746f 7320     tch.[INF] Boot s
    5904:	756f 6372 3a65 2520 0a73 0000 495b 464e     ource: %s...[INF
    5914:	205d 6f42 746f 7320 756f 6372 3a65 6e20     ] Boot source: n
    5924:	6e6f 0065                                   one.

00005928 <K>:
    5928:	2f98 428a 4491 7137 fbcf b5c0 dba5 e9b5     ./.B.D7q........
    5938:	c25b 3956 11f1 59f1 82a4 923f 5ed5 ab1c     [.V9...Y..?..^..
    5948:	aa98 d807 5b01 1283 85be 2431 7dc3 550c     .....[....1$.}.U
    5958:	5d74 72be b1fe 80de 06a7 9bdc f174 c19b     t].r........t...
    5968:	69c1 e49b 4786 efbe 9dc6 0fc1 a1cc 240c     .i...G.........$
    5978:	2c6f 2de9 84aa 4a74 a9dc 5cb0 88da 76f9     o,.-..tJ...\...v
    5988:	5152 983e c66d a831 27c8 b003 7fc7 bf59     RQ>.m.1..'....Y.
    5998:	0bf3 c6e0 9147 d5a7 6351 06ca 2967 1429     ....G...Qc..g)).
    59a8:	0a85 27b7 2138 2e1b 6dfc 4d2c 0d13 5338     ...'8!...m,M..8S
    59b8:	7354 650a 0abb 766a c92e 81c2 2c85 9272     Ts.e..jv.....,r.
    59c8:	e8a1 a2bf 664b a81a 8b70 c24b 51a3 c76c     ....Kf..p.K..Ql.
    59d8:	e819 d192 0624 d699 3585 f40e a070 106a     ....$....5..p.j.
    59e8:	c116 19a4 6c08 1e37 774c 2748 bcb5 34b0     .....l7.LwH'...4
    59f8:	0cb3 391c aa4a 4ed8 ca4f 5b9c 6ff3 682e     ...9J..NO..[.o.h
    5a08:	82ee 748f 636f 78a5 7814 84c8 0208 8cc7     ...toc.x.x......
    5a18:	fffa 90be 6ceb a450 a3f7 bef9 78f2 c671     .....lP......xq.

00005a28 <stdout>:
    5a28:	0154 2000                                   T.. 

00005a2c <sysflash_map_dflt>:
	...
    5a34:	7000 0000 0001 0000 8000 0000 4000 0007     .p...........@..
    5a44:	0102 0000 0000 0004 4000 0007 0003 0000     .........@......
    5a54:	c000 0007 1000 0000 0010 0000 7000 0000     .............p..
    5a64:	1000 0000 0111 0000 4000 000b c000 0034     .........@....4.

/Users/Luppy/PineTime/pinetime-rust-mynewt/bin/targets/nrf52_boot/app/boot/mynewt/mynewt.elf:     file format elf32-littlearm

arm-none-eabi-objdump: section '.rodata' mentioned in a -j option, but not found in any input file
   text	   data	    bss	    dec	    hex	filename
  23180	    136	  25500	  48816	   beb0	/Users/Luppy/PineTime/pinetime-rust-mynewt/bin/targets/nrf52_boot/app/boot/mynewt/mynewt.elf
