// Seed: 1111009396
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wire id_4,
    output wor id_5,
    input wand id_6,
    input supply1 id_7,
    input tri id_8,
    output wor id_9
    , id_11
);
  assign id_9 = id_8;
  wire id_12;
  assign id_0 = id_8;
  reg id_13;
  assign id_9 = id_3;
  always begin
    if (($display(id_4 % 1))) #1 id_13 <= 1;
  end
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wand  id_4,
    input  wire  id_5,
    output wor   id_6,
    inout  tri0  id_7
    , id_9
);
  module_0(
      id_0, id_1, id_1, id_3, id_5, id_6, id_5, id_1, id_3, id_0
  );
endmodule
