{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668173000935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668173000936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 13:23:20 2022 " "Processing started: Fri Nov 11 13:23:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668173000936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668173000936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder_Parallel -c Decoder_Parallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder_Parallel -c Decoder_Parallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668173000936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668173001386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668173001386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_parallel.vhd 4 2 " "Found 4 design units, including 2 entities, in source file decoder_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mC_decoder-structure " "Found design unit 1: mC_decoder-structure" {  } { { "Decoder_Parallel.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/Decoder_Parallel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Decoder_Parallel-structure " "Found design unit 2: Decoder_Parallel-structure" {  } { { "Decoder_Parallel.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/Decoder_Parallel.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009656 ""} { "Info" "ISGN_ENTITY_NAME" "1 mC_decoder " "Found entity 1: mC_decoder" {  } { { "Decoder_Parallel.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/Decoder_Parallel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009656 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder_Parallel " "Found entity 2: Decoder_Parallel" {  } { { "Decoder_Parallel.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/Decoder_Parallel.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668173009656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 14 7 " "Found 14 design units, including 7 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateOr2-logicFunction " "Found design unit 2: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateXOr2-logicFunction " "Found design unit 3: gateXOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateNOr2-logicFunction " "Found design unit 4: gateNOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateNAnd2-logicFunction " "Found design unit 5: gateNAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateNOr3-logicFunction " "Found design unit 6: gateNOr3-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 gateXOr4-logicFunction " "Found design unit 7: gateXOr4-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateOr2 " "Found entity 2: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateXOr2 " "Found entity 3: gateXOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateNOr2 " "Found entity 4: gateNOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateNAnd2 " "Found entity 5: gateNAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateNOr3 " "Found entity 6: gateNOr3" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""} { "Info" "ISGN_ENTITY_NAME" "7 gateXOr4 " "Found entity 7: gateXOr4" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/simpleLogic.vhd" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668173009662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668173009662 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "check_D Decoder_Parallel.vhd(154) " "VHDL error at Decoder_Parallel.vhd(154): object \"check_D\" is used but not declared" {  } { { "Decoder_Parallel.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/Decoder_Parallel.vhd" 154 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1668173009666 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out y Decoder_Parallel.vhd(154) " "VHDL error at Decoder_Parallel.vhd(154): cannot associate formal port \"y\" of mode \"out\" with an expression" {  } { { "Decoder_Parallel.vhd" "" { Text "C:/Users/bjsil/OneDrive/Ambiente de Trabalho/AAD/assignment1/HAD_T2G4/DEC/Decoder_Parallel.vhd" 154 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1668173009666 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668173009795 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 11 13:23:29 2022 " "Processing ended: Fri Nov 11 13:23:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668173009795 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668173009795 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668173009795 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668173009795 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668173010518 ""}
