

================================================================
== Vitis HLS Report for 'keccak_absorb_once_hls_Pipeline_absorb_word_loop'
================================================================
* Date:           Tue Aug  5 17:14:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_256_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z010-clg400-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       71|       71|  0.710 us|  0.710 us|   70|   70|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- absorb_word_loop  |       69|       69|         5|          4|          1|    17|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_urem9 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_urem9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul7 = alloca i32 1"   --->   Operation 9 'alloca' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [../fips202.c:281]   --->   Operation 10 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty"   --->   Operation 12 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln281 = store i5 0, i5 %i_1" [../fips202.c:281]   --->   Operation 13 'store' 'store_ln281' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %phi_mul7"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %phi_urem9"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i5 %i_1" [../fips202.c:281]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%icmp_ln281 = icmp_eq  i5 %i, i5 17" [../fips202.c:281]   --->   Operation 18 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.78ns)   --->   "%add_ln281 = add i5 %i, i5 1" [../fips202.c:281]   --->   Operation 19 'add' 'add_ln281' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln281, void %for.body6.split, void %for.end13.exitStub" [../fips202.c:281]   --->   Operation 20 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul7_load = load i10 %phi_mul7" [../fips202.c:281]   --->   Operation 21 'load' 'phi_mul7_load' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln281_1 = add i10 %phi_mul7_load, i10 52" [../fips202.c:281]   --->   Operation 22 'add' 'add_ln281_1' <Predicate = (!icmp_ln281)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %phi_mul7_load, i32 8, i32 9" [../fips202.c:281]   --->   Operation 23 'partselect' 'tmp_2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i2 %tmp_2" [../fips202.c:281]   --->   Operation 24 'zext' 'zext_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i, i3 0" [../fips202.c:283]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i8 %shl_ln" [../fips202.c:283]   --->   Operation 26 'zext' 'zext_ln283' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.63ns)   --->   "%add_ln283 = add i11 %zext_ln283, i11 %tmp_1" [../fips202.c:283]   --->   Operation 27 'add' 'add_ln283' <Predicate = (!icmp_ln281)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i11 %add_ln283" [../fips202.c:27->../fips202.c:283]   --->   Operation 28 'zext' 'zext_ln27' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i8 %in_r, i64 0, i64 %zext_ln27" [../fips202.c:27->../fips202.c:283]   --->   Operation 29 'getelementptr' 'in_r_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%in_r_load = load i11 %in_r_addr" [../fips202.c:27->../fips202.c:283]   --->   Operation 30 'load' 'in_r_load' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln283, i32 1, i32 10" [../fips202.c:27->../fips202.c:283]   --->   Operation 31 'partselect' 'tmp_3' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp_3, i1 1" [../fips202.c:27->../fips202.c:283]   --->   Operation 32 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i11 %or_ln" [../fips202.c:27->../fips202.c:283]   --->   Operation 33 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_r_addr_1 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_1" [../fips202.c:27->../fips202.c:283]   --->   Operation 34 'getelementptr' 'in_r_addr_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%in_r_load_1 = load i11 %in_r_addr_1" [../fips202.c:27->../fips202.c:283]   --->   Operation 35 'load' 'in_r_load_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln283, i32 2, i32 10" [../fips202.c:27->../fips202.c:283]   --->   Operation 36 'partselect' 'tmp_4' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln283, i32 3, i32 10" [../fips202.c:27->../fips202.c:283]   --->   Operation 37 'partselect' 'tmp_7' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln283, i32 1" [../fips202.c:27->../fips202.c:283]   --->   Operation 38 'bitselect' 'tmp_5' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%s_0_addr = getelementptr i64 %s_0, i64 0, i64 %zext_ln281" [../fips202.c:283]   --->   Operation 39 'getelementptr' 's_0_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%s_1_addr = getelementptr i64 %s_1, i64 0, i64 %zext_ln281" [../fips202.c:283]   --->   Operation 40 'getelementptr' 's_1_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%s_2_addr = getelementptr i64 %s_2, i64 0, i64 %zext_ln281" [../fips202.c:283]   --->   Operation 41 'getelementptr' 's_2_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%s_3_addr = getelementptr i64 %s_3, i64 0, i64 %zext_ln281" [../fips202.c:283]   --->   Operation 42 'getelementptr' 's_3_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%s_4_addr = getelementptr i64 %s_4, i64 0, i64 %zext_ln281" [../fips202.c:283]   --->   Operation 43 'getelementptr' 's_4_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%s_0_load = load i3 %s_0_addr" [../fips202.c:283]   --->   Operation 44 'load' 's_0_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%s_1_load = load i3 %s_1_addr" [../fips202.c:283]   --->   Operation 45 'load' 's_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%s_2_load = load i3 %s_2_addr" [../fips202.c:283]   --->   Operation 46 'load' 's_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%s_3_load = load i3 %s_3_addr" [../fips202.c:283]   --->   Operation 47 'load' 's_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%s_4_load = load i3 %s_4_addr" [../fips202.c:283]   --->   Operation 48 'load' 's_4_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln281 = store i5 %add_ln281, i5 %i_1" [../fips202.c:281]   --->   Operation 49 'store' 'store_ln281' <Predicate = (!icmp_ln281)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln281 = store i10 %add_ln281_1, i10 %phi_mul7" [../fips202.c:281]   --->   Operation 50 'store' 'store_ln281' <Predicate = (!icmp_ln281)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%phi_urem9_load = load i5 %phi_urem9" [../fips202.c:281]   --->   Operation 51 'load' 'phi_urem9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i5 %phi_urem9_load" [../fips202.c:281]   --->   Operation 52 'trunc' 'trunc_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 53 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load = load i11 %in_r_addr" [../fips202.c:27->../fips202.c:283]   --->   Operation 53 'load' 'in_r_load' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_1 = load i11 %in_r_addr_1" [../fips202.c:27->../fips202.c:283]   --->   Operation 54 'load' 'in_r_load_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln27_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_4, i2 2" [../fips202.c:27->../fips202.c:283]   --->   Operation 55 'bitconcatenate' 'or_ln27_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i11 %or_ln27_1" [../fips202.c:27->../fips202.c:283]   --->   Operation 56 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%in_r_addr_2 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_2" [../fips202.c:27->../fips202.c:283]   --->   Operation 57 'getelementptr' 'in_r_addr_2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%in_r_load_2 = load i11 %in_r_addr_2" [../fips202.c:27->../fips202.c:283]   --->   Operation 58 'load' 'in_r_load_2' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln27_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_4, i2 3" [../fips202.c:27->../fips202.c:283]   --->   Operation 59 'bitconcatenate' 'or_ln27_2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i11 %or_ln27_2" [../fips202.c:27->../fips202.c:283]   --->   Operation 60 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%in_r_addr_3 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_3" [../fips202.c:27->../fips202.c:283]   --->   Operation 61 'getelementptr' 'in_r_addr_3' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%in_r_load_3 = load i11 %in_r_addr_3" [../fips202.c:27->../fips202.c:283]   --->   Operation 62 'load' 'in_r_load_3' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_2 : Operation 63 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_0_load = load i3 %s_0_addr" [../fips202.c:283]   --->   Operation 63 'load' 's_0_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 64 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_1_load = load i3 %s_1_addr" [../fips202.c:283]   --->   Operation 64 'load' 's_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 65 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_2_load = load i3 %s_2_addr" [../fips202.c:283]   --->   Operation 65 'load' 's_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 66 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_3_load = load i3 %s_3_addr" [../fips202.c:283]   --->   Operation 66 'load' 's_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 67 [1/2] ( I:2.32ns O:2.32ns )   --->   "%s_4_load = load i3 %s_4_addr" [../fips202.c:283]   --->   Operation 67 'load' 's_4_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 68 [1/1] (1.94ns)   --->   "%tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.5i64.i64.i3, i3 0, i64 %s_0_load, i3 1, i64 %s_1_load, i3 2, i64 %s_2_load, i3 3, i64 %s_3_load, i3 4, i64 %s_4_load, i64 0, i3 %trunc_ln281" [../fips202.c:283]   --->   Operation 68 'sparsemux' 'tmp' <Predicate = (!icmp_ln281)> <Delay = 1.94> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.65ns)   --->   "%switch_ln283 = switch i3 %trunc_ln281, void %arrayidx1014.case.4, i3 0, void %arrayidx1014.case.0, i3 1, void %arrayidx1014.case.1, i3 2, void %arrayidx1014.case.2, i3 3, void %arrayidx1014.case.3" [../fips202.c:283]   --->   Operation 69 'switch' 'switch_ln283' <Predicate = (!icmp_ln281)> <Delay = 1.65>
ST_2 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln281_2 = add i5 %phi_urem9_load, i5 1" [../fips202.c:281]   --->   Operation 70 'add' 'add_ln281_2' <Predicate = (!icmp_ln281)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.78ns)   --->   "%icmp_ln281_1 = icmp_eq  i5 %phi_urem9_load, i5 4" [../fips202.c:281]   --->   Operation 71 'icmp' 'icmp_ln281_1' <Predicate = (!icmp_ln281)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.21ns)   --->   "%select_ln281 = select i1 %icmp_ln281_1, i5 0, i5 %add_ln281_2" [../fips202.c:281]   --->   Operation 72 'select' 'select_ln281' <Predicate = (!icmp_ln281)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln281 = store i5 %select_ln281, i5 %phi_urem9" [../fips202.c:281]   --->   Operation 73 'store' 'store_ln281' <Predicate = (!icmp_ln281)> <Delay = 1.58>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln281 = br void %for.body6" [../fips202.c:281]   --->   Operation 74 'br' 'br_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln281)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 75 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_2 = load i11 %in_r_addr_2" [../fips202.c:27->../fips202.c:283]   --->   Operation 75 'load' 'in_r_load_2' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_3 : Operation 76 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_3 = load i11 %in_r_addr_3" [../fips202.c:27->../fips202.c:283]   --->   Operation 76 'load' 'in_r_load_3' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln27_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_7, i3 4" [../fips202.c:27->../fips202.c:283]   --->   Operation 77 'bitconcatenate' 'or_ln27_3' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i11 %or_ln27_3" [../fips202.c:27->../fips202.c:283]   --->   Operation 78 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%in_r_addr_4 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_4" [../fips202.c:27->../fips202.c:283]   --->   Operation 79 'getelementptr' 'in_r_addr_4' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (3.25ns)   --->   "%in_r_load_4 = load i11 %in_r_addr_4" [../fips202.c:27->../fips202.c:283]   --->   Operation 80 'load' 'in_r_load_4' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln27_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i1.i1.i1, i8 %tmp_7, i1 1, i1 %tmp_5, i1 1" [../fips202.c:27->../fips202.c:283]   --->   Operation 81 'bitconcatenate' 'or_ln27_4' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i11 %or_ln27_4" [../fips202.c:27->../fips202.c:283]   --->   Operation 82 'zext' 'zext_ln27_5' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%in_r_addr_5 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_5" [../fips202.c:27->../fips202.c:283]   --->   Operation 83 'getelementptr' 'in_r_addr_5' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%in_r_load_5 = load i11 %in_r_addr_5" [../fips202.c:27->../fips202.c:283]   --->   Operation 84 'load' 'in_r_load_5' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 85 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_4 = load i11 %in_r_addr_4" [../fips202.c:27->../fips202.c:283]   --->   Operation 85 'load' 'in_r_load_4' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 86 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_5 = load i11 %in_r_addr_5" [../fips202.c:27->../fips202.c:283]   --->   Operation 86 'load' 'in_r_load_5' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln27_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_7, i3 6" [../fips202.c:27->../fips202.c:283]   --->   Operation 87 'bitconcatenate' 'or_ln27_5' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i11 %or_ln27_5" [../fips202.c:27->../fips202.c:283]   --->   Operation 88 'zext' 'zext_ln27_6' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%in_r_addr_6 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_6" [../fips202.c:27->../fips202.c:283]   --->   Operation 89 'getelementptr' 'in_r_addr_6' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%in_r_load_6 = load i11 %in_r_addr_6" [../fips202.c:27->../fips202.c:283]   --->   Operation 90 'load' 'in_r_load_6' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln27_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_7, i3 7" [../fips202.c:27->../fips202.c:283]   --->   Operation 91 'bitconcatenate' 'or_ln27_6' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i11 %or_ln27_6" [../fips202.c:27->../fips202.c:283]   --->   Operation 92 'zext' 'zext_ln27_7' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%in_r_addr_7 = getelementptr i8 %in_r, i64 0, i64 %zext_ln27_7" [../fips202.c:27->../fips202.c:283]   --->   Operation 93 'getelementptr' 'in_r_addr_7' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (3.25ns)   --->   "%in_r_load_7 = load i11 %in_r_addr_7" [../fips202.c:27->../fips202.c:283]   --->   Operation 94 'load' 'in_r_load_7' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 6.56>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln282 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../fips202.c:282]   --->   Operation 95 'specpipeline' 'specpipeline_ln282' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln281 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [../fips202.c:281]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln281 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../fips202.c:281]   --->   Operation 97 'specloopname' 'specloopname_ln281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_6 = load i11 %in_r_addr_6" [../fips202.c:27->../fips202.c:283]   --->   Operation 98 'load' 'in_r_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 99 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load_7 = load i11 %in_r_addr_7" [../fips202.c:27->../fips202.c:283]   --->   Operation 99 'load' 'in_r_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln283_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %in_r_load_7, i8 %in_r_load_6, i8 %in_r_load_5, i8 %in_r_load_4, i8 %in_r_load_3, i8 %in_r_load_2, i8 %in_r_load_1, i8 %in_r_load" [../fips202.c:283]   --->   Operation 100 'bitconcatenate' 'or_ln283_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.99ns)   --->   "%xor_ln283 = xor i64 %tmp, i64 %or_ln283_6" [../fips202.c:283]   --->   Operation 101 'xor' 'xor_ln283' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln283 = store i64 %xor_ln283, i3 %s_3_addr" [../fips202.c:283]   --->   Operation 102 'store' 'store_ln283' <Predicate = (trunc_ln281 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln283 = br void %arrayidx1014.exit" [../fips202.c:283]   --->   Operation 103 'br' 'br_ln283' <Predicate = (trunc_ln281 == 3)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln283 = store i64 %xor_ln283, i3 %s_2_addr" [../fips202.c:283]   --->   Operation 104 'store' 'store_ln283' <Predicate = (trunc_ln281 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln283 = br void %arrayidx1014.exit" [../fips202.c:283]   --->   Operation 105 'br' 'br_ln283' <Predicate = (trunc_ln281 == 2)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln283 = store i64 %xor_ln283, i3 %s_1_addr" [../fips202.c:283]   --->   Operation 106 'store' 'store_ln283' <Predicate = (trunc_ln281 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln283 = br void %arrayidx1014.exit" [../fips202.c:283]   --->   Operation 107 'br' 'br_ln283' <Predicate = (trunc_ln281 == 1)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln283 = store i64 %xor_ln283, i3 %s_0_addr" [../fips202.c:283]   --->   Operation 108 'store' 'store_ln283' <Predicate = (trunc_ln281 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln283 = br void %arrayidx1014.exit" [../fips202.c:283]   --->   Operation 109 'br' 'br_ln283' <Predicate = (trunc_ln281 == 0)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln283 = store i64 %xor_ln283, i3 %s_4_addr" [../fips202.c:283]   --->   Operation 110 'store' 'store_ln283' <Predicate = (trunc_ln281 != 0 & trunc_ln281 != 1 & trunc_ln281 != 2 & trunc_ln281 != 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln283 = br void %arrayidx1014.exit" [../fips202.c:283]   --->   Operation 111 'br' 'br_ln283' <Predicate = (trunc_ln281 != 0 & trunc_ln281 != 1 & trunc_ln281 != 2 & trunc_ln281 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.481ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln281', ../fips202.c:281) of constant 0 on local variable 'i', ../fips202.c:281 [13]  (1.588 ns)
	'load' operation 5 bit ('i', ../fips202.c:281) on local variable 'i', ../fips202.c:281 [19]  (0.000 ns)
	'add' operation 11 bit ('add_ln283', ../fips202.c:283) [34]  (1.639 ns)
	'getelementptr' operation 11 bit ('in_r_addr', ../fips202.c:27->../fips202.c:283) [36]  (0.000 ns)
	'load' operation 8 bit ('in_r_load', ../fips202.c:27->../fips202.c:283) on array 'in_r' [37]  (3.254 ns)

 <State 2>: 4.583ns
The critical path consists of the following:
	'load' operation 5 bit ('phi_urem9_load', ../fips202.c:281) on local variable 'phi_urem9' [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln281_1', ../fips202.c:281) [101]  (1.780 ns)
	'select' operation 5 bit ('select_ln281', ../fips202.c:281) [102]  (1.215 ns)
	'store' operation 0 bit ('store_ln281', ../fips202.c:281) of variable 'select_ln281', ../fips202.c:281 on local variable 'phi_urem9' [105]  (1.588 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 8 bit ('in_r_load_2', ../fips202.c:27->../fips202.c:283) on array 'in_r' [47]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 8 bit ('in_r_load_4', ../fips202.c:27->../fips202.c:283) on array 'in_r' [56]  (3.254 ns)

 <State 5>: 6.566ns
The critical path consists of the following:
	'load' operation 8 bit ('in_r_load_6', ../fips202.c:27->../fips202.c:283) on array 'in_r' [65]  (3.254 ns)
	'xor' operation 64 bit ('xor_ln283', ../fips202.c:283) [82]  (0.990 ns)
	'store' operation 0 bit ('store_ln283', ../fips202.c:283) of variable 'xor_ln283', ../fips202.c:283 on array 's_3' [85]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
