Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Thu Apr 17 10:18:58 2025
| Host              : pikespeak running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.455        0.000                      0                    2        0.161        0.000                      0                    2        4.725        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               9.455        0.000                      0                    2        0.161        0.000                      0                    2        4.725        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        9.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.455ns  (required time - arrival time)
  Source:                 ste1FF/isActive_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ste2FF/isActive_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.316ns (59.974%)  route 0.211ns (40.026%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 11.335 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.739ns (routing 0.001ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.001ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E13                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.631     0.631 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.631    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.739     1.721    ste1FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y228       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.800 r  ste1FF/isActive_reg/Q
                         net (fo=1, routed)           0.062     1.862    ste1FF/ste1Active
    SLICE_X117Y228       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.010 r  ste1FF/result_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.100     2.110    ste1FF/result_OBUF_inst_i_2_n_0
    SLICE_X117Y228       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     2.199 r  ste1FF/isActive_i_1__0/O
                         net (fo=1, routed)           0.049     2.248    ste2FF/ste1ChildrenActivate
    SLICE_X117Y228       FDRE                                         r  ste2FF/isActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E13                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.380    10.380 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.380    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.380 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.666    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.690 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.645    11.335    ste2FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste2FF/isActive_reg/C
                         clock pessimism              0.378    11.713    
                         clock uncertainty           -0.035    11.678    
    SLICE_X117Y228       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.703    ste2FF/isActive_reg
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                  9.455    

Slack (MET) :             9.493ns  (required time - arrival time)
  Source:                 ste1FF/isActive_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ste1FF/isActive_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.277ns (56.658%)  route 0.212ns (43.342%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 11.335 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.739ns (routing 0.001ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.001ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E13                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.631     0.631 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.631    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.739     1.721    ste1FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y228       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.800 r  ste1FF/isActive_reg/Q
                         net (fo=1, routed)           0.062     1.862    ste1FF/ste1Active
    SLICE_X117Y228       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.010 r  ste1FF/result_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.100     2.110    ste1FF/result_OBUF_inst_i_2_n_0
    SLICE_X117Y228       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     2.160 r  ste1FF/isActive_i_1/O
                         net (fo=1, routed)           0.050     2.210    ste1FF/setActive0
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E13                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.380    10.380 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.380    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.380 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.666    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.690 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.645    11.335    ste1FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/C
                         clock pessimism              0.378    11.713    
                         clock uncertainty           -0.035    11.678    
    SLICE_X117Y228       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.703    ste1FF/isActive_reg
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                  9.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ste1FF/isActive_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ste1FF/isActive_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.120ns (56.287%)  route 0.093ns (43.713%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E13                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.409    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.426 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.418     0.844    ste1FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y228       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.883 r  ste1FF/isActive_reg/Q
                         net (fo=1, routed)           0.032     0.915    ste1FF/ste1Active
    SLICE_X117Y228       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     0.974 r  ste1FF/result_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.044     1.019    ste1FF/result_OBUF_inst_i_2_n_0
    SLICE_X117Y228       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     1.041 r  ste1FF/isActive_i_1/O
                         net (fo=1, routed)           0.017     1.058    ste1FF/setActive0
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E13                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.451     0.451 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.451    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.451 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.632    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.651 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.476     1.127    ste1FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/C
                         clock pessimism             -0.277     0.850    
    SLICE_X117Y228       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.896    ste1FF/isActive_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ste1FF/isActive_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ste2FF/isActive_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.133ns (59.061%)  route 0.092ns (40.939%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E13                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.409    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.426 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.418     0.844    ste1FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y228       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.883 r  ste1FF/isActive_reg/Q
                         net (fo=1, routed)           0.032     0.915    ste1FF/ste1Active
    SLICE_X117Y228       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     0.974 r  ste1FF/result_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.044     1.019    ste1FF/result_OBUF_inst_i_2_n_0
    SLICE_X117Y228       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     1.054 r  ste1FF/isActive_i_1__0/O
                         net (fo=1, routed)           0.016     1.070    ste2FF/ste1ChildrenActivate
    SLICE_X117Y228       FDRE                                         r  ste2FF/isActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E13                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.451     0.451 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.451    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.451 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.632    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.651 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.476     1.127    ste2FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste2FF/isActive_reg/C
                         clock pessimism             -0.277     0.850    
    SLICE_X117Y228       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.896    ste2FF/isActive_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X0Y72    clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X117Y228  ste1FF/isActive_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X117Y228  ste2FF/isActive_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y228  ste1FF/isActive_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y228  ste1FF/isActive_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y228  ste2FF/isActive_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y228  ste2FF/isActive_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y228  ste1FF/isActive_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y228  ste1FF/isActive_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y228  ste2FF/isActive_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X117Y228  ste2FF/isActive_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 character[10]
                            (input port)
  Destination:            result
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.823ns  (logic 1.857ns (38.506%)  route 2.966ns (61.494%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 f  character[10] (IN)
                         net (fo=0)                   0.000     0.000    character_IBUF[10]_inst/I
    B10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.654     0.654 f  character_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.654    character_IBUF[10]_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  character_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.494     2.148    ste2FF/character_IBUF[7]
    SLICE_X117Y227       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     2.237 r  ste2FF/result_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.153     2.390    ste1FF/isActive_reg_1
    SLICE_X117Y228       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     2.487 r  ste1FF/result_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.319     3.806    result_OBUF
    D10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.017     4.823 r  result_OBUF_inst/O
                         net (fo=0)                   0.000     4.823    result
    D10                                                               r  result (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 character[11]
                            (input port)
  Destination:            result
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 0.845ns (46.485%)  route 0.972ns (53.515%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  character[11] (IN)
                         net (fo=0)                   0.000     0.000    character_IBUF[11]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.288     0.288 f  character_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.288    character_IBUF[11]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.288 f  character_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.622    ste1FF/character_IBUF[6]
    SLICE_X117Y228       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     0.636 f  ste1FF/result_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.045     0.681    ste1FF/result_OBUF_inst_i_4_n_0
    SLICE_X117Y228       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     0.716 r  ste1FF/result_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.593     1.309    result_OBUF
    D10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.508     1.817 r  result_OBUF_inst/O
                         net (fo=0)                   0.000     1.817    result
    D10                                                               r  result (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ste1FF/isActive_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.721ns  (logic 1.294ns (47.559%)  route 1.427ns (52.441%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.739ns (routing 0.001ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E13                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.631     0.631 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.631    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.739     1.721    ste1FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y228       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.800 r  ste1FF/isActive_reg/Q
                         net (fo=1, routed)           0.062     1.862    ste1FF/ste1Active
    SLICE_X117Y228       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.010 r  ste1FF/result_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.046     2.056    ste1FF/result_OBUF_inst_i_2_n_0
    SLICE_X117Y228       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.106 r  ste1FF/result_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.319     3.425    result_OBUF
    D10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.017     4.443 r  result_OBUF_inst/O
                         net (fo=0)                   0.000     4.443    result
    D10                                                               r  result (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ste2FF/isActive_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.255ns  (logic 0.607ns (48.363%)  route 0.648ns (51.637%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E13                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.409    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.426 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.418     0.844    ste2FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste2FF/isActive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y228       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.883 r  ste2FF/isActive_reg/Q
                         net (fo=1, routed)           0.055     0.938    ste1FF/ste2Active
    SLICE_X117Y228       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.060     0.998 r  ste1FF/result_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.593     1.591    result_OBUF
    D10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.508     2.099 r  result_OBUF_inst/O
                         net (fo=0)                   0.000     2.099    result
    D10                                                               r  result (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 character[15]
                            (input port)
  Destination:            ste2FF/isActive_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.554ns  (logic 0.719ns (28.167%)  route 1.835ns (71.833%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.645ns (routing 0.001ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D13                                               0.000     0.000 f  character[15] (IN)
                         net (fo=0)                   0.000     0.000    character_IBUF[15]_inst/I
    D13                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.620     0.620 f  character_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.620    character_IBUF[15]_inst/OUT
    D13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.620 f  character_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.786     2.406    ste1FF/character_IBUF[10]
    SLICE_X117Y228       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.505 r  ste1FF/isActive_i_1__0/O
                         net (fo=1, routed)           0.049     2.554    ste2FF/ste1ChildrenActivate
    SLICE_X117Y228       FDRE                                         r  ste2FF/isActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E13                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.380     0.380 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.380    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.380 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.666    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.690 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.645     1.335    ste2FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste2FF/isActive_reg/C

Slack:                    inf
  Source:                 character[10]
                            (input port)
  Destination:            ste1FF/isActive_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.889ns (34.908%)  route 1.658ns (65.092%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.645ns (routing 0.001ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 f  character[10] (IN)
                         net (fo=0)                   0.000     0.000    character_IBUF[10]_inst/I
    B10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.654     0.654 f  character_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.654    character_IBUF[10]_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  character_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.494     2.148    ste2FF/character_IBUF[7]
    SLICE_X117Y227       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     2.237 r  ste2FF/result_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.114     2.351    ste1FF/isActive_reg_1
    SLICE_X117Y228       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     2.497 r  ste1FF/isActive_i_1/O
                         net (fo=1, routed)           0.050     2.547    ste1FF/setActive0
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E13                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.380     0.380 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.380    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.380 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.666    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.690 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.645     1.335    ste1FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 character[11]
                            (input port)
  Destination:            ste2FF/isActive_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.338ns (48.803%)  route 0.354ns (51.197%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  character[11] (IN)
                         net (fo=0)                   0.000     0.000    character_IBUF[11]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.288     0.288 f  character_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.288    character_IBUF[11]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.288 f  character_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.338     0.626    ste1FF/character_IBUF[6]
    SLICE_X117Y228       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.676 r  ste1FF/isActive_i_1__0/O
                         net (fo=1, routed)           0.016     0.692    ste2FF/ste1ChildrenActivate
    SLICE_X117Y228       FDRE                                         r  ste2FF/isActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E13                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.451     0.451 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.451    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.451 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.632    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.651 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.476     1.127    ste2FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste2FF/isActive_reg/C

Slack:                    inf
  Source:                 character[11]
                            (input port)
  Destination:            ste1FF/isActive_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.337ns (47.220%)  route 0.376ns (52.780%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 f  character[11] (IN)
                         net (fo=0)                   0.000     0.000    character_IBUF[11]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.288     0.288 f  character_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.288    character_IBUF[11]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.288 f  character_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.622    ste1FF/character_IBUF[6]
    SLICE_X117Y228       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     0.636 f  ste1FF/result_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.025     0.661    ste1FF/result_OBUF_inst_i_4_n_0
    SLICE_X117Y228       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     0.696 r  ste1FF/isActive_i_1/O
                         net (fo=1, routed)           0.017     0.713    ste1FF/setActive0
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E13                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.451     0.451 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.451    clock_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.451 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.632    clock_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.651 r  clock_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2, routed)           0.476     1.127    ste1FF/clock_IBUF_BUFG
    SLICE_X117Y228       FDRE                                         r  ste1FF/isActive_reg/C





