{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "65999998"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23e7d65a79bc59f7bc47406c1714dfae",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "cpu_mid/mips_core/coprocessor0/Cause_IP",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_mid/mips_core/coprocessor0/Cause_IP[7]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/coprocessor0/Cause_IP[6]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/coprocessor0/Cause_IP[5]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/coprocessor0/Cause_IP[4]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/coprocessor0/Cause_IP[3]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/coprocessor0/Cause_IP[2]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/coprocessor0/Cause_IP[1]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/coprocessor0/Cause_IP[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu_mid/mips_core/reg_if_id/if_inst",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[31]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[30]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[29]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[28]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[27]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[26]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[25]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[24]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[23]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[22]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[21]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[20]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[19]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[18]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[17]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[16]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[15]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[14]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[13]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[12]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[11]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[10]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[9]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[8]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[7]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[6]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[5]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[4]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[3]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[2]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[1]"
                                            },
                                            {
                                                "name": "cpu_mid/mips_core/reg_if_id/if_inst[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "soc_intc_intr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc_intc_intr[1]"
                                            },
                                            {
                                                "name": "soc_intc_intr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "rx_IBUF",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "soc_intc_irq",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "tx_OBUF",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "uart0_int",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "uart_lite_int",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}