{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613667974314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613667974315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 11:06:14 2021 " "Processing started: Thu Feb 18 11:06:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613667974315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667974315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667974315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613667975096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613667975096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_adder " "Found entity 1: select_adder" {  } { { "select_adder.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613667987910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667987910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.sv 1 1 " "Found 1 design units, including 1 entities, in source file router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "router.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613667987946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667987946 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "add0 ripple_adder.sv(13) " "Verilog HDL Declaration error at ripple_adder.sv(13): identifier \"add0\" is already declared in the present scope" {  } { { "ripple_adder.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/ripple_adder.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613667987950 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "add0 ripple_adder.sv(14) " "Verilog HDL Declaration error at ripple_adder.sv(14): identifier \"add0\" is already declared in the present scope" {  } { { "ripple_adder.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/ripple_adder.sv" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613667987950 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "add0 ripple_adder.sv(15) " "Verilog HDL Declaration error at ripple_adder.sv(15): identifier \"add0\" is already declared in the present scope" {  } { { "ripple_adder.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/ripple_adder.sv" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1613667987950 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ripple_adder ripple_adder.sv(1) " "Ignored design unit \"ripple_adder\" at ripple_adder.sv(1) due to previous errors" {  } { { "ripple_adder.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/ripple_adder.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613667987962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 0 0 " "Found 0 design units, including 0 entities, in source file ripple_adder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667987963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "reg_17.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613667987965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667987965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookahead_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookahead_adder " "Found entity 1: lookahead_adder" {  } { { "lookahead_adder.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613667987968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667987968 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1613667987971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613667987973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667987973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613667987975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667987975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder2.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder2 " "Found entity 1: adder2" {  } { { "adder2.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/adder2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613667987979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667987979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_addr " "Found entity 1: full_addr" {  } { { "full_adder.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613667987982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667987982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.sv 1 1 " "Found 1 design units, including 1 entities, in source file cla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "CLA.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/CLA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613667987984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667987984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cra.sv 1 1 " "Found 1 design units, including 1 entities, in source file cra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRA " "Found entity 1: CRA" {  } { { "CRA.sv" "" { Text "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/CRA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613667987986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667987986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/output_files/Lab3.map.smsg " "Generated suppressed messages file C:/Users/danie/Google Drive/COLLEGE/Spring 2021/ECE 385/Lab 3/385_lab4_adders_provided_fa20 (2)/output_files/Lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667988030 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613667988259 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 18 11:06:28 2021 " "Processing ended: Thu Feb 18 11:06:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613667988259 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613667988259 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613667988259 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667988259 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613667989031 ""}
