/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_t2_bicm_intr2_0.h $
 * $brcm_Revision: Hydra_Software_Devel/3 $
 * $brcm_Date: 10/4/10 4:49p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Oct  4 16:13:48 2010
 *                 MD5 Checksum         bbf6bee78f77c69f170f5da060652384
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3461/rdb/a0/bchp_t2_bicm_intr2_0.h $
 * 
 * Hydra_Software_Devel/3   10/4/10 4:49p farshidf
 * SW3461-1: update header files
 *
 ***************************************************************************/

#ifndef BCHP_T2_BICM_INTR2_0_H__
#define BCHP_T2_BICM_INTR2_0_H__

/***************************************************************************
 *T2_BICM_INTR2_0 - BICM L2 Interrupt Controller Registers - Set 0
 ***************************************************************************/
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS          0x000c0200 /* CPU interrupt Status Register */
#define BCHP_T2_BICM_INTR2_0_CPU_SET             0x000c0204 /* CPU interrupt Set Register */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR           0x000c0208 /* CPU interrupt Clear Register */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS     0x000c020c /* CPU interrupt Mask Status Register */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET        0x000c0210 /* CPU interrupt Mask Set Register */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR      0x000c0214 /* CPU interrupt Mask Clear Register */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS          0x000c0218 /* PCI interrupt Status Register */
#define BCHP_T2_BICM_INTR2_0_PCI_SET             0x000c021c /* PCI interrupt Set Register */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR           0x000c0220 /* PCI interrupt Clear Register */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS     0x000c0224 /* PCI interrupt Mask Status Register */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET        0x000c0228 /* PCI interrupt Mask Set Register */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR      0x000c022c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_0 :: CPU_STATUS :: reserved0 [31:21] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_reserved0_MASK             0xffe00000
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_reserved0_SHIFT            21

/* T2_BICM_INTR2_0 :: CPU_STATUS :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_RCVR_STALL_MASK            0x00100000
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_RCVR_STALL_SHIFT           20

/* T2_BICM_INTR2_0 :: CPU_STATUS :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_EDGE_FIFO_OF_MASK          0x00080000
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_EDGE_FIFO_OF_SHIFT         19

/* T2_BICM_INTR2_0 :: CPU_STATUS :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BIST_DONE_MASK             0x00040000
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BIST_DONE_SHIFT            18

/* T2_BICM_INTR2_0 :: CPU_STATUS :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_CDI_READ_DONE_MASK         0x00020000
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_CDI_READ_DONE_SHIFT        17

/* T2_BICM_INTR2_0 :: CPU_STATUS :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_CDI_READ_RDY_MASK          0x00010000
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_CDI_READ_RDY_SHIFT         16

/* T2_BICM_INTR2_0 :: CPU_STATUS :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_LOSS_LOCK_POST_MASK    0x00008000
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_LOSS_LOCK_POST_SHIFT   15

/* T2_BICM_INTR2_0 :: CPU_STATUS :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_GAIN_LOCK_POST_MASK    0x00004000
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_GAIN_LOCK_POST_SHIFT   14

/* T2_BICM_INTR2_0 :: CPU_STATUS :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_LOSS_LOCK_PRE_MASK     0x00002000
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_LOSS_LOCK_PRE_SHIFT    13

/* T2_BICM_INTR2_0 :: CPU_STATUS :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_GAIN_LOCK_PRE_MASK     0x00001000
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_GAIN_LOCK_PRE_SHIFT    12

/* T2_BICM_INTR2_0 :: CPU_STATUS :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_LOSS_LOCK_PLP1_MASK    0x00000800
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_LOSS_LOCK_PLP1_SHIFT   11

/* T2_BICM_INTR2_0 :: CPU_STATUS :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_GAIN_LOCK_PLP1_MASK    0x00000400
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_GAIN_LOCK_PLP1_SHIFT   10

/* T2_BICM_INTR2_0 :: CPU_STATUS :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_LOSS_LOCK_PLP0_MASK    0x00000200
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_LOSS_LOCK_PLP0_SHIFT   9

/* T2_BICM_INTR2_0 :: CPU_STATUS :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_GAIN_LOCK_PLP0_MASK    0x00000100
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BCH_GAIN_LOCK_PLP0_SHIFT   8

/* T2_BICM_INTR2_0 :: CPU_STATUS :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_LDPC_LOSS_LOCK_MASK        0x00000080
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_LDPC_LOSS_LOCK_SHIFT       7

/* T2_BICM_INTR2_0 :: CPU_STATUS :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_LDPC_GAIN_LOCK_MASK        0x00000040
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_LDPC_GAIN_LOCK_SHIFT       6

/* T2_BICM_INTR2_0 :: CPU_STATUS :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_PSL_XCS_MASK               0x00000020
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_PSL_XCS_SHIFT              5

/* T2_BICM_INTR2_0 :: CPU_STATUS :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_PSL_ON2_MASK               0x00000010
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_PSL_ON2_SHIFT              4

/* T2_BICM_INTR2_0 :: CPU_STATUS :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_PSL_ON1_MASK               0x00000008
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_PSL_ON1_SHIFT              3

/* T2_BICM_INTR2_0 :: CPU_STATUS :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BMET_MISALGN_MASK          0x00000004
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_BMET_MISALGN_SHIFT         2

/* T2_BICM_INTR2_0 :: CPU_STATUS :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_CDI_BAD_IDX_MASK           0x00000002
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_CDI_BAD_IDX_SHIFT          1

/* T2_BICM_INTR2_0 :: CPU_STATUS :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_CDI_MISALGN_MASK           0x00000001
#define BCHP_T2_BICM_INTR2_0_CPU_STATUS_CDI_MISALGN_SHIFT          0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_0 :: CPU_SET :: reserved0 [31:21] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_reserved0_MASK                0xffe00000
#define BCHP_T2_BICM_INTR2_0_CPU_SET_reserved0_SHIFT               21

/* T2_BICM_INTR2_0 :: CPU_SET :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_RCVR_STALL_MASK               0x00100000
#define BCHP_T2_BICM_INTR2_0_CPU_SET_RCVR_STALL_SHIFT              20

/* T2_BICM_INTR2_0 :: CPU_SET :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_EDGE_FIFO_OF_MASK             0x00080000
#define BCHP_T2_BICM_INTR2_0_CPU_SET_EDGE_FIFO_OF_SHIFT            19

/* T2_BICM_INTR2_0 :: CPU_SET :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BIST_DONE_MASK                0x00040000
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BIST_DONE_SHIFT               18

/* T2_BICM_INTR2_0 :: CPU_SET :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_CDI_READ_DONE_MASK            0x00020000
#define BCHP_T2_BICM_INTR2_0_CPU_SET_CDI_READ_DONE_SHIFT           17

/* T2_BICM_INTR2_0 :: CPU_SET :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_CDI_READ_RDY_MASK             0x00010000
#define BCHP_T2_BICM_INTR2_0_CPU_SET_CDI_READ_RDY_SHIFT            16

/* T2_BICM_INTR2_0 :: CPU_SET :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_LOSS_LOCK_POST_MASK       0x00008000
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_LOSS_LOCK_POST_SHIFT      15

/* T2_BICM_INTR2_0 :: CPU_SET :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_GAIN_LOCK_POST_MASK       0x00004000
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_GAIN_LOCK_POST_SHIFT      14

/* T2_BICM_INTR2_0 :: CPU_SET :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_LOSS_LOCK_PRE_MASK        0x00002000
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_LOSS_LOCK_PRE_SHIFT       13

/* T2_BICM_INTR2_0 :: CPU_SET :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_GAIN_LOCK_PRE_MASK        0x00001000
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_GAIN_LOCK_PRE_SHIFT       12

/* T2_BICM_INTR2_0 :: CPU_SET :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_LOSS_LOCK_PLP1_MASK       0x00000800
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_LOSS_LOCK_PLP1_SHIFT      11

/* T2_BICM_INTR2_0 :: CPU_SET :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_GAIN_LOCK_PLP1_MASK       0x00000400
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_GAIN_LOCK_PLP1_SHIFT      10

/* T2_BICM_INTR2_0 :: CPU_SET :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_LOSS_LOCK_PLP0_MASK       0x00000200
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_LOSS_LOCK_PLP0_SHIFT      9

/* T2_BICM_INTR2_0 :: CPU_SET :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_GAIN_LOCK_PLP0_MASK       0x00000100
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BCH_GAIN_LOCK_PLP0_SHIFT      8

/* T2_BICM_INTR2_0 :: CPU_SET :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_LDPC_LOSS_LOCK_MASK           0x00000080
#define BCHP_T2_BICM_INTR2_0_CPU_SET_LDPC_LOSS_LOCK_SHIFT          7

/* T2_BICM_INTR2_0 :: CPU_SET :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_LDPC_GAIN_LOCK_MASK           0x00000040
#define BCHP_T2_BICM_INTR2_0_CPU_SET_LDPC_GAIN_LOCK_SHIFT          6

/* T2_BICM_INTR2_0 :: CPU_SET :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_PSL_XCS_MASK                  0x00000020
#define BCHP_T2_BICM_INTR2_0_CPU_SET_PSL_XCS_SHIFT                 5

/* T2_BICM_INTR2_0 :: CPU_SET :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_PSL_ON2_MASK                  0x00000010
#define BCHP_T2_BICM_INTR2_0_CPU_SET_PSL_ON2_SHIFT                 4

/* T2_BICM_INTR2_0 :: CPU_SET :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_PSL_ON1_MASK                  0x00000008
#define BCHP_T2_BICM_INTR2_0_CPU_SET_PSL_ON1_SHIFT                 3

/* T2_BICM_INTR2_0 :: CPU_SET :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BMET_MISALGN_MASK             0x00000004
#define BCHP_T2_BICM_INTR2_0_CPU_SET_BMET_MISALGN_SHIFT            2

/* T2_BICM_INTR2_0 :: CPU_SET :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_CDI_BAD_IDX_MASK              0x00000002
#define BCHP_T2_BICM_INTR2_0_CPU_SET_CDI_BAD_IDX_SHIFT             1

/* T2_BICM_INTR2_0 :: CPU_SET :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_CPU_SET_CDI_MISALGN_MASK              0x00000001
#define BCHP_T2_BICM_INTR2_0_CPU_SET_CDI_MISALGN_SHIFT             0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_0 :: CPU_CLEAR :: reserved0 [31:21] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_reserved0_MASK              0xffe00000
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_reserved0_SHIFT             21

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_RCVR_STALL_MASK             0x00100000
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_RCVR_STALL_SHIFT            20

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_EDGE_FIFO_OF_MASK           0x00080000
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_EDGE_FIFO_OF_SHIFT          19

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BIST_DONE_MASK              0x00040000
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BIST_DONE_SHIFT             18

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_CDI_READ_DONE_MASK          0x00020000
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_CDI_READ_DONE_SHIFT         17

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_CDI_READ_RDY_MASK           0x00010000
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_CDI_READ_RDY_SHIFT          16

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_LOSS_LOCK_POST_MASK     0x00008000
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_LOSS_LOCK_POST_SHIFT    15

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_GAIN_LOCK_POST_MASK     0x00004000
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_GAIN_LOCK_POST_SHIFT    14

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_LOSS_LOCK_PRE_MASK      0x00002000
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_LOSS_LOCK_PRE_SHIFT     13

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_GAIN_LOCK_PRE_MASK      0x00001000
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_GAIN_LOCK_PRE_SHIFT     12

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_LOSS_LOCK_PLP1_MASK     0x00000800
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_LOSS_LOCK_PLP1_SHIFT    11

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_GAIN_LOCK_PLP1_MASK     0x00000400
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_GAIN_LOCK_PLP1_SHIFT    10

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_LOSS_LOCK_PLP0_MASK     0x00000200
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_LOSS_LOCK_PLP0_SHIFT    9

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_GAIN_LOCK_PLP0_MASK     0x00000100
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BCH_GAIN_LOCK_PLP0_SHIFT    8

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_LDPC_LOSS_LOCK_MASK         0x00000080
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_LDPC_LOSS_LOCK_SHIFT        7

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_LDPC_GAIN_LOCK_MASK         0x00000040
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_LDPC_GAIN_LOCK_SHIFT        6

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_PSL_XCS_MASK                0x00000020
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_PSL_XCS_SHIFT               5

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_PSL_ON2_MASK                0x00000010
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_PSL_ON2_SHIFT               4

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_PSL_ON1_MASK                0x00000008
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_PSL_ON1_SHIFT               3

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BMET_MISALGN_MASK           0x00000004
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_BMET_MISALGN_SHIFT          2

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_CDI_BAD_IDX_MASK            0x00000002
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_CDI_BAD_IDX_SHIFT           1

/* T2_BICM_INTR2_0 :: CPU_CLEAR :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_CDI_MISALGN_MASK            0x00000001
#define BCHP_T2_BICM_INTR2_0_CPU_CLEAR_CDI_MISALGN_SHIFT           0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_reserved0_MASK        0xffe00000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_reserved0_SHIFT       21

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_RCVR_STALL_MASK       0x00100000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_RCVR_STALL_SHIFT      20

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_EDGE_FIFO_OF_MASK     0x00080000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_EDGE_FIFO_OF_SHIFT    19

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BIST_DONE_MASK        0x00040000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BIST_DONE_SHIFT       18

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_CDI_READ_DONE_MASK    0x00020000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_CDI_READ_DONE_SHIFT   17

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_CDI_READ_RDY_MASK     0x00010000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_CDI_READ_RDY_SHIFT    16

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_POST_MASK 0x00008000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_POST_SHIFT 15

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_POST_MASK 0x00004000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_POST_SHIFT 14

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PRE_MASK 0x00002000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PRE_SHIFT 13

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PRE_MASK 0x00001000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PRE_SHIFT 12

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PLP1_MASK 0x00000800
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PLP1_SHIFT 11

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PLP1_MASK 0x00000400
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PLP1_SHIFT 10

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PLP0_MASK 0x00000200
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PLP0_SHIFT 9

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PLP0_MASK 0x00000100
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PLP0_SHIFT 8

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_LDPC_LOSS_LOCK_MASK   0x00000080
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_LDPC_LOSS_LOCK_SHIFT  7

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_LDPC_GAIN_LOCK_MASK   0x00000040
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_LDPC_GAIN_LOCK_SHIFT  6

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_PSL_XCS_MASK          0x00000020
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_PSL_XCS_SHIFT         5

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_PSL_ON2_MASK          0x00000010
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_PSL_ON2_SHIFT         4

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_PSL_ON1_MASK          0x00000008
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_PSL_ON1_SHIFT         3

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BMET_MISALGN_MASK     0x00000004
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_BMET_MISALGN_SHIFT    2

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_CDI_BAD_IDX_MASK      0x00000002
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_CDI_BAD_IDX_SHIFT     1

/* T2_BICM_INTR2_0 :: CPU_MASK_STATUS :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_CDI_MISALGN_MASK      0x00000001
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_STATUS_CDI_MISALGN_SHIFT     0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: reserved0 [31:21] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_reserved0_MASK           0xffe00000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_reserved0_SHIFT          21

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_RCVR_STALL_MASK          0x00100000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_RCVR_STALL_SHIFT         20

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_EDGE_FIFO_OF_MASK        0x00080000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_EDGE_FIFO_OF_SHIFT       19

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BIST_DONE_MASK           0x00040000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BIST_DONE_SHIFT          18

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_CDI_READ_DONE_MASK       0x00020000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_CDI_READ_DONE_SHIFT      17

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_CDI_READ_RDY_MASK        0x00010000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_CDI_READ_RDY_SHIFT       16

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_LOSS_LOCK_POST_MASK  0x00008000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_LOSS_LOCK_POST_SHIFT 15

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_GAIN_LOCK_POST_MASK  0x00004000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_GAIN_LOCK_POST_SHIFT 14

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_LOSS_LOCK_PRE_MASK   0x00002000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_LOSS_LOCK_PRE_SHIFT  13

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_GAIN_LOCK_PRE_MASK   0x00001000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_GAIN_LOCK_PRE_SHIFT  12

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_LOSS_LOCK_PLP1_MASK  0x00000800
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_LOSS_LOCK_PLP1_SHIFT 11

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_GAIN_LOCK_PLP1_MASK  0x00000400
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_GAIN_LOCK_PLP1_SHIFT 10

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_LOSS_LOCK_PLP0_MASK  0x00000200
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_LOSS_LOCK_PLP0_SHIFT 9

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_GAIN_LOCK_PLP0_MASK  0x00000100
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BCH_GAIN_LOCK_PLP0_SHIFT 8

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_LDPC_LOSS_LOCK_MASK      0x00000080
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_LDPC_LOSS_LOCK_SHIFT     7

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_LDPC_GAIN_LOCK_MASK      0x00000040
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_LDPC_GAIN_LOCK_SHIFT     6

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_PSL_XCS_MASK             0x00000020
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_PSL_XCS_SHIFT            5

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_PSL_ON2_MASK             0x00000010
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_PSL_ON2_SHIFT            4

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_PSL_ON1_MASK             0x00000008
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_PSL_ON1_SHIFT            3

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BMET_MISALGN_MASK        0x00000004
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_BMET_MISALGN_SHIFT       2

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_CDI_BAD_IDX_MASK         0x00000002
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_CDI_BAD_IDX_SHIFT        1

/* T2_BICM_INTR2_0 :: CPU_MASK_SET :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_CDI_MISALGN_MASK         0x00000001
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_SET_CDI_MISALGN_SHIFT        0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_reserved0_MASK         0xffe00000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_reserved0_SHIFT        21

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_RCVR_STALL_MASK        0x00100000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_RCVR_STALL_SHIFT       20

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_EDGE_FIFO_OF_MASK      0x00080000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_EDGE_FIFO_OF_SHIFT     19

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BIST_DONE_MASK         0x00040000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BIST_DONE_SHIFT        18

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_CDI_READ_DONE_MASK     0x00020000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_CDI_READ_DONE_SHIFT    17

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_CDI_READ_RDY_MASK      0x00010000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_CDI_READ_RDY_SHIFT     16

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_POST_MASK 0x00008000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_POST_SHIFT 15

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_POST_MASK 0x00004000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_POST_SHIFT 14

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PRE_MASK 0x00002000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PRE_SHIFT 13

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PRE_MASK 0x00001000
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PRE_SHIFT 12

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PLP1_MASK 0x00000800
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PLP1_SHIFT 11

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PLP1_MASK 0x00000400
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PLP1_SHIFT 10

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PLP0_MASK 0x00000200
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PLP0_SHIFT 9

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PLP0_MASK 0x00000100
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PLP0_SHIFT 8

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_LDPC_LOSS_LOCK_MASK    0x00000080
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_LDPC_LOSS_LOCK_SHIFT   7

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_LDPC_GAIN_LOCK_MASK    0x00000040
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_LDPC_GAIN_LOCK_SHIFT   6

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_PSL_XCS_MASK           0x00000020
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_PSL_XCS_SHIFT          5

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_PSL_ON2_MASK           0x00000010
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_PSL_ON2_SHIFT          4

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_PSL_ON1_MASK           0x00000008
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_PSL_ON1_SHIFT          3

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BMET_MISALGN_MASK      0x00000004
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_BMET_MISALGN_SHIFT     2

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_CDI_BAD_IDX_MASK       0x00000002
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_CDI_BAD_IDX_SHIFT      1

/* T2_BICM_INTR2_0 :: CPU_MASK_CLEAR :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_CDI_MISALGN_MASK       0x00000001
#define BCHP_T2_BICM_INTR2_0_CPU_MASK_CLEAR_CDI_MISALGN_SHIFT      0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_0 :: PCI_STATUS :: reserved0 [31:21] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_reserved0_MASK             0xffe00000
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_reserved0_SHIFT            21

/* T2_BICM_INTR2_0 :: PCI_STATUS :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_RCVR_STALL_MASK            0x00100000
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_RCVR_STALL_SHIFT           20

/* T2_BICM_INTR2_0 :: PCI_STATUS :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_EDGE_FIFO_OF_MASK          0x00080000
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_EDGE_FIFO_OF_SHIFT         19

/* T2_BICM_INTR2_0 :: PCI_STATUS :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BIST_DONE_MASK             0x00040000
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BIST_DONE_SHIFT            18

/* T2_BICM_INTR2_0 :: PCI_STATUS :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_CDI_READ_DONE_MASK         0x00020000
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_CDI_READ_DONE_SHIFT        17

/* T2_BICM_INTR2_0 :: PCI_STATUS :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_CDI_READ_RDY_MASK          0x00010000
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_CDI_READ_RDY_SHIFT         16

/* T2_BICM_INTR2_0 :: PCI_STATUS :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_LOSS_LOCK_POST_MASK    0x00008000
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_LOSS_LOCK_POST_SHIFT   15

/* T2_BICM_INTR2_0 :: PCI_STATUS :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_GAIN_LOCK_POST_MASK    0x00004000
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_GAIN_LOCK_POST_SHIFT   14

/* T2_BICM_INTR2_0 :: PCI_STATUS :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_LOSS_LOCK_PRE_MASK     0x00002000
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_LOSS_LOCK_PRE_SHIFT    13

/* T2_BICM_INTR2_0 :: PCI_STATUS :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_GAIN_LOCK_PRE_MASK     0x00001000
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_GAIN_LOCK_PRE_SHIFT    12

/* T2_BICM_INTR2_0 :: PCI_STATUS :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_LOSS_LOCK_PLP1_MASK    0x00000800
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_LOSS_LOCK_PLP1_SHIFT   11

/* T2_BICM_INTR2_0 :: PCI_STATUS :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_GAIN_LOCK_PLP1_MASK    0x00000400
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_GAIN_LOCK_PLP1_SHIFT   10

/* T2_BICM_INTR2_0 :: PCI_STATUS :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_LOSS_LOCK_PLP0_MASK    0x00000200
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_LOSS_LOCK_PLP0_SHIFT   9

/* T2_BICM_INTR2_0 :: PCI_STATUS :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_GAIN_LOCK_PLP0_MASK    0x00000100
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BCH_GAIN_LOCK_PLP0_SHIFT   8

/* T2_BICM_INTR2_0 :: PCI_STATUS :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_LDPC_LOSS_LOCK_MASK        0x00000080
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_LDPC_LOSS_LOCK_SHIFT       7

/* T2_BICM_INTR2_0 :: PCI_STATUS :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_LDPC_GAIN_LOCK_MASK        0x00000040
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_LDPC_GAIN_LOCK_SHIFT       6

/* T2_BICM_INTR2_0 :: PCI_STATUS :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_PSL_XCS_MASK               0x00000020
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_PSL_XCS_SHIFT              5

/* T2_BICM_INTR2_0 :: PCI_STATUS :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_PSL_ON2_MASK               0x00000010
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_PSL_ON2_SHIFT              4

/* T2_BICM_INTR2_0 :: PCI_STATUS :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_PSL_ON1_MASK               0x00000008
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_PSL_ON1_SHIFT              3

/* T2_BICM_INTR2_0 :: PCI_STATUS :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BMET_MISALGN_MASK          0x00000004
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_BMET_MISALGN_SHIFT         2

/* T2_BICM_INTR2_0 :: PCI_STATUS :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_CDI_BAD_IDX_MASK           0x00000002
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_CDI_BAD_IDX_SHIFT          1

/* T2_BICM_INTR2_0 :: PCI_STATUS :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_CDI_MISALGN_MASK           0x00000001
#define BCHP_T2_BICM_INTR2_0_PCI_STATUS_CDI_MISALGN_SHIFT          0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_0 :: PCI_SET :: reserved0 [31:21] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_reserved0_MASK                0xffe00000
#define BCHP_T2_BICM_INTR2_0_PCI_SET_reserved0_SHIFT               21

/* T2_BICM_INTR2_0 :: PCI_SET :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_RCVR_STALL_MASK               0x00100000
#define BCHP_T2_BICM_INTR2_0_PCI_SET_RCVR_STALL_SHIFT              20

/* T2_BICM_INTR2_0 :: PCI_SET :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_EDGE_FIFO_OF_MASK             0x00080000
#define BCHP_T2_BICM_INTR2_0_PCI_SET_EDGE_FIFO_OF_SHIFT            19

/* T2_BICM_INTR2_0 :: PCI_SET :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BIST_DONE_MASK                0x00040000
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BIST_DONE_SHIFT               18

/* T2_BICM_INTR2_0 :: PCI_SET :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_CDI_READ_DONE_MASK            0x00020000
#define BCHP_T2_BICM_INTR2_0_PCI_SET_CDI_READ_DONE_SHIFT           17

/* T2_BICM_INTR2_0 :: PCI_SET :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_CDI_READ_RDY_MASK             0x00010000
#define BCHP_T2_BICM_INTR2_0_PCI_SET_CDI_READ_RDY_SHIFT            16

/* T2_BICM_INTR2_0 :: PCI_SET :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_LOSS_LOCK_POST_MASK       0x00008000
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_LOSS_LOCK_POST_SHIFT      15

/* T2_BICM_INTR2_0 :: PCI_SET :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_GAIN_LOCK_POST_MASK       0x00004000
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_GAIN_LOCK_POST_SHIFT      14

/* T2_BICM_INTR2_0 :: PCI_SET :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_LOSS_LOCK_PRE_MASK        0x00002000
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_LOSS_LOCK_PRE_SHIFT       13

/* T2_BICM_INTR2_0 :: PCI_SET :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_GAIN_LOCK_PRE_MASK        0x00001000
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_GAIN_LOCK_PRE_SHIFT       12

/* T2_BICM_INTR2_0 :: PCI_SET :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_LOSS_LOCK_PLP1_MASK       0x00000800
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_LOSS_LOCK_PLP1_SHIFT      11

/* T2_BICM_INTR2_0 :: PCI_SET :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_GAIN_LOCK_PLP1_MASK       0x00000400
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_GAIN_LOCK_PLP1_SHIFT      10

/* T2_BICM_INTR2_0 :: PCI_SET :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_LOSS_LOCK_PLP0_MASK       0x00000200
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_LOSS_LOCK_PLP0_SHIFT      9

/* T2_BICM_INTR2_0 :: PCI_SET :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_GAIN_LOCK_PLP0_MASK       0x00000100
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BCH_GAIN_LOCK_PLP0_SHIFT      8

/* T2_BICM_INTR2_0 :: PCI_SET :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_LDPC_LOSS_LOCK_MASK           0x00000080
#define BCHP_T2_BICM_INTR2_0_PCI_SET_LDPC_LOSS_LOCK_SHIFT          7

/* T2_BICM_INTR2_0 :: PCI_SET :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_LDPC_GAIN_LOCK_MASK           0x00000040
#define BCHP_T2_BICM_INTR2_0_PCI_SET_LDPC_GAIN_LOCK_SHIFT          6

/* T2_BICM_INTR2_0 :: PCI_SET :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_PSL_XCS_MASK                  0x00000020
#define BCHP_T2_BICM_INTR2_0_PCI_SET_PSL_XCS_SHIFT                 5

/* T2_BICM_INTR2_0 :: PCI_SET :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_PSL_ON2_MASK                  0x00000010
#define BCHP_T2_BICM_INTR2_0_PCI_SET_PSL_ON2_SHIFT                 4

/* T2_BICM_INTR2_0 :: PCI_SET :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_PSL_ON1_MASK                  0x00000008
#define BCHP_T2_BICM_INTR2_0_PCI_SET_PSL_ON1_SHIFT                 3

/* T2_BICM_INTR2_0 :: PCI_SET :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BMET_MISALGN_MASK             0x00000004
#define BCHP_T2_BICM_INTR2_0_PCI_SET_BMET_MISALGN_SHIFT            2

/* T2_BICM_INTR2_0 :: PCI_SET :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_CDI_BAD_IDX_MASK              0x00000002
#define BCHP_T2_BICM_INTR2_0_PCI_SET_CDI_BAD_IDX_SHIFT             1

/* T2_BICM_INTR2_0 :: PCI_SET :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_PCI_SET_CDI_MISALGN_MASK              0x00000001
#define BCHP_T2_BICM_INTR2_0_PCI_SET_CDI_MISALGN_SHIFT             0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_0 :: PCI_CLEAR :: reserved0 [31:21] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_reserved0_MASK              0xffe00000
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_reserved0_SHIFT             21

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_RCVR_STALL_MASK             0x00100000
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_RCVR_STALL_SHIFT            20

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_EDGE_FIFO_OF_MASK           0x00080000
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_EDGE_FIFO_OF_SHIFT          19

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BIST_DONE_MASK              0x00040000
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BIST_DONE_SHIFT             18

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_CDI_READ_DONE_MASK          0x00020000
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_CDI_READ_DONE_SHIFT         17

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_CDI_READ_RDY_MASK           0x00010000
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_CDI_READ_RDY_SHIFT          16

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_LOSS_LOCK_POST_MASK     0x00008000
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_LOSS_LOCK_POST_SHIFT    15

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_GAIN_LOCK_POST_MASK     0x00004000
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_GAIN_LOCK_POST_SHIFT    14

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_LOSS_LOCK_PRE_MASK      0x00002000
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_LOSS_LOCK_PRE_SHIFT     13

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_GAIN_LOCK_PRE_MASK      0x00001000
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_GAIN_LOCK_PRE_SHIFT     12

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_LOSS_LOCK_PLP1_MASK     0x00000800
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_LOSS_LOCK_PLP1_SHIFT    11

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_GAIN_LOCK_PLP1_MASK     0x00000400
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_GAIN_LOCK_PLP1_SHIFT    10

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_LOSS_LOCK_PLP0_MASK     0x00000200
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_LOSS_LOCK_PLP0_SHIFT    9

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_GAIN_LOCK_PLP0_MASK     0x00000100
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BCH_GAIN_LOCK_PLP0_SHIFT    8

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_LDPC_LOSS_LOCK_MASK         0x00000080
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_LDPC_LOSS_LOCK_SHIFT        7

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_LDPC_GAIN_LOCK_MASK         0x00000040
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_LDPC_GAIN_LOCK_SHIFT        6

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_PSL_XCS_MASK                0x00000020
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_PSL_XCS_SHIFT               5

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_PSL_ON2_MASK                0x00000010
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_PSL_ON2_SHIFT               4

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_PSL_ON1_MASK                0x00000008
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_PSL_ON1_SHIFT               3

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BMET_MISALGN_MASK           0x00000004
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_BMET_MISALGN_SHIFT          2

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_CDI_BAD_IDX_MASK            0x00000002
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_CDI_BAD_IDX_SHIFT           1

/* T2_BICM_INTR2_0 :: PCI_CLEAR :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_CDI_MISALGN_MASK            0x00000001
#define BCHP_T2_BICM_INTR2_0_PCI_CLEAR_CDI_MISALGN_SHIFT           0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_reserved0_MASK        0xffe00000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT       21

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_RCVR_STALL_MASK       0x00100000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_RCVR_STALL_SHIFT      20

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_EDGE_FIFO_OF_MASK     0x00080000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_EDGE_FIFO_OF_SHIFT    19

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BIST_DONE_MASK        0x00040000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BIST_DONE_SHIFT       18

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_CDI_READ_DONE_MASK    0x00020000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_CDI_READ_DONE_SHIFT   17

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_CDI_READ_RDY_MASK     0x00010000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_CDI_READ_RDY_SHIFT    16

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_POST_MASK 0x00008000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_POST_SHIFT 15

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_POST_MASK 0x00004000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_POST_SHIFT 14

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PRE_MASK 0x00002000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PRE_SHIFT 13

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PRE_MASK 0x00001000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PRE_SHIFT 12

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PLP1_MASK 0x00000800
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PLP1_SHIFT 11

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PLP1_MASK 0x00000400
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PLP1_SHIFT 10

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PLP0_MASK 0x00000200
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PLP0_SHIFT 9

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PLP0_MASK 0x00000100
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PLP0_SHIFT 8

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_LDPC_LOSS_LOCK_MASK   0x00000080
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_LDPC_LOSS_LOCK_SHIFT  7

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_LDPC_GAIN_LOCK_MASK   0x00000040
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_LDPC_GAIN_LOCK_SHIFT  6

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_PSL_XCS_MASK          0x00000020
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_PSL_XCS_SHIFT         5

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_PSL_ON2_MASK          0x00000010
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_PSL_ON2_SHIFT         4

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_PSL_ON1_MASK          0x00000008
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_PSL_ON1_SHIFT         3

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BMET_MISALGN_MASK     0x00000004
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_BMET_MISALGN_SHIFT    2

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_CDI_BAD_IDX_MASK      0x00000002
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_CDI_BAD_IDX_SHIFT     1

/* T2_BICM_INTR2_0 :: PCI_MASK_STATUS :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_CDI_MISALGN_MASK      0x00000001
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_STATUS_CDI_MISALGN_SHIFT     0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:21] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_reserved0_MASK           0xffe00000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_reserved0_SHIFT          21

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_RCVR_STALL_MASK          0x00100000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_RCVR_STALL_SHIFT         20

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_EDGE_FIFO_OF_MASK        0x00080000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_EDGE_FIFO_OF_SHIFT       19

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BIST_DONE_MASK           0x00040000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BIST_DONE_SHIFT          18

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_CDI_READ_DONE_MASK       0x00020000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_CDI_READ_DONE_SHIFT      17

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_CDI_READ_RDY_MASK        0x00010000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_CDI_READ_RDY_SHIFT       16

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_LOSS_LOCK_POST_MASK  0x00008000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_LOSS_LOCK_POST_SHIFT 15

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_GAIN_LOCK_POST_MASK  0x00004000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_GAIN_LOCK_POST_SHIFT 14

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_LOSS_LOCK_PRE_MASK   0x00002000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_LOSS_LOCK_PRE_SHIFT  13

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_GAIN_LOCK_PRE_MASK   0x00001000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_GAIN_LOCK_PRE_SHIFT  12

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_LOSS_LOCK_PLP1_MASK  0x00000800
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_LOSS_LOCK_PLP1_SHIFT 11

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_GAIN_LOCK_PLP1_MASK  0x00000400
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_GAIN_LOCK_PLP1_SHIFT 10

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_LOSS_LOCK_PLP0_MASK  0x00000200
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_LOSS_LOCK_PLP0_SHIFT 9

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_GAIN_LOCK_PLP0_MASK  0x00000100
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BCH_GAIN_LOCK_PLP0_SHIFT 8

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_LDPC_LOSS_LOCK_MASK      0x00000080
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_LDPC_LOSS_LOCK_SHIFT     7

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_LDPC_GAIN_LOCK_MASK      0x00000040
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_LDPC_GAIN_LOCK_SHIFT     6

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_PSL_XCS_MASK             0x00000020
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_PSL_XCS_SHIFT            5

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_PSL_ON2_MASK             0x00000010
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_PSL_ON2_SHIFT            4

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_PSL_ON1_MASK             0x00000008
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_PSL_ON1_SHIFT            3

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BMET_MISALGN_MASK        0x00000004
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_BMET_MISALGN_SHIFT       2

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_CDI_BAD_IDX_MASK         0x00000002
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_CDI_BAD_IDX_SHIFT        1

/* T2_BICM_INTR2_0 :: PCI_MASK_SET :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_CDI_MISALGN_MASK         0x00000001
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_SET_CDI_MISALGN_SHIFT        0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK         0xffe00000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT        21

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_RCVR_STALL_MASK        0x00100000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_RCVR_STALL_SHIFT       20

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_EDGE_FIFO_OF_MASK      0x00080000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_EDGE_FIFO_OF_SHIFT     19

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BIST_DONE_MASK         0x00040000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BIST_DONE_SHIFT        18

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_CDI_READ_DONE_MASK     0x00020000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_CDI_READ_DONE_SHIFT    17

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_CDI_READ_RDY_MASK      0x00010000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_CDI_READ_RDY_SHIFT     16

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_POST_MASK 0x00008000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_POST_SHIFT 15

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_POST_MASK 0x00004000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_POST_SHIFT 14

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PRE_MASK 0x00002000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PRE_SHIFT 13

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PRE_MASK 0x00001000
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PRE_SHIFT 12

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PLP1_MASK 0x00000800
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PLP1_SHIFT 11

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PLP1_MASK 0x00000400
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PLP1_SHIFT 10

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PLP0_MASK 0x00000200
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PLP0_SHIFT 9

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PLP0_MASK 0x00000100
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PLP0_SHIFT 8

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_LDPC_LOSS_LOCK_MASK    0x00000080
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_LDPC_LOSS_LOCK_SHIFT   7

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_LDPC_GAIN_LOCK_MASK    0x00000040
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_LDPC_GAIN_LOCK_SHIFT   6

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_PSL_XCS_MASK           0x00000020
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_PSL_XCS_SHIFT          5

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_PSL_ON2_MASK           0x00000010
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_PSL_ON2_SHIFT          4

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_PSL_ON1_MASK           0x00000008
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_PSL_ON1_SHIFT          3

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BMET_MISALGN_MASK      0x00000004
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_BMET_MISALGN_SHIFT     2

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_CDI_BAD_IDX_MASK       0x00000002
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_CDI_BAD_IDX_SHIFT      1

/* T2_BICM_INTR2_0 :: PCI_MASK_CLEAR :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_CDI_MISALGN_MASK       0x00000001
#define BCHP_T2_BICM_INTR2_0_PCI_MASK_CLEAR_CDI_MISALGN_SHIFT      0

#endif /* #ifndef BCHP_T2_BICM_INTR2_0_H__ */

/* End of File */
