digraph G {
ranksep="1.3";
subgraph cluster_root {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="root \n: Root";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000";
subgraph cluster_system {
color="#000000";
fillcolor="#e4e7eb";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="system \n: System";
shape=Mrecord;
style="rounded, filled";
tooltip="byte_order&#61;little&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kvm_vm&#61;Null&#10;\m5ops_base&#61;4294901760&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870912 805306368:1342177280&#10;\memories&#61;system.mem_ctrl.nvm system.nvm_ctrl.nvm&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;&#10;\shared_backstore&#61;&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;-1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;-1&#10;\workload&#61;Null";
system_system_port [color="#000000", fillcolor="#b6b8bc", fontcolor="#000000", fontname=Arial, fontsize=14, label=system_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_dvfs_handler {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dvfs_handler \n: DVFSHandler";
shape=Mrecord;
style="rounded, filled";
tooltip="domains&#61;&#10;\enable&#61;false&#10;\eventq_index&#61;0&#10;\sys_clk_domain&#61;system.clk_domain&#10;\transition_latency&#61;100000000";
}

subgraph cluster_system_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clock&#61;62500&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.clk_domain.voltage_domain";
subgraph cluster_system_clk_domain_voltage_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

}

subgraph cluster_system_cpu {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu \n: TimingSimpleCPU";
shape=Mrecord;
style="rounded, filled";
tooltip="branchPred&#61;Null&#10;\checker&#61;Null&#10;\clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu.dtb&#10;\eventq_index&#61;0&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\itb&#61;system.cpu.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.cpu.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\workload&#61;system.cpu.workload";
system_cpu_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: X86TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\size&#61;64&#10;\system&#61;system&#10;\walker&#61;system.cpu.dtb.walker";
subgraph cluster_system_cpu_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dtb.walker.power_state&#10;\system&#61;system";
subgraph cluster_system_cpu_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_cpu_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: X86TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\size&#61;64&#10;\system&#61;system&#10;\walker&#61;system.cpu.itb.walker";
subgraph cluster_system_cpu_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.itb.walker.power_state&#10;\system&#61;system";
subgraph cluster_system_cpu_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_cpu_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_system_cpu_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.icache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;128&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
system_cpu_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
system_cpu_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\block_size&#61;64&#10;\clk_domain&#61;system.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.icache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.icache.tags.power_state&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;128&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_system_cpu_icache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;128";
}

subgraph cluster_system_cpu_icache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_icache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu_icache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dcache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;128&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
system_cpu_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
system_cpu_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\block_size&#61;64&#10;\clk_domain&#61;system.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.dcache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dcache.tags.power_state&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;128&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_system_cpu_dcache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;128";
}

subgraph cluster_system_cpu_dcache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_dcache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu_dcache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: X86LocalApic";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu.interrupts.clk_domain&#10;\eventq_index&#61;0&#10;\int_latency&#61;1000&#10;\pio_latency&#61;100000&#10;\system&#61;system";
system_cpu_interrupts_int_requestor [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_requestor, shape=Mrecord, style="rounded, filled"];
system_cpu_interrupts_int_responder [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_responder, shape=Mrecord, style="rounded, filled"];
system_cpu_interrupts_pio [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu_interrupts_clk_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: DerivedClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_divider&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0";
}

}

subgraph cluster_system_cpu_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: Process";
shape=Mrecord;
style="rounded, filled";
tooltip="cmd&#61;tests/soc-project/a.out&#10;\cwd&#61;/home/gem5/Desktop/project/gem5-20.1&#10;\drivers&#61;&#10;\egid&#61;100&#10;\env&#61;&#10;\errout&#61;cerr&#10;\euid&#61;100&#10;\eventq_index&#61;0&#10;\executable&#61;&#10;\gid&#61;100&#10;\input&#61;cin&#10;\kvmInSE&#61;false&#10;\maxStackSize&#61;67108864&#10;\output&#61;cout&#10;\pgid&#61;100&#10;\pid&#61;100&#10;\ppid&#61;0&#10;\release&#61;5.1.0&#10;\simpoint&#61;0&#10;\system&#61;system&#10;\uid&#61;100&#10;\useArchPT&#61;false";
}

subgraph cluster_system_cpu_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: X86ISA";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_l2bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2bus \n: L2XBar";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.l2bus.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;system.l2bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;32";
system_l2bus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=Mrecord, style="rounded, filled"];
system_l2bus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_l2bus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
}

subgraph cluster_system_l2bus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_l2cache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2cache \n: L2Cache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;20&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;20&#10;\power_model&#61;&#10;\power_state&#61;system.l2cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.l2cache.replacement_policy&#10;\response_latency&#61;20&#10;\sequential_access&#61;false&#10;\size&#61;512&#10;\system&#61;system&#10;\tag_latency&#61;20&#10;\tags&#61;system.l2cache.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
system_l2cache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
system_l2cache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_l2cache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;system.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.l2cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;system.l2cache.tags.power_state&#10;\replacement_policy&#61;system.l2cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;512&#10;\system&#61;system&#10;\tag_latency&#61;20&#10;\warmup_percentage&#61;0";
subgraph cluster_system_l2cache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;512";
}

subgraph cluster_system_l2cache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_l2cache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_l2cache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_membus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membus \n: SystemXBar";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.membus.power_state&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16";
system_membus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=Mrecord, style="rounded, filled"];
system_membus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_membus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;1&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
}

subgraph cluster_system_membus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_mem_ctrl {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrl \n: MemCtrl";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\dram&#61;Null&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\nvm&#61;system.mem_ctrl.nvm&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrl.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrl_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_mem_ctrl_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrl_nvm {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="nvm \n: SRAM";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_mapping&#61;RoRaBaCoCh&#10;\banks_per_rank&#61;16&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\device_bus_width&#61;64&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;549755813888&#10;\devices_per_rank&#61;1&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_pending_reads&#61;64&#10;\max_pending_writes&#61;128&#10;\null&#61;false&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrl.nvm.power_state&#10;\range&#61;0:536870912&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tBURST&#61;3332&#10;\tCK&#61;833&#10;\tCS&#61;1666&#10;\tREAD&#61;1230&#10;\tRTW&#61;1666&#10;\tSEND&#61;14160&#10;\tWRITE&#61;1210&#10;\tWTR&#61;1666&#10;\two_cycle_rdwr&#61;true&#10;\write_buffer_size&#61;128";
subgraph cluster_system_mem_ctrl_nvm_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_nvm_ctrl {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="nvm_ctrl \n: MemCtrl";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\dram&#61;Null&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\nvm&#61;system.nvm_ctrl.nvm&#10;\power_model&#61;&#10;\power_state&#61;system.nvm_ctrl.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_nvm_ctrl_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_nvm_ctrl_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_nvm_ctrl_nvm {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="nvm \n: MRAM";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_mapping&#61;RoRaBaCoCh&#10;\banks_per_rank&#61;16&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\device_bus_width&#61;64&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;549755813888&#10;\devices_per_rank&#61;1&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_pending_reads&#61;64&#10;\max_pending_writes&#61;128&#10;\null&#61;false&#10;\power_model&#61;&#10;\power_state&#61;system.nvm_ctrl.nvm.power_state&#10;\range&#61;805306368:1342177280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tBURST&#61;3332&#10;\tCK&#61;833&#10;\tCS&#61;1666&#10;\tREAD&#61;5000&#10;\tRTW&#61;1666&#10;\tSEND&#61;14160&#10;\tWRITE&#61;4000&#10;\tWTR&#61;1666&#10;\two_cycle_rdwr&#61;true&#10;\write_buffer_size&#61;128";
subgraph cluster_system_nvm_ctrl_nvm_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

}

system_system_port -> system_membus_cpu_side_ports  [dir=forward];
system_cpu_icache_port -> system_cpu_icache_cpu_side  [dir=forward];
system_cpu_dcache_port -> system_cpu_dcache_cpu_side  [dir=forward];
system_l2bus_cpu_side_ports -> system_cpu_icache_mem_side  [dir=back];
system_l2bus_cpu_side_ports -> system_cpu_dcache_mem_side  [dir=back];
system_l2cache_cpu_side -> system_l2bus_mem_side_ports  [dir=back];
system_membus_cpu_side_ports -> system_l2cache_mem_side  [dir=back];
system_membus_cpu_side_ports -> system_cpu_interrupts_int_requestor  [dir=back];
system_membus_mem_side_ports -> system_cpu_interrupts_pio  [dir=forward];
system_membus_mem_side_ports -> system_cpu_interrupts_int_responder  [dir=forward];
system_membus_mem_side_ports -> system_mem_ctrl_port  [dir=forward];
system_nvm_ctrl_port -> system_membus_mem_side_ports  [dir=back];
}
