
IO_Tile_1_17

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (1 3)  (16 227)  (16 227)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_0
 (17 3)  (0 227)  (0 227)  IOB_0 IO Functioning bit
 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (1 10)  (16 234)  (16 234)  Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_10
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit


IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (16 0)  (1 208)  (1 208)  IOB_0 IO Functioning bit
 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (13 4)  (4 212)  (4 212)  routing T_0_13.lc_trk_g0_6 <X> T_0_13.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 212)  (1 212)  IOB_0 IO Functioning bit
 (12 5)  (5 213)  (5 213)  routing T_0_13.lc_trk_g0_6 <X> T_0_13.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 213)  (4 213)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (4 7)  (13 215)  (13 215)  routing T_0_13.span4_vert_b_6 <X> T_0_13.lc_trk_g0_6
 (5 7)  (12 215)  (12 215)  routing T_0_13.span4_vert_b_6 <X> T_0_13.lc_trk_g0_6
 (7 7)  (10 215)  (10 215)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (16 8)  (1 216)  (1 216)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (0 217)  (0 217)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit


LogicTile_1_13



LogicTile_2_13

 (3 1)  (75 209)  (75 209)  routing T_2_13.sp12_h_l_23 <X> T_2_13.sp12_v_b_0


RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13

 (3 1)  (279 209)  (279 209)  routing T_6_13.sp12_h_l_23 <X> T_6_13.sp12_v_b_0


LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (14 7)  (3 199)  (3 199)  routing T_0_12.span4_vert_t_14 <X> T_0_12.span4_vert_b_2
 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12



LogicTile_2_12



RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (11 1)  (6 161)  (6 161)  routing T_0_10.span4_vert_t_12 <X> T_0_10.span4_horz_25
 (14 1)  (3 161)  (3 161)  routing T_0_10.span4_vert_t_12 <X> T_0_10.span4_vert_b_0
 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (12 6)  (5 166)  (5 166)  routing T_0_10.span4_horz_37 <X> T_0_10.span4_vert_t_14
 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



LogicTile_1_10

 (6 3)  (24 163)  (24 163)  routing T_1_10.sp4_h_r_0 <X> T_1_10.sp4_h_l_37


LogicTile_2_10

 (9 4)  (81 164)  (81 164)  routing T_2_10.sp4_h_l_36 <X> T_2_10.sp4_h_r_4
 (10 4)  (82 164)  (82 164)  routing T_2_10.sp4_h_l_36 <X> T_2_10.sp4_h_r_4


LogicTile_5_10

 (4 3)  (226 163)  (226 163)  routing T_5_10.sp4_v_b_7 <X> T_5_10.sp4_h_l_37


LogicTile_6_10

 (8 13)  (284 173)  (284 173)  routing T_6_10.sp4_h_l_41 <X> T_6_10.sp4_v_b_10
 (9 13)  (285 173)  (285 173)  routing T_6_10.sp4_h_l_41 <X> T_6_10.sp4_v_b_10
 (10 13)  (286 173)  (286 173)  routing T_6_10.sp4_h_l_41 <X> T_6_10.sp4_v_b_10


IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (14 4)  (3 148)  (3 148)  routing T_0_9.lc_trk_g1_6 <X> T_0_9.wire_gbuf/in
 (15 4)  (2 148)  (2 148)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 149)  (3 149)  routing T_0_9.lc_trk_g1_6 <X> T_0_9.wire_gbuf/in
 (15 5)  (2 149)  (2 149)  routing T_0_9.lc_trk_g1_6 <X> T_0_9.wire_gbuf/in
 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0

 (4 14)  (13 158)  (13 158)  routing T_0_9.span4_vert_b_14 <X> T_0_9.lc_trk_g1_6
 (5 15)  (12 159)  (12 159)  routing T_0_9.span4_vert_b_14 <X> T_0_9.lc_trk_g1_6
 (7 15)  (10 159)  (10 159)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (3 133)  (3 133)  routing T_0_8.lc_trk_g1_0 <X> T_0_8.wire_gbuf/in
 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (4 8)  (13 136)  (13 136)  routing T_0_8.span12_horz_0 <X> T_0_8.lc_trk_g1_0
 (3 9)  (14 137)  (14 137)  IO control bit: GIOLEFT1_IE_0

 (4 9)  (13 137)  (13 137)  routing T_0_8.span12_horz_0 <X> T_0_8.lc_trk_g1_0
 (5 9)  (12 137)  (12 137)  routing T_0_8.span12_horz_0 <X> T_0_8.lc_trk_g1_0
 (7 9)  (10 137)  (10 137)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_0 lc_trk_g1_0


LogicTile_2_8

 (14 6)  (86 134)  (86 134)  routing T_2_8.sp4_v_t_1 <X> T_2_8.lc_trk_g1_4
 (14 7)  (86 135)  (86 135)  routing T_2_8.sp4_v_t_1 <X> T_2_8.lc_trk_g1_4
 (16 7)  (88 135)  (88 135)  routing T_2_8.sp4_v_t_1 <X> T_2_8.lc_trk_g1_4
 (17 7)  (89 135)  (89 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (31 12)  (103 140)  (103 140)  routing T_2_8.lc_trk_g1_4 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 140)  (104 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 140)  (106 140)  routing T_2_8.lc_trk_g1_4 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (40 12)  (112 140)  (112 140)  LC_6 Logic Functioning bit
 (41 12)  (113 140)  (113 140)  LC_6 Logic Functioning bit
 (42 12)  (114 140)  (114 140)  LC_6 Logic Functioning bit
 (43 12)  (115 140)  (115 140)  LC_6 Logic Functioning bit
 (47 12)  (119 140)  (119 140)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (40 13)  (112 141)  (112 141)  LC_6 Logic Functioning bit
 (41 13)  (113 141)  (113 141)  LC_6 Logic Functioning bit
 (42 13)  (114 141)  (114 141)  LC_6 Logic Functioning bit
 (43 13)  (115 141)  (115 141)  LC_6 Logic Functioning bit


LogicTile_4_8

 (36 0)  (204 128)  (204 128)  LC_0 Logic Functioning bit
 (37 0)  (205 128)  (205 128)  LC_0 Logic Functioning bit
 (38 0)  (206 128)  (206 128)  LC_0 Logic Functioning bit
 (39 0)  (207 128)  (207 128)  LC_0 Logic Functioning bit
 (40 0)  (208 128)  (208 128)  LC_0 Logic Functioning bit
 (41 0)  (209 128)  (209 128)  LC_0 Logic Functioning bit
 (42 0)  (210 128)  (210 128)  LC_0 Logic Functioning bit
 (43 0)  (211 128)  (211 128)  LC_0 Logic Functioning bit
 (48 0)  (216 128)  (216 128)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (204 129)  (204 129)  LC_0 Logic Functioning bit
 (37 1)  (205 129)  (205 129)  LC_0 Logic Functioning bit
 (38 1)  (206 129)  (206 129)  LC_0 Logic Functioning bit
 (39 1)  (207 129)  (207 129)  LC_0 Logic Functioning bit
 (40 1)  (208 129)  (208 129)  LC_0 Logic Functioning bit
 (41 1)  (209 129)  (209 129)  LC_0 Logic Functioning bit
 (42 1)  (210 129)  (210 129)  LC_0 Logic Functioning bit
 (43 1)  (211 129)  (211 129)  LC_0 Logic Functioning bit


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_7

 (27 0)  (195 112)  (195 112)  routing T_4_7.lc_trk_g1_6 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 112)  (197 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 112)  (198 112)  routing T_4_7.lc_trk_g1_6 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (44 0)  (212 112)  (212 112)  LC_0 Logic Functioning bit
 (14 1)  (182 113)  (182 113)  routing T_4_7.top_op_0 <X> T_4_7.lc_trk_g0_0
 (15 1)  (183 113)  (183 113)  routing T_4_7.top_op_0 <X> T_4_7.lc_trk_g0_0
 (17 1)  (185 113)  (185 113)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (30 1)  (198 113)  (198 113)  routing T_4_7.lc_trk_g1_6 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (50 1)  (218 113)  (218 113)  Carry_In_Mux bit 

 (21 2)  (189 114)  (189 114)  routing T_4_7.bnr_op_7 <X> T_4_7.lc_trk_g0_7
 (22 2)  (190 114)  (190 114)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (197 114)  (197 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 114)  (198 114)  routing T_4_7.lc_trk_g0_6 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (200 114)  (200 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (204 114)  (204 114)  LC_1 Logic Functioning bit
 (37 2)  (205 114)  (205 114)  LC_1 Logic Functioning bit
 (38 2)  (206 114)  (206 114)  LC_1 Logic Functioning bit
 (39 2)  (207 114)  (207 114)  LC_1 Logic Functioning bit
 (44 2)  (212 114)  (212 114)  LC_1 Logic Functioning bit
 (15 3)  (183 115)  (183 115)  routing T_4_7.bot_op_4 <X> T_4_7.lc_trk_g0_4
 (17 3)  (185 115)  (185 115)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (189 115)  (189 115)  routing T_4_7.bnr_op_7 <X> T_4_7.lc_trk_g0_7
 (22 3)  (190 115)  (190 115)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (192 115)  (192 115)  routing T_4_7.bot_op_6 <X> T_4_7.lc_trk_g0_6
 (30 3)  (198 115)  (198 115)  routing T_4_7.lc_trk_g0_6 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (32 3)  (200 115)  (200 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (202 115)  (202 115)  routing T_4_7.lc_trk_g1_0 <X> T_4_7.input_2_1
 (36 3)  (204 115)  (204 115)  LC_1 Logic Functioning bit
 (37 3)  (205 115)  (205 115)  LC_1 Logic Functioning bit
 (38 3)  (206 115)  (206 115)  LC_1 Logic Functioning bit
 (39 3)  (207 115)  (207 115)  LC_1 Logic Functioning bit
 (22 4)  (190 116)  (190 116)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (192 116)  (192 116)  routing T_4_7.bot_op_3 <X> T_4_7.lc_trk_g1_3
 (27 4)  (195 116)  (195 116)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 116)  (197 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 116)  (200 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (204 116)  (204 116)  LC_2 Logic Functioning bit
 (39 4)  (207 116)  (207 116)  LC_2 Logic Functioning bit
 (41 4)  (209 116)  (209 116)  LC_2 Logic Functioning bit
 (42 4)  (210 116)  (210 116)  LC_2 Logic Functioning bit
 (44 4)  (212 116)  (212 116)  LC_2 Logic Functioning bit
 (14 5)  (182 117)  (182 117)  routing T_4_7.top_op_0 <X> T_4_7.lc_trk_g1_0
 (15 5)  (183 117)  (183 117)  routing T_4_7.top_op_0 <X> T_4_7.lc_trk_g1_0
 (17 5)  (185 117)  (185 117)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (190 117)  (190 117)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (192 117)  (192 117)  routing T_4_7.bot_op_2 <X> T_4_7.lc_trk_g1_2
 (30 5)  (198 117)  (198 117)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_2/in_1
 (32 5)  (200 117)  (200 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (204 117)  (204 117)  LC_2 Logic Functioning bit
 (39 5)  (207 117)  (207 117)  LC_2 Logic Functioning bit
 (41 5)  (209 117)  (209 117)  LC_2 Logic Functioning bit
 (42 5)  (210 117)  (210 117)  LC_2 Logic Functioning bit
 (14 6)  (182 118)  (182 118)  routing T_4_7.bnr_op_4 <X> T_4_7.lc_trk_g1_4
 (17 6)  (185 118)  (185 118)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (186 118)  (186 118)  routing T_4_7.bnr_op_5 <X> T_4_7.lc_trk_g1_5
 (25 6)  (193 118)  (193 118)  routing T_4_7.bnr_op_6 <X> T_4_7.lc_trk_g1_6
 (27 6)  (195 118)  (195 118)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 118)  (197 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 118)  (200 118)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (204 118)  (204 118)  LC_3 Logic Functioning bit
 (39 6)  (207 118)  (207 118)  LC_3 Logic Functioning bit
 (41 6)  (209 118)  (209 118)  LC_3 Logic Functioning bit
 (42 6)  (210 118)  (210 118)  LC_3 Logic Functioning bit
 (44 6)  (212 118)  (212 118)  LC_3 Logic Functioning bit
 (14 7)  (182 119)  (182 119)  routing T_4_7.bnr_op_4 <X> T_4_7.lc_trk_g1_4
 (17 7)  (185 119)  (185 119)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (186 119)  (186 119)  routing T_4_7.bnr_op_5 <X> T_4_7.lc_trk_g1_5
 (22 7)  (190 119)  (190 119)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (193 119)  (193 119)  routing T_4_7.bnr_op_6 <X> T_4_7.lc_trk_g1_6
 (30 7)  (198 119)  (198 119)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (32 7)  (200 119)  (200 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (202 119)  (202 119)  routing T_4_7.lc_trk_g1_0 <X> T_4_7.input_2_3
 (36 7)  (204 119)  (204 119)  LC_3 Logic Functioning bit
 (39 7)  (207 119)  (207 119)  LC_3 Logic Functioning bit
 (41 7)  (209 119)  (209 119)  LC_3 Logic Functioning bit
 (42 7)  (210 119)  (210 119)  LC_3 Logic Functioning bit
 (27 8)  (195 120)  (195 120)  routing T_4_7.lc_trk_g1_4 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 120)  (197 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 120)  (198 120)  routing T_4_7.lc_trk_g1_4 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 120)  (200 120)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (204 120)  (204 120)  LC_4 Logic Functioning bit
 (37 8)  (205 120)  (205 120)  LC_4 Logic Functioning bit
 (38 8)  (206 120)  (206 120)  LC_4 Logic Functioning bit
 (39 8)  (207 120)  (207 120)  LC_4 Logic Functioning bit
 (44 8)  (212 120)  (212 120)  LC_4 Logic Functioning bit
 (32 9)  (200 121)  (200 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (204 121)  (204 121)  LC_4 Logic Functioning bit
 (37 9)  (205 121)  (205 121)  LC_4 Logic Functioning bit
 (38 9)  (206 121)  (206 121)  LC_4 Logic Functioning bit
 (39 9)  (207 121)  (207 121)  LC_4 Logic Functioning bit
 (27 10)  (195 122)  (195 122)  routing T_4_7.lc_trk_g1_5 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 122)  (197 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 122)  (198 122)  routing T_4_7.lc_trk_g1_5 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 122)  (200 122)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (204 122)  (204 122)  LC_5 Logic Functioning bit
 (37 10)  (205 122)  (205 122)  LC_5 Logic Functioning bit
 (38 10)  (206 122)  (206 122)  LC_5 Logic Functioning bit
 (39 10)  (207 122)  (207 122)  LC_5 Logic Functioning bit
 (44 10)  (212 122)  (212 122)  LC_5 Logic Functioning bit
 (32 11)  (200 123)  (200 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (202 123)  (202 123)  routing T_4_7.lc_trk_g1_0 <X> T_4_7.input_2_5
 (36 11)  (204 123)  (204 123)  LC_5 Logic Functioning bit
 (37 11)  (205 123)  (205 123)  LC_5 Logic Functioning bit
 (38 11)  (206 123)  (206 123)  LC_5 Logic Functioning bit
 (39 11)  (207 123)  (207 123)  LC_5 Logic Functioning bit
 (29 12)  (197 124)  (197 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 124)  (198 124)  routing T_4_7.lc_trk_g0_7 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 124)  (200 124)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (204 124)  (204 124)  LC_6 Logic Functioning bit
 (39 12)  (207 124)  (207 124)  LC_6 Logic Functioning bit
 (41 12)  (209 124)  (209 124)  LC_6 Logic Functioning bit
 (42 12)  (210 124)  (210 124)  LC_6 Logic Functioning bit
 (44 12)  (212 124)  (212 124)  LC_6 Logic Functioning bit
 (30 13)  (198 125)  (198 125)  routing T_4_7.lc_trk_g0_7 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (32 13)  (200 125)  (200 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (204 125)  (204 125)  LC_6 Logic Functioning bit
 (39 13)  (207 125)  (207 125)  LC_6 Logic Functioning bit
 (41 13)  (209 125)  (209 125)  LC_6 Logic Functioning bit
 (42 13)  (210 125)  (210 125)  LC_6 Logic Functioning bit
 (29 14)  (197 126)  (197 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 126)  (198 126)  routing T_4_7.lc_trk_g0_4 <X> T_4_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 126)  (200 126)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (204 126)  (204 126)  LC_7 Logic Functioning bit
 (38 14)  (206 126)  (206 126)  LC_7 Logic Functioning bit
 (40 14)  (208 126)  (208 126)  LC_7 Logic Functioning bit
 (42 14)  (210 126)  (210 126)  LC_7 Logic Functioning bit
 (36 15)  (204 127)  (204 127)  LC_7 Logic Functioning bit
 (38 15)  (206 127)  (206 127)  LC_7 Logic Functioning bit
 (40 15)  (208 127)  (208 127)  LC_7 Logic Functioning bit
 (42 15)  (210 127)  (210 127)  LC_7 Logic Functioning bit


LogicTile_5_7

 (14 0)  (236 112)  (236 112)  routing T_5_7.bnr_op_0 <X> T_5_7.lc_trk_g0_0
 (14 1)  (236 113)  (236 113)  routing T_5_7.bnr_op_0 <X> T_5_7.lc_trk_g0_0
 (17 1)  (239 113)  (239 113)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (222 114)  (222 114)  routing T_5_7.glb_netwk_3 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (2 2)  (224 114)  (224 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (239 114)  (239 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (248 114)  (248 114)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (29 2)  (251 114)  (251 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 114)  (252 114)  routing T_5_7.lc_trk_g0_6 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 114)  (254 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 114)  (255 114)  routing T_5_7.lc_trk_g3_3 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 114)  (256 114)  routing T_5_7.lc_trk_g3_3 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (40 2)  (262 114)  (262 114)  LC_1 Logic Functioning bit
 (0 3)  (222 115)  (222 115)  routing T_5_7.glb_netwk_3 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (18 3)  (240 115)  (240 115)  routing T_5_7.sp4_r_v_b_29 <X> T_5_7.lc_trk_g0_5
 (22 3)  (244 115)  (244 115)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (246 115)  (246 115)  routing T_5_7.bot_op_6 <X> T_5_7.lc_trk_g0_6
 (26 3)  (248 115)  (248 115)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 115)  (249 115)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 115)  (250 115)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 115)  (251 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 115)  (252 115)  routing T_5_7.lc_trk_g0_6 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (31 3)  (253 115)  (253 115)  routing T_5_7.lc_trk_g3_3 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 115)  (254 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (255 115)  (255 115)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.input_2_1
 (34 3)  (256 115)  (256 115)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.input_2_1
 (35 3)  (257 115)  (257 115)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.input_2_1
 (15 4)  (237 116)  (237 116)  routing T_5_7.bot_op_1 <X> T_5_7.lc_trk_g1_1
 (17 4)  (239 116)  (239 116)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (17 10)  (239 122)  (239 122)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (240 122)  (240 122)  routing T_5_7.wire_logic_cluster/lc_5/out <X> T_5_7.lc_trk_g2_5
 (26 10)  (248 122)  (248 122)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (29 10)  (251 122)  (251 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 122)  (254 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 122)  (256 122)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (257 122)  (257 122)  routing T_5_7.lc_trk_g0_5 <X> T_5_7.input_2_5
 (38 10)  (260 122)  (260 122)  LC_5 Logic Functioning bit
 (41 10)  (263 122)  (263 122)  LC_5 Logic Functioning bit
 (43 10)  (265 122)  (265 122)  LC_5 Logic Functioning bit
 (45 10)  (267 122)  (267 122)  LC_5 Logic Functioning bit
 (51 10)  (273 122)  (273 122)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (250 123)  (250 123)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 123)  (251 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (254 123)  (254 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (259 123)  (259 123)  LC_5 Logic Functioning bit
 (39 11)  (261 123)  (261 123)  LC_5 Logic Functioning bit
 (40 11)  (262 123)  (262 123)  LC_5 Logic Functioning bit
 (42 11)  (264 123)  (264 123)  LC_5 Logic Functioning bit
 (43 11)  (265 123)  (265 123)  LC_5 Logic Functioning bit
 (21 12)  (243 124)  (243 124)  routing T_5_7.bnl_op_3 <X> T_5_7.lc_trk_g3_3
 (22 12)  (244 124)  (244 124)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (247 124)  (247 124)  routing T_5_7.bnl_op_2 <X> T_5_7.lc_trk_g3_2
 (21 13)  (243 125)  (243 125)  routing T_5_7.bnl_op_3 <X> T_5_7.lc_trk_g3_3
 (22 13)  (244 125)  (244 125)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (247 125)  (247 125)  routing T_5_7.bnl_op_2 <X> T_5_7.lc_trk_g3_2
 (25 14)  (247 126)  (247 126)  routing T_5_7.bnl_op_6 <X> T_5_7.lc_trk_g3_6
 (22 15)  (244 127)  (244 127)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (247 127)  (247 127)  routing T_5_7.bnl_op_6 <X> T_5_7.lc_trk_g3_6


LogicTile_6_7

 (26 2)  (302 114)  (302 114)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (303 114)  (303 114)  routing T_6_7.lc_trk_g1_5 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 114)  (305 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 114)  (306 114)  routing T_6_7.lc_trk_g1_5 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (308 114)  (308 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 114)  (310 114)  routing T_6_7.lc_trk_g1_3 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (35 2)  (311 114)  (311 114)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.input_2_1
 (38 2)  (314 114)  (314 114)  LC_1 Logic Functioning bit
 (27 3)  (303 115)  (303 115)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 115)  (304 115)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 115)  (305 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 115)  (307 115)  routing T_6_7.lc_trk_g1_3 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (308 115)  (308 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (309 115)  (309 115)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.input_2_1
 (35 3)  (311 115)  (311 115)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.input_2_1
 (38 3)  (314 115)  (314 115)  LC_1 Logic Functioning bit
 (39 3)  (315 115)  (315 115)  LC_1 Logic Functioning bit
 (22 4)  (298 116)  (298 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (299 116)  (299 116)  routing T_6_7.sp4_v_b_19 <X> T_6_7.lc_trk_g1_3
 (24 4)  (300 116)  (300 116)  routing T_6_7.sp4_v_b_19 <X> T_6_7.lc_trk_g1_3
 (15 6)  (291 118)  (291 118)  routing T_6_7.bot_op_5 <X> T_6_7.lc_trk_g1_5
 (17 6)  (293 118)  (293 118)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 10)  (298 122)  (298 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (299 122)  (299 122)  routing T_6_7.sp4_v_b_47 <X> T_6_7.lc_trk_g2_7
 (24 10)  (300 122)  (300 122)  routing T_6_7.sp4_v_b_47 <X> T_6_7.lc_trk_g2_7
 (16 15)  (292 127)  (292 127)  routing T_6_7.sp12_v_b_12 <X> T_6_7.lc_trk_g3_4
 (17 15)  (293 127)  (293 127)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (14 0)  (3 96)  (3 96)  routing T_0_6.span4_vert_t_12 <X> T_0_6.span4_horz_1
 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



LogicTile_2_6

 (26 0)  (98 96)  (98 96)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (32 0)  (104 96)  (104 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 96)  (105 96)  routing T_2_6.lc_trk_g2_1 <X> T_2_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 96)  (108 96)  LC_0 Logic Functioning bit
 (37 0)  (109 96)  (109 96)  LC_0 Logic Functioning bit
 (38 0)  (110 96)  (110 96)  LC_0 Logic Functioning bit
 (39 0)  (111 96)  (111 96)  LC_0 Logic Functioning bit
 (41 0)  (113 96)  (113 96)  LC_0 Logic Functioning bit
 (43 0)  (115 96)  (115 96)  LC_0 Logic Functioning bit
 (46 0)  (118 96)  (118 96)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (119 96)  (119 96)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (98 97)  (98 97)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 97)  (99 97)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 97)  (100 97)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 97)  (101 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (108 97)  (108 97)  LC_0 Logic Functioning bit
 (37 1)  (109 97)  (109 97)  LC_0 Logic Functioning bit
 (38 1)  (110 97)  (110 97)  LC_0 Logic Functioning bit
 (39 1)  (111 97)  (111 97)  LC_0 Logic Functioning bit
 (40 1)  (112 97)  (112 97)  LC_0 Logic Functioning bit
 (42 1)  (114 97)  (114 97)  LC_0 Logic Functioning bit
 (15 8)  (87 104)  (87 104)  routing T_2_6.sp4_h_r_25 <X> T_2_6.lc_trk_g2_1
 (16 8)  (88 104)  (88 104)  routing T_2_6.sp4_h_r_25 <X> T_2_6.lc_trk_g2_1
 (17 8)  (89 104)  (89 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (90 105)  (90 105)  routing T_2_6.sp4_h_r_25 <X> T_2_6.lc_trk_g2_1
 (22 14)  (94 110)  (94 110)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (95 110)  (95 110)  routing T_2_6.sp12_v_t_12 <X> T_2_6.lc_trk_g3_7


LogicTile_4_6

 (8 0)  (176 96)  (176 96)  routing T_4_6.sp4_h_l_36 <X> T_4_6.sp4_h_r_1
 (14 0)  (182 96)  (182 96)  routing T_4_6.sp4_h_r_8 <X> T_4_6.lc_trk_g0_0
 (15 0)  (183 96)  (183 96)  routing T_4_6.top_op_1 <X> T_4_6.lc_trk_g0_1
 (17 0)  (185 96)  (185 96)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (190 96)  (190 96)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (192 96)  (192 96)  routing T_4_6.top_op_3 <X> T_4_6.lc_trk_g0_3
 (25 0)  (193 96)  (193 96)  routing T_4_6.sp4_h_r_10 <X> T_4_6.lc_trk_g0_2
 (27 0)  (195 96)  (195 96)  routing T_4_6.lc_trk_g1_4 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 96)  (197 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 96)  (198 96)  routing T_4_6.lc_trk_g1_4 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (31 0)  (199 96)  (199 96)  routing T_4_6.lc_trk_g0_5 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 96)  (200 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (203 96)  (203 96)  routing T_4_6.lc_trk_g0_4 <X> T_4_6.input_2_0
 (36 0)  (204 96)  (204 96)  LC_0 Logic Functioning bit
 (37 0)  (205 96)  (205 96)  LC_0 Logic Functioning bit
 (15 1)  (183 97)  (183 97)  routing T_4_6.sp4_h_r_8 <X> T_4_6.lc_trk_g0_0
 (16 1)  (184 97)  (184 97)  routing T_4_6.sp4_h_r_8 <X> T_4_6.lc_trk_g0_0
 (17 1)  (185 97)  (185 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (186 97)  (186 97)  routing T_4_6.top_op_1 <X> T_4_6.lc_trk_g0_1
 (21 1)  (189 97)  (189 97)  routing T_4_6.top_op_3 <X> T_4_6.lc_trk_g0_3
 (22 1)  (190 97)  (190 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (191 97)  (191 97)  routing T_4_6.sp4_h_r_10 <X> T_4_6.lc_trk_g0_2
 (24 1)  (192 97)  (192 97)  routing T_4_6.sp4_h_r_10 <X> T_4_6.lc_trk_g0_2
 (26 1)  (194 97)  (194 97)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 97)  (196 97)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 97)  (197 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 97)  (200 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (204 97)  (204 97)  LC_0 Logic Functioning bit
 (37 1)  (205 97)  (205 97)  LC_0 Logic Functioning bit
 (38 1)  (206 97)  (206 97)  LC_0 Logic Functioning bit
 (41 1)  (209 97)  (209 97)  LC_0 Logic Functioning bit
 (43 1)  (211 97)  (211 97)  LC_0 Logic Functioning bit
 (0 2)  (168 98)  (168 98)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (2 2)  (170 98)  (170 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (185 98)  (185 98)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (186 98)  (186 98)  routing T_4_6.bnr_op_5 <X> T_4_6.lc_trk_g0_5
 (22 2)  (190 98)  (190 98)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (192 98)  (192 98)  routing T_4_6.top_op_7 <X> T_4_6.lc_trk_g0_7
 (25 2)  (193 98)  (193 98)  routing T_4_6.wire_logic_cluster/lc_6/out <X> T_4_6.lc_trk_g0_6
 (26 2)  (194 98)  (194 98)  routing T_4_6.lc_trk_g2_5 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (28 2)  (196 98)  (196 98)  routing T_4_6.lc_trk_g2_0 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 98)  (197 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 98)  (200 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 98)  (202 98)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 98)  (204 98)  LC_1 Logic Functioning bit
 (37 2)  (205 98)  (205 98)  LC_1 Logic Functioning bit
 (41 2)  (209 98)  (209 98)  LC_1 Logic Functioning bit
 (42 2)  (210 98)  (210 98)  LC_1 Logic Functioning bit
 (43 2)  (211 98)  (211 98)  LC_1 Logic Functioning bit
 (50 2)  (218 98)  (218 98)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (168 99)  (168 99)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (16 3)  (184 99)  (184 99)  routing T_4_6.sp12_h_r_12 <X> T_4_6.lc_trk_g0_4
 (17 3)  (185 99)  (185 99)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (186 99)  (186 99)  routing T_4_6.bnr_op_5 <X> T_4_6.lc_trk_g0_5
 (21 3)  (189 99)  (189 99)  routing T_4_6.top_op_7 <X> T_4_6.lc_trk_g0_7
 (22 3)  (190 99)  (190 99)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (196 99)  (196 99)  routing T_4_6.lc_trk_g2_5 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 99)  (197 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 99)  (199 99)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (36 3)  (204 99)  (204 99)  LC_1 Logic Functioning bit
 (37 3)  (205 99)  (205 99)  LC_1 Logic Functioning bit
 (42 3)  (210 99)  (210 99)  LC_1 Logic Functioning bit
 (43 3)  (211 99)  (211 99)  LC_1 Logic Functioning bit
 (0 4)  (168 100)  (168 100)  routing T_4_6.lc_trk_g3_3 <X> T_4_6.wire_logic_cluster/lc_7/cen
 (1 4)  (169 100)  (169 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (189 100)  (189 100)  routing T_4_6.wire_logic_cluster/lc_3/out <X> T_4_6.lc_trk_g1_3
 (22 4)  (190 100)  (190 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (194 100)  (194 100)  routing T_4_6.lc_trk_g0_4 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 100)  (195 100)  routing T_4_6.lc_trk_g1_2 <X> T_4_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 100)  (197 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 100)  (199 100)  routing T_4_6.lc_trk_g0_5 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 100)  (200 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (204 100)  (204 100)  LC_2 Logic Functioning bit
 (38 4)  (206 100)  (206 100)  LC_2 Logic Functioning bit
 (41 4)  (209 100)  (209 100)  LC_2 Logic Functioning bit
 (45 4)  (213 100)  (213 100)  LC_2 Logic Functioning bit
 (50 4)  (218 100)  (218 100)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (168 101)  (168 101)  routing T_4_6.lc_trk_g3_3 <X> T_4_6.wire_logic_cluster/lc_7/cen
 (1 5)  (169 101)  (169 101)  routing T_4_6.lc_trk_g3_3 <X> T_4_6.wire_logic_cluster/lc_7/cen
 (22 5)  (190 101)  (190 101)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (192 101)  (192 101)  routing T_4_6.top_op_2 <X> T_4_6.lc_trk_g1_2
 (25 5)  (193 101)  (193 101)  routing T_4_6.top_op_2 <X> T_4_6.lc_trk_g1_2
 (29 5)  (197 101)  (197 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 101)  (198 101)  routing T_4_6.lc_trk_g1_2 <X> T_4_6.wire_logic_cluster/lc_2/in_1
 (37 5)  (205 101)  (205 101)  LC_2 Logic Functioning bit
 (38 5)  (206 101)  (206 101)  LC_2 Logic Functioning bit
 (41 5)  (209 101)  (209 101)  LC_2 Logic Functioning bit
 (45 5)  (213 101)  (213 101)  LC_2 Logic Functioning bit
 (14 6)  (182 102)  (182 102)  routing T_4_6.sp4_h_l_1 <X> T_4_6.lc_trk_g1_4
 (29 6)  (197 102)  (197 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 102)  (200 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 102)  (201 102)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (202 102)  (202 102)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (35 6)  (203 102)  (203 102)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.input_2_3
 (38 6)  (206 102)  (206 102)  LC_3 Logic Functioning bit
 (41 6)  (209 102)  (209 102)  LC_3 Logic Functioning bit
 (43 6)  (211 102)  (211 102)  LC_3 Logic Functioning bit
 (45 6)  (213 102)  (213 102)  LC_3 Logic Functioning bit
 (15 7)  (183 103)  (183 103)  routing T_4_6.sp4_h_l_1 <X> T_4_6.lc_trk_g1_4
 (16 7)  (184 103)  (184 103)  routing T_4_6.sp4_h_l_1 <X> T_4_6.lc_trk_g1_4
 (17 7)  (185 103)  (185 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (194 103)  (194 103)  routing T_4_6.lc_trk_g0_3 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 103)  (197 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 103)  (198 103)  routing T_4_6.lc_trk_g0_2 <X> T_4_6.wire_logic_cluster/lc_3/in_1
 (32 7)  (200 103)  (200 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (201 103)  (201 103)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.input_2_3
 (34 7)  (202 103)  (202 103)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.input_2_3
 (35 7)  (203 103)  (203 103)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.input_2_3
 (38 7)  (206 103)  (206 103)  LC_3 Logic Functioning bit
 (40 7)  (208 103)  (208 103)  LC_3 Logic Functioning bit
 (42 7)  (210 103)  (210 103)  LC_3 Logic Functioning bit
 (45 7)  (213 103)  (213 103)  LC_3 Logic Functioning bit
 (14 8)  (182 104)  (182 104)  routing T_4_6.rgt_op_0 <X> T_4_6.lc_trk_g2_0
 (25 8)  (193 104)  (193 104)  routing T_4_6.sp4_h_r_34 <X> T_4_6.lc_trk_g2_2
 (27 8)  (195 104)  (195 104)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 104)  (196 104)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 104)  (197 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 104)  (198 104)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (199 104)  (199 104)  routing T_4_6.lc_trk_g0_7 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 104)  (200 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (205 104)  (205 104)  LC_4 Logic Functioning bit
 (39 8)  (207 104)  (207 104)  LC_4 Logic Functioning bit
 (45 8)  (213 104)  (213 104)  LC_4 Logic Functioning bit
 (15 9)  (183 105)  (183 105)  routing T_4_6.rgt_op_0 <X> T_4_6.lc_trk_g2_0
 (17 9)  (185 105)  (185 105)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (190 105)  (190 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (191 105)  (191 105)  routing T_4_6.sp4_h_r_34 <X> T_4_6.lc_trk_g2_2
 (24 9)  (192 105)  (192 105)  routing T_4_6.sp4_h_r_34 <X> T_4_6.lc_trk_g2_2
 (27 9)  (195 105)  (195 105)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 105)  (196 105)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 105)  (197 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 105)  (198 105)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (199 105)  (199 105)  routing T_4_6.lc_trk_g0_7 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (200 105)  (200 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (203 105)  (203 105)  routing T_4_6.lc_trk_g0_2 <X> T_4_6.input_2_4
 (36 9)  (204 105)  (204 105)  LC_4 Logic Functioning bit
 (37 9)  (205 105)  (205 105)  LC_4 Logic Functioning bit
 (38 9)  (206 105)  (206 105)  LC_4 Logic Functioning bit
 (42 9)  (210 105)  (210 105)  LC_4 Logic Functioning bit
 (45 9)  (213 105)  (213 105)  LC_4 Logic Functioning bit
 (17 10)  (185 106)  (185 106)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (186 106)  (186 106)  routing T_4_6.wire_logic_cluster/lc_5/out <X> T_4_6.lc_trk_g2_5
 (25 10)  (193 106)  (193 106)  routing T_4_6.rgt_op_6 <X> T_4_6.lc_trk_g2_6
 (29 10)  (197 106)  (197 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 106)  (198 106)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (31 10)  (199 106)  (199 106)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 106)  (200 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 106)  (201 106)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (40 10)  (208 106)  (208 106)  LC_5 Logic Functioning bit
 (42 10)  (210 106)  (210 106)  LC_5 Logic Functioning bit
 (22 11)  (190 107)  (190 107)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (192 107)  (192 107)  routing T_4_6.rgt_op_6 <X> T_4_6.lc_trk_g2_6
 (26 11)  (194 107)  (194 107)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 107)  (195 107)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 107)  (196 107)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 107)  (197 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 107)  (198 107)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (31 11)  (199 107)  (199 107)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (17 12)  (185 108)  (185 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 108)  (186 108)  routing T_4_6.wire_logic_cluster/lc_1/out <X> T_4_6.lc_trk_g3_1
 (22 12)  (190 108)  (190 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (193 108)  (193 108)  routing T_4_6.wire_logic_cluster/lc_2/out <X> T_4_6.lc_trk_g3_2
 (26 12)  (194 108)  (194 108)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (29 12)  (197 108)  (197 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (38 12)  (206 108)  (206 108)  LC_6 Logic Functioning bit
 (39 12)  (207 108)  (207 108)  LC_6 Logic Functioning bit
 (40 12)  (208 108)  (208 108)  LC_6 Logic Functioning bit
 (41 12)  (209 108)  (209 108)  LC_6 Logic Functioning bit
 (45 12)  (213 108)  (213 108)  LC_6 Logic Functioning bit
 (22 13)  (190 109)  (190 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (194 109)  (194 109)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 109)  (197 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (200 109)  (200 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (201 109)  (201 109)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.input_2_6
 (34 13)  (202 109)  (202 109)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.input_2_6
 (45 13)  (213 109)  (213 109)  LC_6 Logic Functioning bit
 (0 14)  (168 110)  (168 110)  routing T_4_6.glb_netwk_6 <X> T_4_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 110)  (169 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (194 110)  (194 110)  routing T_4_6.lc_trk_g1_4 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (29 14)  (197 110)  (197 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (200 110)  (200 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 110)  (201 110)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 110)  (204 110)  LC_7 Logic Functioning bit
 (38 14)  (206 110)  (206 110)  LC_7 Logic Functioning bit
 (41 14)  (209 110)  (209 110)  LC_7 Logic Functioning bit
 (43 14)  (211 110)  (211 110)  LC_7 Logic Functioning bit
 (0 15)  (168 111)  (168 111)  routing T_4_6.glb_netwk_6 <X> T_4_6.wire_logic_cluster/lc_7/s_r
 (22 15)  (190 111)  (190 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (191 111)  (191 111)  routing T_4_6.sp4_h_r_30 <X> T_4_6.lc_trk_g3_6
 (24 15)  (192 111)  (192 111)  routing T_4_6.sp4_h_r_30 <X> T_4_6.lc_trk_g3_6
 (25 15)  (193 111)  (193 111)  routing T_4_6.sp4_h_r_30 <X> T_4_6.lc_trk_g3_6
 (27 15)  (195 111)  (195 111)  routing T_4_6.lc_trk_g1_4 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 111)  (197 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (199 111)  (199 111)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (36 15)  (204 111)  (204 111)  LC_7 Logic Functioning bit
 (38 15)  (206 111)  (206 111)  LC_7 Logic Functioning bit
 (40 15)  (208 111)  (208 111)  LC_7 Logic Functioning bit
 (41 15)  (209 111)  (209 111)  LC_7 Logic Functioning bit
 (42 15)  (210 111)  (210 111)  LC_7 Logic Functioning bit
 (43 15)  (211 111)  (211 111)  LC_7 Logic Functioning bit


LogicTile_5_6

 (15 0)  (237 96)  (237 96)  routing T_5_6.lft_op_1 <X> T_5_6.lc_trk_g0_1
 (17 0)  (239 96)  (239 96)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (240 96)  (240 96)  routing T_5_6.lft_op_1 <X> T_5_6.lc_trk_g0_1
 (26 0)  (248 96)  (248 96)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (249 96)  (249 96)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 96)  (250 96)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 96)  (251 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 96)  (252 96)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (31 0)  (253 96)  (253 96)  routing T_5_6.lc_trk_g1_4 <X> T_5_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 96)  (254 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (256 96)  (256 96)  routing T_5_6.lc_trk_g1_4 <X> T_5_6.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 96)  (257 96)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.input_2_0
 (40 0)  (262 96)  (262 96)  LC_0 Logic Functioning bit
 (27 1)  (249 97)  (249 97)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 97)  (251 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (254 97)  (254 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (256 97)  (256 97)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.input_2_0
 (35 1)  (257 97)  (257 97)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.input_2_0
 (0 2)  (222 98)  (222 98)  routing T_5_6.glb_netwk_3 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (2 2)  (224 98)  (224 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (243 98)  (243 98)  routing T_5_6.sp4_h_l_2 <X> T_5_6.lc_trk_g0_7
 (22 2)  (244 98)  (244 98)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (245 98)  (245 98)  routing T_5_6.sp4_h_l_2 <X> T_5_6.lc_trk_g0_7
 (24 2)  (246 98)  (246 98)  routing T_5_6.sp4_h_l_2 <X> T_5_6.lc_trk_g0_7
 (32 2)  (254 98)  (254 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 98)  (256 98)  routing T_5_6.lc_trk_g1_1 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 98)  (258 98)  LC_1 Logic Functioning bit
 (37 2)  (259 98)  (259 98)  LC_1 Logic Functioning bit
 (38 2)  (260 98)  (260 98)  LC_1 Logic Functioning bit
 (41 2)  (263 98)  (263 98)  LC_1 Logic Functioning bit
 (50 2)  (272 98)  (272 98)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (222 99)  (222 99)  routing T_5_6.glb_netwk_3 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (15 3)  (237 99)  (237 99)  routing T_5_6.bot_op_4 <X> T_5_6.lc_trk_g0_4
 (17 3)  (239 99)  (239 99)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (36 3)  (258 99)  (258 99)  LC_1 Logic Functioning bit
 (37 3)  (259 99)  (259 99)  LC_1 Logic Functioning bit
 (39 3)  (261 99)  (261 99)  LC_1 Logic Functioning bit
 (40 3)  (262 99)  (262 99)  LC_1 Logic Functioning bit
 (0 4)  (222 100)  (222 100)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_7/cen
 (1 4)  (223 100)  (223 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (235 100)  (235 100)  routing T_5_6.sp4_h_l_40 <X> T_5_6.sp4_v_b_5
 (15 4)  (237 100)  (237 100)  routing T_5_6.top_op_1 <X> T_5_6.lc_trk_g1_1
 (17 4)  (239 100)  (239 100)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (248 100)  (248 100)  routing T_5_6.lc_trk_g0_4 <X> T_5_6.wire_logic_cluster/lc_2/in_0
 (28 4)  (250 100)  (250 100)  routing T_5_6.lc_trk_g2_1 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 100)  (251 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 100)  (253 100)  routing T_5_6.lc_trk_g0_7 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 100)  (254 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (260 100)  (260 100)  LC_2 Logic Functioning bit
 (41 4)  (263 100)  (263 100)  LC_2 Logic Functioning bit
 (50 4)  (272 100)  (272 100)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (222 101)  (222 101)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_7/cen
 (1 5)  (223 101)  (223 101)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_7/cen
 (12 5)  (234 101)  (234 101)  routing T_5_6.sp4_h_l_40 <X> T_5_6.sp4_v_b_5
 (18 5)  (240 101)  (240 101)  routing T_5_6.top_op_1 <X> T_5_6.lc_trk_g1_1
 (29 5)  (251 101)  (251 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 101)  (253 101)  routing T_5_6.lc_trk_g0_7 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (38 5)  (260 101)  (260 101)  LC_2 Logic Functioning bit
 (39 5)  (261 101)  (261 101)  LC_2 Logic Functioning bit
 (40 5)  (262 101)  (262 101)  LC_2 Logic Functioning bit
 (14 6)  (236 102)  (236 102)  routing T_5_6.lft_op_4 <X> T_5_6.lc_trk_g1_4
 (17 6)  (239 102)  (239 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (240 102)  (240 102)  routing T_5_6.wire_logic_cluster/lc_5/out <X> T_5_6.lc_trk_g1_5
 (21 6)  (243 102)  (243 102)  routing T_5_6.wire_logic_cluster/lc_7/out <X> T_5_6.lc_trk_g1_7
 (22 6)  (244 102)  (244 102)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 7)  (237 103)  (237 103)  routing T_5_6.lft_op_4 <X> T_5_6.lc_trk_g1_4
 (17 7)  (239 103)  (239 103)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (15 8)  (237 104)  (237 104)  routing T_5_6.sp4_h_r_41 <X> T_5_6.lc_trk_g2_1
 (16 8)  (238 104)  (238 104)  routing T_5_6.sp4_h_r_41 <X> T_5_6.lc_trk_g2_1
 (17 8)  (239 104)  (239 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (240 104)  (240 104)  routing T_5_6.sp4_h_r_41 <X> T_5_6.lc_trk_g2_1
 (21 8)  (243 104)  (243 104)  routing T_5_6.sp4_h_r_43 <X> T_5_6.lc_trk_g2_3
 (22 8)  (244 104)  (244 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (245 104)  (245 104)  routing T_5_6.sp4_h_r_43 <X> T_5_6.lc_trk_g2_3
 (24 8)  (246 104)  (246 104)  routing T_5_6.sp4_h_r_43 <X> T_5_6.lc_trk_g2_3
 (26 8)  (248 104)  (248 104)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (29 8)  (251 104)  (251 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (253 104)  (253 104)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 104)  (254 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 104)  (255 104)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 104)  (256 104)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (40 8)  (262 104)  (262 104)  LC_4 Logic Functioning bit
 (42 8)  (264 104)  (264 104)  LC_4 Logic Functioning bit
 (45 8)  (267 104)  (267 104)  LC_4 Logic Functioning bit
 (18 9)  (240 105)  (240 105)  routing T_5_6.sp4_h_r_41 <X> T_5_6.lc_trk_g2_1
 (21 9)  (243 105)  (243 105)  routing T_5_6.sp4_h_r_43 <X> T_5_6.lc_trk_g2_3
 (28 9)  (250 105)  (250 105)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 105)  (251 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (259 105)  (259 105)  LC_4 Logic Functioning bit
 (39 9)  (261 105)  (261 105)  LC_4 Logic Functioning bit
 (45 9)  (267 105)  (267 105)  LC_4 Logic Functioning bit
 (27 10)  (249 106)  (249 106)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 106)  (251 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 106)  (252 106)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (31 10)  (253 106)  (253 106)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 106)  (254 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 106)  (255 106)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (256 106)  (256 106)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (38 10)  (260 106)  (260 106)  LC_5 Logic Functioning bit
 (40 10)  (262 106)  (262 106)  LC_5 Logic Functioning bit
 (45 10)  (267 106)  (267 106)  LC_5 Logic Functioning bit
 (14 11)  (236 107)  (236 107)  routing T_5_6.tnl_op_4 <X> T_5_6.lc_trk_g2_4
 (15 11)  (237 107)  (237 107)  routing T_5_6.tnl_op_4 <X> T_5_6.lc_trk_g2_4
 (17 11)  (239 107)  (239 107)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (244 107)  (244 107)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (246 107)  (246 107)  routing T_5_6.tnl_op_6 <X> T_5_6.lc_trk_g2_6
 (25 11)  (247 107)  (247 107)  routing T_5_6.tnl_op_6 <X> T_5_6.lc_trk_g2_6
 (32 11)  (254 107)  (254 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (260 107)  (260 107)  LC_5 Logic Functioning bit
 (40 11)  (262 107)  (262 107)  LC_5 Logic Functioning bit
 (45 11)  (267 107)  (267 107)  LC_5 Logic Functioning bit
 (15 12)  (237 108)  (237 108)  routing T_5_6.rgt_op_1 <X> T_5_6.lc_trk_g3_1
 (17 12)  (239 108)  (239 108)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (240 108)  (240 108)  routing T_5_6.rgt_op_1 <X> T_5_6.lc_trk_g3_1
 (21 12)  (243 108)  (243 108)  routing T_5_6.sp4_v_t_22 <X> T_5_6.lc_trk_g3_3
 (22 12)  (244 108)  (244 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (245 108)  (245 108)  routing T_5_6.sp4_v_t_22 <X> T_5_6.lc_trk_g3_3
 (29 12)  (251 108)  (251 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (253 108)  (253 108)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 108)  (254 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 108)  (255 108)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 108)  (256 108)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (40 12)  (262 108)  (262 108)  LC_6 Logic Functioning bit
 (42 12)  (264 108)  (264 108)  LC_6 Logic Functioning bit
 (45 12)  (267 108)  (267 108)  LC_6 Logic Functioning bit
 (21 13)  (243 109)  (243 109)  routing T_5_6.sp4_v_t_22 <X> T_5_6.lc_trk_g3_3
 (31 13)  (253 109)  (253 109)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (37 13)  (259 109)  (259 109)  LC_6 Logic Functioning bit
 (39 13)  (261 109)  (261 109)  LC_6 Logic Functioning bit
 (45 13)  (267 109)  (267 109)  LC_6 Logic Functioning bit
 (0 14)  (222 110)  (222 110)  routing T_5_6.glb_netwk_6 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 110)  (223 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (236 110)  (236 110)  routing T_5_6.wire_logic_cluster/lc_4/out <X> T_5_6.lc_trk_g3_4
 (15 14)  (237 110)  (237 110)  routing T_5_6.tnl_op_5 <X> T_5_6.lc_trk_g3_5
 (17 14)  (239 110)  (239 110)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (247 110)  (247 110)  routing T_5_6.wire_logic_cluster/lc_6/out <X> T_5_6.lc_trk_g3_6
 (27 14)  (249 110)  (249 110)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 110)  (250 110)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 110)  (251 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 110)  (253 110)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 110)  (254 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 110)  (255 110)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (37 14)  (259 110)  (259 110)  LC_7 Logic Functioning bit
 (38 14)  (260 110)  (260 110)  LC_7 Logic Functioning bit
 (39 14)  (261 110)  (261 110)  LC_7 Logic Functioning bit
 (41 14)  (263 110)  (263 110)  LC_7 Logic Functioning bit
 (45 14)  (267 110)  (267 110)  LC_7 Logic Functioning bit
 (0 15)  (222 111)  (222 111)  routing T_5_6.glb_netwk_6 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (17 15)  (239 111)  (239 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (240 111)  (240 111)  routing T_5_6.tnl_op_5 <X> T_5_6.lc_trk_g3_5
 (22 15)  (244 111)  (244 111)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (251 111)  (251 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 111)  (253 111)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 111)  (254 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (255 111)  (255 111)  routing T_5_6.lc_trk_g2_3 <X> T_5_6.input_2_7
 (35 15)  (257 111)  (257 111)  routing T_5_6.lc_trk_g2_3 <X> T_5_6.input_2_7
 (36 15)  (258 111)  (258 111)  LC_7 Logic Functioning bit
 (38 15)  (260 111)  (260 111)  LC_7 Logic Functioning bit
 (45 15)  (267 111)  (267 111)  LC_7 Logic Functioning bit


LogicTile_6_6

 (15 0)  (291 96)  (291 96)  routing T_6_6.top_op_1 <X> T_6_6.lc_trk_g0_1
 (17 0)  (293 96)  (293 96)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (297 96)  (297 96)  routing T_6_6.wire_logic_cluster/lc_3/out <X> T_6_6.lc_trk_g0_3
 (22 0)  (298 96)  (298 96)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (303 96)  (303 96)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 96)  (305 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 96)  (308 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 96)  (310 96)  routing T_6_6.lc_trk_g1_0 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 96)  (312 96)  LC_0 Logic Functioning bit
 (37 0)  (313 96)  (313 96)  LC_0 Logic Functioning bit
 (39 0)  (315 96)  (315 96)  LC_0 Logic Functioning bit
 (42 0)  (318 96)  (318 96)  LC_0 Logic Functioning bit
 (45 0)  (321 96)  (321 96)  LC_0 Logic Functioning bit
 (18 1)  (294 97)  (294 97)  routing T_6_6.top_op_1 <X> T_6_6.lc_trk_g0_1
 (27 1)  (303 97)  (303 97)  routing T_6_6.lc_trk_g1_1 <X> T_6_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 97)  (305 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 97)  (306 97)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 97)  (308 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (309 97)  (309 97)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.input_2_0
 (34 1)  (310 97)  (310 97)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.input_2_0
 (36 1)  (312 97)  (312 97)  LC_0 Logic Functioning bit
 (37 1)  (313 97)  (313 97)  LC_0 Logic Functioning bit
 (38 1)  (314 97)  (314 97)  LC_0 Logic Functioning bit
 (42 1)  (318 97)  (318 97)  LC_0 Logic Functioning bit
 (45 1)  (321 97)  (321 97)  LC_0 Logic Functioning bit
 (47 1)  (323 97)  (323 97)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (276 98)  (276 98)  routing T_6_6.glb_netwk_3 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (2 2)  (278 98)  (278 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (308 98)  (308 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 98)  (309 98)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 98)  (310 98)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 98)  (312 98)  LC_1 Logic Functioning bit
 (38 2)  (314 98)  (314 98)  LC_1 Logic Functioning bit
 (45 2)  (321 98)  (321 98)  LC_1 Logic Functioning bit
 (0 3)  (276 99)  (276 99)  routing T_6_6.glb_netwk_3 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (26 3)  (302 99)  (302 99)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (303 99)  (303 99)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 99)  (305 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (313 99)  (313 99)  LC_1 Logic Functioning bit
 (39 3)  (315 99)  (315 99)  LC_1 Logic Functioning bit
 (44 3)  (320 99)  (320 99)  LC_1 Logic Functioning bit
 (45 3)  (321 99)  (321 99)  LC_1 Logic Functioning bit
 (47 3)  (323 99)  (323 99)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (290 100)  (290 100)  routing T_6_6.wire_logic_cluster/lc_0/out <X> T_6_6.lc_trk_g1_0
 (15 4)  (291 100)  (291 100)  routing T_6_6.lft_op_1 <X> T_6_6.lc_trk_g1_1
 (17 4)  (293 100)  (293 100)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (294 100)  (294 100)  routing T_6_6.lft_op_1 <X> T_6_6.lc_trk_g1_1
 (25 4)  (301 100)  (301 100)  routing T_6_6.sp4_h_r_10 <X> T_6_6.lc_trk_g1_2
 (27 4)  (303 100)  (303 100)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 100)  (305 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 100)  (308 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 100)  (309 100)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 100)  (310 100)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 100)  (312 100)  LC_2 Logic Functioning bit
 (38 4)  (314 100)  (314 100)  LC_2 Logic Functioning bit
 (45 4)  (321 100)  (321 100)  LC_2 Logic Functioning bit
 (8 5)  (284 101)  (284 101)  routing T_6_6.sp4_h_l_41 <X> T_6_6.sp4_v_b_4
 (9 5)  (285 101)  (285 101)  routing T_6_6.sp4_h_l_41 <X> T_6_6.sp4_v_b_4
 (17 5)  (293 101)  (293 101)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (298 101)  (298 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (299 101)  (299 101)  routing T_6_6.sp4_h_r_10 <X> T_6_6.lc_trk_g1_2
 (24 5)  (300 101)  (300 101)  routing T_6_6.sp4_h_r_10 <X> T_6_6.lc_trk_g1_2
 (30 5)  (306 101)  (306 101)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (31 5)  (307 101)  (307 101)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (312 101)  (312 101)  LC_2 Logic Functioning bit
 (38 5)  (314 101)  (314 101)  LC_2 Logic Functioning bit
 (44 5)  (320 101)  (320 101)  LC_2 Logic Functioning bit
 (45 5)  (321 101)  (321 101)  LC_2 Logic Functioning bit
 (47 5)  (323 101)  (323 101)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (8 6)  (284 102)  (284 102)  routing T_6_6.sp4_v_t_47 <X> T_6_6.sp4_h_l_41
 (9 6)  (285 102)  (285 102)  routing T_6_6.sp4_v_t_47 <X> T_6_6.sp4_h_l_41
 (10 6)  (286 102)  (286 102)  routing T_6_6.sp4_v_t_47 <X> T_6_6.sp4_h_l_41
 (14 6)  (290 102)  (290 102)  routing T_6_6.wire_logic_cluster/lc_4/out <X> T_6_6.lc_trk_g1_4
 (19 6)  (295 102)  (295 102)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (27 6)  (303 102)  (303 102)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 102)  (304 102)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 102)  (305 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 102)  (306 102)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 102)  (308 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (310 102)  (310 102)  routing T_6_6.lc_trk_g1_1 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 102)  (312 102)  LC_3 Logic Functioning bit
 (38 6)  (314 102)  (314 102)  LC_3 Logic Functioning bit
 (41 6)  (317 102)  (317 102)  LC_3 Logic Functioning bit
 (43 6)  (319 102)  (319 102)  LC_3 Logic Functioning bit
 (45 6)  (321 102)  (321 102)  LC_3 Logic Functioning bit
 (17 7)  (293 103)  (293 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (302 103)  (302 103)  routing T_6_6.lc_trk_g0_3 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 103)  (305 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (312 103)  (312 103)  LC_3 Logic Functioning bit
 (37 7)  (313 103)  (313 103)  LC_3 Logic Functioning bit
 (38 7)  (314 103)  (314 103)  LC_3 Logic Functioning bit
 (39 7)  (315 103)  (315 103)  LC_3 Logic Functioning bit
 (40 7)  (316 103)  (316 103)  LC_3 Logic Functioning bit
 (42 7)  (318 103)  (318 103)  LC_3 Logic Functioning bit
 (45 7)  (321 103)  (321 103)  LC_3 Logic Functioning bit
 (48 7)  (324 103)  (324 103)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (291 104)  (291 104)  routing T_6_6.sp4_h_r_25 <X> T_6_6.lc_trk_g2_1
 (16 8)  (292 104)  (292 104)  routing T_6_6.sp4_h_r_25 <X> T_6_6.lc_trk_g2_1
 (17 8)  (293 104)  (293 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (297 104)  (297 104)  routing T_6_6.bnl_op_3 <X> T_6_6.lc_trk_g2_3
 (22 8)  (298 104)  (298 104)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (303 104)  (303 104)  routing T_6_6.lc_trk_g1_4 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 104)  (305 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 104)  (306 104)  routing T_6_6.lc_trk_g1_4 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 104)  (308 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 104)  (309 104)  routing T_6_6.lc_trk_g2_3 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 104)  (312 104)  LC_4 Logic Functioning bit
 (38 8)  (314 104)  (314 104)  LC_4 Logic Functioning bit
 (41 8)  (317 104)  (317 104)  LC_4 Logic Functioning bit
 (43 8)  (319 104)  (319 104)  LC_4 Logic Functioning bit
 (45 8)  (321 104)  (321 104)  LC_4 Logic Functioning bit
 (18 9)  (294 105)  (294 105)  routing T_6_6.sp4_h_r_25 <X> T_6_6.lc_trk_g2_1
 (21 9)  (297 105)  (297 105)  routing T_6_6.bnl_op_3 <X> T_6_6.lc_trk_g2_3
 (27 9)  (303 105)  (303 105)  routing T_6_6.lc_trk_g1_1 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 105)  (305 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 105)  (307 105)  routing T_6_6.lc_trk_g2_3 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (36 9)  (312 105)  (312 105)  LC_4 Logic Functioning bit
 (37 9)  (313 105)  (313 105)  LC_4 Logic Functioning bit
 (38 9)  (314 105)  (314 105)  LC_4 Logic Functioning bit
 (39 9)  (315 105)  (315 105)  LC_4 Logic Functioning bit
 (41 9)  (317 105)  (317 105)  LC_4 Logic Functioning bit
 (43 9)  (319 105)  (319 105)  LC_4 Logic Functioning bit
 (45 9)  (321 105)  (321 105)  LC_4 Logic Functioning bit
 (27 10)  (303 106)  (303 106)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (304 106)  (304 106)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 106)  (305 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 106)  (306 106)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (308 106)  (308 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (310 106)  (310 106)  routing T_6_6.lc_trk_g1_1 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (312 106)  (312 106)  LC_5 Logic Functioning bit
 (38 10)  (314 106)  (314 106)  LC_5 Logic Functioning bit
 (41 10)  (317 106)  (317 106)  LC_5 Logic Functioning bit
 (43 10)  (319 106)  (319 106)  LC_5 Logic Functioning bit
 (45 10)  (321 106)  (321 106)  LC_5 Logic Functioning bit
 (46 10)  (322 106)  (322 106)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (280 107)  (280 107)  routing T_6_6.sp4_h_r_10 <X> T_6_6.sp4_h_l_43
 (6 11)  (282 107)  (282 107)  routing T_6_6.sp4_h_r_10 <X> T_6_6.sp4_h_l_43
 (29 11)  (305 107)  (305 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (308 107)  (308 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (309 107)  (309 107)  routing T_6_6.lc_trk_g2_1 <X> T_6_6.input_2_5
 (37 11)  (313 107)  (313 107)  LC_5 Logic Functioning bit
 (39 11)  (315 107)  (315 107)  LC_5 Logic Functioning bit
 (40 11)  (316 107)  (316 107)  LC_5 Logic Functioning bit
 (41 11)  (317 107)  (317 107)  LC_5 Logic Functioning bit
 (42 11)  (318 107)  (318 107)  LC_5 Logic Functioning bit
 (45 11)  (321 107)  (321 107)  LC_5 Logic Functioning bit
 (17 12)  (293 108)  (293 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (294 108)  (294 108)  routing T_6_6.wire_logic_cluster/lc_1/out <X> T_6_6.lc_trk_g3_1
 (25 12)  (301 108)  (301 108)  routing T_6_6.wire_logic_cluster/lc_2/out <X> T_6_6.lc_trk_g3_2
 (8 13)  (284 109)  (284 109)  routing T_6_6.sp4_h_l_41 <X> T_6_6.sp4_v_b_10
 (9 13)  (285 109)  (285 109)  routing T_6_6.sp4_h_l_41 <X> T_6_6.sp4_v_b_10
 (10 13)  (286 109)  (286 109)  routing T_6_6.sp4_h_l_41 <X> T_6_6.sp4_v_b_10
 (22 13)  (298 109)  (298 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (276 110)  (276 110)  routing T_6_6.glb_netwk_6 <X> T_6_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 110)  (277 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (284 110)  (284 110)  routing T_6_6.sp4_h_r_10 <X> T_6_6.sp4_h_l_47
 (17 14)  (293 110)  (293 110)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (294 110)  (294 110)  routing T_6_6.wire_logic_cluster/lc_5/out <X> T_6_6.lc_trk_g3_5
 (0 15)  (276 111)  (276 111)  routing T_6_6.glb_netwk_6 <X> T_6_6.wire_logic_cluster/lc_7/s_r


RAM_Tile_10_6

 (10 14)  (506 110)  (506 110)  routing T_10_6.sp4_v_b_5 <X> T_10_6.sp4_h_l_47


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5



LogicTile_2_5

 (8 3)  (80 83)  (80 83)  routing T_2_5.sp4_h_r_1 <X> T_2_5.sp4_v_t_36
 (9 3)  (81 83)  (81 83)  routing T_2_5.sp4_h_r_1 <X> T_2_5.sp4_v_t_36


RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5

 (31 0)  (199 80)  (199 80)  routing T_4_5.lc_trk_g2_5 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 80)  (200 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 80)  (201 80)  routing T_4_5.lc_trk_g2_5 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 80)  (204 80)  LC_0 Logic Functioning bit
 (37 0)  (205 80)  (205 80)  LC_0 Logic Functioning bit
 (38 0)  (206 80)  (206 80)  LC_0 Logic Functioning bit
 (39 0)  (207 80)  (207 80)  LC_0 Logic Functioning bit
 (45 0)  (213 80)  (213 80)  LC_0 Logic Functioning bit
 (46 0)  (214 80)  (214 80)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (204 81)  (204 81)  LC_0 Logic Functioning bit
 (37 1)  (205 81)  (205 81)  LC_0 Logic Functioning bit
 (38 1)  (206 81)  (206 81)  LC_0 Logic Functioning bit
 (39 1)  (207 81)  (207 81)  LC_0 Logic Functioning bit
 (45 1)  (213 81)  (213 81)  LC_0 Logic Functioning bit
 (0 2)  (168 82)  (168 82)  routing T_4_5.glb_netwk_3 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (2 2)  (170 82)  (170 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 83)  (168 83)  routing T_4_5.glb_netwk_3 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (0 4)  (168 84)  (168 84)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_7/cen
 (1 4)  (169 84)  (169 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (169 85)  (169 85)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_7/cen
 (2 7)  (170 87)  (170 87)  Column buffer control bit: LH_colbuf_cntl_3

 (22 9)  (190 89)  (190 89)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (192 89)  (192 89)  routing T_4_5.tnr_op_2 <X> T_4_5.lc_trk_g2_2
 (16 10)  (184 90)  (184 90)  routing T_4_5.sp4_v_b_37 <X> T_4_5.lc_trk_g2_5
 (17 10)  (185 90)  (185 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (186 90)  (186 90)  routing T_4_5.sp4_v_b_37 <X> T_4_5.lc_trk_g2_5
 (18 11)  (186 91)  (186 91)  routing T_4_5.sp4_v_b_37 <X> T_4_5.lc_trk_g2_5
 (2 13)  (170 93)  (170 93)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (168 94)  (168 94)  routing T_4_5.glb_netwk_6 <X> T_4_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 94)  (169 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (168 95)  (168 95)  routing T_4_5.glb_netwk_6 <X> T_4_5.wire_logic_cluster/lc_7/s_r


LogicTile_5_5

 (21 0)  (243 80)  (243 80)  routing T_5_5.wire_logic_cluster/lc_3/out <X> T_5_5.lc_trk_g0_3
 (22 0)  (244 80)  (244 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (222 82)  (222 82)  routing T_5_5.glb_netwk_3 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (2 2)  (224 82)  (224 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (222 83)  (222 83)  routing T_5_5.glb_netwk_3 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (15 4)  (237 84)  (237 84)  routing T_5_5.top_op_1 <X> T_5_5.lc_trk_g1_1
 (17 4)  (239 84)  (239 84)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (243 84)  (243 84)  routing T_5_5.wire_logic_cluster/lc_3/out <X> T_5_5.lc_trk_g1_3
 (22 4)  (244 84)  (244 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (249 84)  (249 84)  routing T_5_5.lc_trk_g1_6 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 84)  (251 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 84)  (252 84)  routing T_5_5.lc_trk_g1_6 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 84)  (254 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (259 84)  (259 84)  LC_2 Logic Functioning bit
 (39 4)  (261 84)  (261 84)  LC_2 Logic Functioning bit
 (40 4)  (262 84)  (262 84)  LC_2 Logic Functioning bit
 (42 4)  (264 84)  (264 84)  LC_2 Logic Functioning bit
 (15 5)  (237 85)  (237 85)  routing T_5_5.sp4_v_t_5 <X> T_5_5.lc_trk_g1_0
 (16 5)  (238 85)  (238 85)  routing T_5_5.sp4_v_t_5 <X> T_5_5.lc_trk_g1_0
 (17 5)  (239 85)  (239 85)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (240 85)  (240 85)  routing T_5_5.top_op_1 <X> T_5_5.lc_trk_g1_1
 (27 5)  (249 85)  (249 85)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 85)  (250 85)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 85)  (251 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 85)  (252 85)  routing T_5_5.lc_trk_g1_6 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (253 85)  (253 85)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (37 5)  (259 85)  (259 85)  LC_2 Logic Functioning bit
 (39 5)  (261 85)  (261 85)  LC_2 Logic Functioning bit
 (41 5)  (263 85)  (263 85)  LC_2 Logic Functioning bit
 (43 5)  (265 85)  (265 85)  LC_2 Logic Functioning bit
 (26 6)  (248 86)  (248 86)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 86)  (249 86)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 86)  (251 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 86)  (254 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 86)  (256 86)  routing T_5_5.lc_trk_g1_1 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 86)  (258 86)  LC_3 Logic Functioning bit
 (38 6)  (260 86)  (260 86)  LC_3 Logic Functioning bit
 (41 6)  (263 86)  (263 86)  LC_3 Logic Functioning bit
 (43 6)  (265 86)  (265 86)  LC_3 Logic Functioning bit
 (45 6)  (267 86)  (267 86)  LC_3 Logic Functioning bit
 (50 6)  (272 86)  (272 86)  Cascade bit: LH_LC03_inmux02_5

 (2 7)  (224 87)  (224 87)  Column buffer control bit: LH_colbuf_cntl_3

 (22 7)  (244 87)  (244 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (247 87)  (247 87)  routing T_5_5.sp4_r_v_b_30 <X> T_5_5.lc_trk_g1_6
 (28 7)  (250 87)  (250 87)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 87)  (251 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 87)  (252 87)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (39 7)  (261 87)  (261 87)  LC_3 Logic Functioning bit
 (40 7)  (262 87)  (262 87)  LC_3 Logic Functioning bit
 (43 7)  (265 87)  (265 87)  LC_3 Logic Functioning bit
 (45 7)  (267 87)  (267 87)  LC_3 Logic Functioning bit
 (26 8)  (248 88)  (248 88)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (249 88)  (249 88)  routing T_5_5.lc_trk_g1_6 <X> T_5_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 88)  (251 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 88)  (252 88)  routing T_5_5.lc_trk_g1_6 <X> T_5_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 88)  (254 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (258 88)  (258 88)  LC_4 Logic Functioning bit
 (38 8)  (260 88)  (260 88)  LC_4 Logic Functioning bit
 (15 9)  (237 89)  (237 89)  routing T_5_5.tnr_op_0 <X> T_5_5.lc_trk_g2_0
 (17 9)  (239 89)  (239 89)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (27 9)  (249 89)  (249 89)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 89)  (250 89)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 89)  (251 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 89)  (252 89)  routing T_5_5.lc_trk_g1_6 <X> T_5_5.wire_logic_cluster/lc_4/in_1
 (31 9)  (253 89)  (253 89)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (258 89)  (258 89)  LC_4 Logic Functioning bit
 (37 9)  (259 89)  (259 89)  LC_4 Logic Functioning bit
 (38 9)  (260 89)  (260 89)  LC_4 Logic Functioning bit
 (39 9)  (261 89)  (261 89)  LC_4 Logic Functioning bit
 (17 10)  (239 90)  (239 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (240 90)  (240 90)  routing T_5_5.wire_logic_cluster/lc_5/out <X> T_5_5.lc_trk_g2_5
 (21 10)  (243 90)  (243 90)  routing T_5_5.rgt_op_7 <X> T_5_5.lc_trk_g2_7
 (22 10)  (244 90)  (244 90)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (246 90)  (246 90)  routing T_5_5.rgt_op_7 <X> T_5_5.lc_trk_g2_7
 (26 10)  (248 90)  (248 90)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (28 10)  (250 90)  (250 90)  routing T_5_5.lc_trk_g2_0 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 90)  (251 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 90)  (254 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 90)  (256 90)  routing T_5_5.lc_trk_g1_1 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (258 90)  (258 90)  LC_5 Logic Functioning bit
 (38 10)  (260 90)  (260 90)  LC_5 Logic Functioning bit
 (41 10)  (263 90)  (263 90)  LC_5 Logic Functioning bit
 (45 10)  (267 90)  (267 90)  LC_5 Logic Functioning bit
 (28 11)  (250 91)  (250 91)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 91)  (251 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (254 91)  (254 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (256 91)  (256 91)  routing T_5_5.lc_trk_g1_0 <X> T_5_5.input_2_5
 (36 11)  (258 91)  (258 91)  LC_5 Logic Functioning bit
 (38 11)  (260 91)  (260 91)  LC_5 Logic Functioning bit
 (39 11)  (261 91)  (261 91)  LC_5 Logic Functioning bit
 (40 11)  (262 91)  (262 91)  LC_5 Logic Functioning bit
 (45 11)  (267 91)  (267 91)  LC_5 Logic Functioning bit
 (53 11)  (275 91)  (275 91)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (239 92)  (239 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (249 92)  (249 92)  routing T_5_5.lc_trk_g1_6 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 92)  (251 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 92)  (252 92)  routing T_5_5.lc_trk_g1_6 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (31 12)  (253 92)  (253 92)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 92)  (254 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 92)  (255 92)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 92)  (258 92)  LC_6 Logic Functioning bit
 (38 12)  (260 92)  (260 92)  LC_6 Logic Functioning bit
 (2 13)  (224 93)  (224 93)  Column buffer control bit: LH_colbuf_cntl_6

 (27 13)  (249 93)  (249 93)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 93)  (250 93)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 93)  (251 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 93)  (252 93)  routing T_5_5.lc_trk_g1_6 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (36 13)  (258 93)  (258 93)  LC_6 Logic Functioning bit
 (37 13)  (259 93)  (259 93)  LC_6 Logic Functioning bit
 (38 13)  (260 93)  (260 93)  LC_6 Logic Functioning bit
 (39 13)  (261 93)  (261 93)  LC_6 Logic Functioning bit
 (0 14)  (222 94)  (222 94)  routing T_5_5.glb_netwk_6 <X> T_5_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 94)  (223 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (237 94)  (237 94)  routing T_5_5.tnr_op_5 <X> T_5_5.lc_trk_g3_5
 (17 14)  (239 94)  (239 94)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (244 94)  (244 94)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (246 94)  (246 94)  routing T_5_5.tnl_op_7 <X> T_5_5.lc_trk_g3_7
 (26 14)  (248 94)  (248 94)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 94)  (249 94)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 94)  (250 94)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 94)  (251 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 94)  (252 94)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 94)  (254 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (256 94)  (256 94)  routing T_5_5.lc_trk_g1_1 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 94)  (258 94)  LC_7 Logic Functioning bit
 (37 14)  (259 94)  (259 94)  LC_7 Logic Functioning bit
 (38 14)  (260 94)  (260 94)  LC_7 Logic Functioning bit
 (40 14)  (262 94)  (262 94)  LC_7 Logic Functioning bit
 (41 14)  (263 94)  (263 94)  LC_7 Logic Functioning bit
 (42 14)  (264 94)  (264 94)  LC_7 Logic Functioning bit
 (43 14)  (265 94)  (265 94)  LC_7 Logic Functioning bit
 (50 14)  (272 94)  (272 94)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (273 94)  (273 94)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (222 95)  (222 95)  routing T_5_5.glb_netwk_6 <X> T_5_5.wire_logic_cluster/lc_7/s_r
 (21 15)  (243 95)  (243 95)  routing T_5_5.tnl_op_7 <X> T_5_5.lc_trk_g3_7
 (26 15)  (248 95)  (248 95)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 95)  (250 95)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 95)  (251 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 95)  (252 95)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_7/in_1
 (36 15)  (258 95)  (258 95)  LC_7 Logic Functioning bit
 (37 15)  (259 95)  (259 95)  LC_7 Logic Functioning bit
 (38 15)  (260 95)  (260 95)  LC_7 Logic Functioning bit
 (41 15)  (263 95)  (263 95)  LC_7 Logic Functioning bit
 (42 15)  (264 95)  (264 95)  LC_7 Logic Functioning bit
 (43 15)  (265 95)  (265 95)  LC_7 Logic Functioning bit
 (51 15)  (273 95)  (273 95)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_5

 (15 0)  (291 80)  (291 80)  routing T_6_5.top_op_1 <X> T_6_5.lc_trk_g0_1
 (17 0)  (293 80)  (293 80)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (28 0)  (304 80)  (304 80)  routing T_6_5.lc_trk_g2_1 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 80)  (305 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 80)  (307 80)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 80)  (308 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 80)  (310 80)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (37 0)  (313 80)  (313 80)  LC_0 Logic Functioning bit
 (39 0)  (315 80)  (315 80)  LC_0 Logic Functioning bit
 (42 0)  (318 80)  (318 80)  LC_0 Logic Functioning bit
 (18 1)  (294 81)  (294 81)  routing T_6_5.top_op_1 <X> T_6_5.lc_trk_g0_1
 (26 1)  (302 81)  (302 81)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (303 81)  (303 81)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 81)  (304 81)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 81)  (305 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (308 81)  (308 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (310 81)  (310 81)  routing T_6_5.lc_trk_g1_1 <X> T_6_5.input_2_0
 (36 1)  (312 81)  (312 81)  LC_0 Logic Functioning bit
 (38 1)  (314 81)  (314 81)  LC_0 Logic Functioning bit
 (41 1)  (317 81)  (317 81)  LC_0 Logic Functioning bit
 (43 1)  (319 81)  (319 81)  LC_0 Logic Functioning bit
 (0 2)  (276 82)  (276 82)  routing T_6_5.glb_netwk_3 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (2 2)  (278 82)  (278 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (284 82)  (284 82)  routing T_6_5.sp4_h_r_5 <X> T_6_5.sp4_h_l_36
 (10 2)  (286 82)  (286 82)  routing T_6_5.sp4_h_r_5 <X> T_6_5.sp4_h_l_36
 (14 2)  (290 82)  (290 82)  routing T_6_5.wire_logic_cluster/lc_4/out <X> T_6_5.lc_trk_g0_4
 (15 2)  (291 82)  (291 82)  routing T_6_5.sp4_h_r_5 <X> T_6_5.lc_trk_g0_5
 (16 2)  (292 82)  (292 82)  routing T_6_5.sp4_h_r_5 <X> T_6_5.lc_trk_g0_5
 (17 2)  (293 82)  (293 82)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (298 82)  (298 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (299 82)  (299 82)  routing T_6_5.sp4_v_b_23 <X> T_6_5.lc_trk_g0_7
 (24 2)  (300 82)  (300 82)  routing T_6_5.sp4_v_b_23 <X> T_6_5.lc_trk_g0_7
 (28 2)  (304 82)  (304 82)  routing T_6_5.lc_trk_g2_0 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 82)  (305 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 82)  (307 82)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 82)  (308 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 82)  (309 82)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 82)  (312 82)  LC_1 Logic Functioning bit
 (37 2)  (313 82)  (313 82)  LC_1 Logic Functioning bit
 (38 2)  (314 82)  (314 82)  LC_1 Logic Functioning bit
 (41 2)  (317 82)  (317 82)  LC_1 Logic Functioning bit
 (43 2)  (319 82)  (319 82)  LC_1 Logic Functioning bit
 (45 2)  (321 82)  (321 82)  LC_1 Logic Functioning bit
 (46 2)  (322 82)  (322 82)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (326 82)  (326 82)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (276 83)  (276 83)  routing T_6_5.glb_netwk_3 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (17 3)  (293 83)  (293 83)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (294 83)  (294 83)  routing T_6_5.sp4_h_r_5 <X> T_6_5.lc_trk_g0_5
 (28 3)  (304 83)  (304 83)  routing T_6_5.lc_trk_g2_1 <X> T_6_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 83)  (305 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 83)  (307 83)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (36 3)  (312 83)  (312 83)  LC_1 Logic Functioning bit
 (37 3)  (313 83)  (313 83)  LC_1 Logic Functioning bit
 (38 3)  (314 83)  (314 83)  LC_1 Logic Functioning bit
 (40 3)  (316 83)  (316 83)  LC_1 Logic Functioning bit
 (42 3)  (318 83)  (318 83)  LC_1 Logic Functioning bit
 (15 4)  (291 84)  (291 84)  routing T_6_5.sp4_v_b_17 <X> T_6_5.lc_trk_g1_1
 (16 4)  (292 84)  (292 84)  routing T_6_5.sp4_v_b_17 <X> T_6_5.lc_trk_g1_1
 (17 4)  (293 84)  (293 84)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (297 84)  (297 84)  routing T_6_5.lft_op_3 <X> T_6_5.lc_trk_g1_3
 (22 4)  (298 84)  (298 84)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (300 84)  (300 84)  routing T_6_5.lft_op_3 <X> T_6_5.lc_trk_g1_3
 (28 4)  (304 84)  (304 84)  routing T_6_5.lc_trk_g2_3 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 84)  (305 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 84)  (307 84)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 84)  (308 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 84)  (310 84)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 84)  (312 84)  LC_2 Logic Functioning bit
 (37 4)  (313 84)  (313 84)  LC_2 Logic Functioning bit
 (38 4)  (314 84)  (314 84)  LC_2 Logic Functioning bit
 (41 4)  (317 84)  (317 84)  LC_2 Logic Functioning bit
 (42 4)  (318 84)  (318 84)  LC_2 Logic Functioning bit
 (43 4)  (319 84)  (319 84)  LC_2 Logic Functioning bit
 (14 5)  (290 85)  (290 85)  routing T_6_5.top_op_0 <X> T_6_5.lc_trk_g1_0
 (15 5)  (291 85)  (291 85)  routing T_6_5.top_op_0 <X> T_6_5.lc_trk_g1_0
 (17 5)  (293 85)  (293 85)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (302 85)  (302 85)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (303 85)  (303 85)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 85)  (304 85)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 85)  (305 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 85)  (306 85)  routing T_6_5.lc_trk_g2_3 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (32 5)  (308 85)  (308 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (309 85)  (309 85)  routing T_6_5.lc_trk_g2_0 <X> T_6_5.input_2_2
 (36 5)  (312 85)  (312 85)  LC_2 Logic Functioning bit
 (37 5)  (313 85)  (313 85)  LC_2 Logic Functioning bit
 (39 5)  (315 85)  (315 85)  LC_2 Logic Functioning bit
 (40 5)  (316 85)  (316 85)  LC_2 Logic Functioning bit
 (41 5)  (317 85)  (317 85)  LC_2 Logic Functioning bit
 (42 5)  (318 85)  (318 85)  LC_2 Logic Functioning bit
 (43 5)  (319 85)  (319 85)  LC_2 Logic Functioning bit
 (13 6)  (289 86)  (289 86)  routing T_6_5.sp4_h_r_5 <X> T_6_5.sp4_v_t_40
 (15 6)  (291 86)  (291 86)  routing T_6_5.top_op_5 <X> T_6_5.lc_trk_g1_5
 (17 6)  (293 86)  (293 86)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (305 86)  (305 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 86)  (306 86)  routing T_6_5.lc_trk_g0_4 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 86)  (307 86)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 86)  (308 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 86)  (309 86)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 86)  (312 86)  LC_3 Logic Functioning bit
 (37 6)  (313 86)  (313 86)  LC_3 Logic Functioning bit
 (38 6)  (314 86)  (314 86)  LC_3 Logic Functioning bit
 (41 6)  (317 86)  (317 86)  LC_3 Logic Functioning bit
 (43 6)  (319 86)  (319 86)  LC_3 Logic Functioning bit
 (45 6)  (321 86)  (321 86)  LC_3 Logic Functioning bit
 (46 6)  (322 86)  (322 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (326 86)  (326 86)  Cascade bit: LH_LC03_inmux02_5

 (2 7)  (278 87)  (278 87)  Column buffer control bit: LH_colbuf_cntl_3

 (12 7)  (288 87)  (288 87)  routing T_6_5.sp4_h_r_5 <X> T_6_5.sp4_v_t_40
 (14 7)  (290 87)  (290 87)  routing T_6_5.top_op_4 <X> T_6_5.lc_trk_g1_4
 (15 7)  (291 87)  (291 87)  routing T_6_5.top_op_4 <X> T_6_5.lc_trk_g1_4
 (17 7)  (293 87)  (293 87)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (294 87)  (294 87)  routing T_6_5.top_op_5 <X> T_6_5.lc_trk_g1_5
 (26 7)  (302 87)  (302 87)  routing T_6_5.lc_trk_g2_3 <X> T_6_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 87)  (304 87)  routing T_6_5.lc_trk_g2_3 <X> T_6_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 87)  (305 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 87)  (307 87)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (36 7)  (312 87)  (312 87)  LC_3 Logic Functioning bit
 (37 7)  (313 87)  (313 87)  LC_3 Logic Functioning bit
 (38 7)  (314 87)  (314 87)  LC_3 Logic Functioning bit
 (40 7)  (316 87)  (316 87)  LC_3 Logic Functioning bit
 (42 7)  (318 87)  (318 87)  LC_3 Logic Functioning bit
 (14 8)  (290 88)  (290 88)  routing T_6_5.sp4_h_r_40 <X> T_6_5.lc_trk_g2_0
 (17 8)  (293 88)  (293 88)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (294 88)  (294 88)  routing T_6_5.wire_logic_cluster/lc_1/out <X> T_6_5.lc_trk_g2_1
 (21 8)  (297 88)  (297 88)  routing T_6_5.wire_logic_cluster/lc_3/out <X> T_6_5.lc_trk_g2_3
 (22 8)  (298 88)  (298 88)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (303 88)  (303 88)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 88)  (304 88)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 88)  (305 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 88)  (306 88)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 88)  (307 88)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 88)  (308 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 88)  (310 88)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (14 9)  (290 89)  (290 89)  routing T_6_5.sp4_h_r_40 <X> T_6_5.lc_trk_g2_0
 (15 9)  (291 89)  (291 89)  routing T_6_5.sp4_h_r_40 <X> T_6_5.lc_trk_g2_0
 (16 9)  (292 89)  (292 89)  routing T_6_5.sp4_h_r_40 <X> T_6_5.lc_trk_g2_0
 (17 9)  (293 89)  (293 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (303 89)  (303 89)  routing T_6_5.lc_trk_g1_1 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 89)  (305 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 89)  (306 89)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (41 9)  (317 89)  (317 89)  LC_4 Logic Functioning bit
 (43 9)  (319 89)  (319 89)  LC_4 Logic Functioning bit
 (25 10)  (301 90)  (301 90)  routing T_6_5.wire_logic_cluster/lc_6/out <X> T_6_5.lc_trk_g2_6
 (27 10)  (303 90)  (303 90)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 90)  (305 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (307 90)  (307 90)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 90)  (308 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (310 90)  (310 90)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (35 10)  (311 90)  (311 90)  routing T_6_5.lc_trk_g0_5 <X> T_6_5.input_2_5
 (42 10)  (318 90)  (318 90)  LC_5 Logic Functioning bit
 (22 11)  (298 91)  (298 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (305 91)  (305 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 91)  (306 91)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (32 11)  (308 91)  (308 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (21 12)  (297 92)  (297 92)  routing T_6_5.sp4_v_t_22 <X> T_6_5.lc_trk_g3_3
 (22 12)  (298 92)  (298 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (299 92)  (299 92)  routing T_6_5.sp4_v_t_22 <X> T_6_5.lc_trk_g3_3
 (32 12)  (308 92)  (308 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (310 92)  (310 92)  routing T_6_5.lc_trk_g1_0 <X> T_6_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (312 92)  (312 92)  LC_6 Logic Functioning bit
 (38 12)  (314 92)  (314 92)  LC_6 Logic Functioning bit
 (42 12)  (318 92)  (318 92)  LC_6 Logic Functioning bit
 (43 12)  (319 92)  (319 92)  LC_6 Logic Functioning bit
 (50 12)  (326 92)  (326 92)  Cascade bit: LH_LC06_inmux02_5

 (2 13)  (278 93)  (278 93)  Column buffer control bit: LH_colbuf_cntl_6

 (21 13)  (297 93)  (297 93)  routing T_6_5.sp4_v_t_22 <X> T_6_5.lc_trk_g3_3
 (37 13)  (313 93)  (313 93)  LC_6 Logic Functioning bit
 (39 13)  (315 93)  (315 93)  LC_6 Logic Functioning bit
 (42 13)  (318 93)  (318 93)  LC_6 Logic Functioning bit
 (43 13)  (319 93)  (319 93)  LC_6 Logic Functioning bit
 (25 14)  (301 94)  (301 94)  routing T_6_5.sp4_v_b_30 <X> T_6_5.lc_trk_g3_6
 (26 14)  (302 94)  (302 94)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 94)  (303 94)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 94)  (305 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (307 94)  (307 94)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 94)  (308 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (310 94)  (310 94)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (35 14)  (311 94)  (311 94)  routing T_6_5.lc_trk_g0_7 <X> T_6_5.input_2_7
 (37 14)  (313 94)  (313 94)  LC_7 Logic Functioning bit
 (40 14)  (316 94)  (316 94)  LC_7 Logic Functioning bit
 (41 14)  (317 94)  (317 94)  LC_7 Logic Functioning bit
 (42 14)  (318 94)  (318 94)  LC_7 Logic Functioning bit
 (43 14)  (319 94)  (319 94)  LC_7 Logic Functioning bit
 (22 15)  (298 95)  (298 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (299 95)  (299 95)  routing T_6_5.sp4_v_b_30 <X> T_6_5.lc_trk_g3_6
 (26 15)  (302 95)  (302 95)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (27 15)  (303 95)  (303 95)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 95)  (304 95)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 95)  (305 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 95)  (306 95)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (32 15)  (308 95)  (308 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (311 95)  (311 95)  routing T_6_5.lc_trk_g0_7 <X> T_6_5.input_2_7
 (37 15)  (313 95)  (313 95)  LC_7 Logic Functioning bit
 (40 15)  (316 95)  (316 95)  LC_7 Logic Functioning bit
 (42 15)  (318 95)  (318 95)  LC_7 Logic Functioning bit


LogicTile_7_5



LogicTile_8_5



LogicTile_9_5

 (11 4)  (453 84)  (453 84)  routing T_9_5.sp4_h_l_46 <X> T_9_5.sp4_v_b_5
 (13 4)  (455 84)  (455 84)  routing T_9_5.sp4_h_l_46 <X> T_9_5.sp4_v_b_5
 (12 5)  (454 85)  (454 85)  routing T_9_5.sp4_h_l_46 <X> T_9_5.sp4_v_b_5
 (8 9)  (450 89)  (450 89)  routing T_9_5.sp4_h_l_42 <X> T_9_5.sp4_v_b_7
 (9 9)  (451 89)  (451 89)  routing T_9_5.sp4_h_l_42 <X> T_9_5.sp4_v_b_7


RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control

 (13 7)  (509 87)  (509 87)  routing T_10_5.sp4_v_b_0 <X> T_10_5.sp4_h_l_40


LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4



LogicTile_2_4



RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4



LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 1)  (649 49)  (649 49)  IO control bit: IORIGHT_REN_1

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0

 (12 10)  (658 58)  (658 58)  routing T_13_3.lc_trk_g1_4 <X> T_13_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (659 58)  (659 58)  routing T_13_3.lc_trk_g1_4 <X> T_13_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 58)  (662 58)  IOB_1 IO Functioning bit
 (13 11)  (659 59)  (659 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (650 61)  (650 61)  routing T_13_3.span4_vert_b_4 <X> T_13_3.lc_trk_g1_4
 (5 13)  (651 61)  (651 61)  routing T_13_3.span4_vert_b_4 <X> T_13_3.lc_trk_g1_4
 (7 13)  (653 61)  (653 61)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (663 61)  (663 61)  IOB_1 IO Functioning bit
 (16 14)  (662 62)  (662 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



RAM_Tile_10_2

 (11 6)  (507 38)  (507 38)  routing T_10_2.sp4_v_b_9 <X> T_10_2.sp4_v_t_40
 (13 6)  (509 38)  (509 38)  routing T_10_2.sp4_v_b_9 <X> T_10_2.sp4_v_t_40


IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



LogicTile_9_1

 (9 1)  (451 17)  (451 17)  routing T_9_1.sp4_v_t_40 <X> T_9_1.sp4_v_b_1
 (10 1)  (452 17)  (452 17)  routing T_9_1.sp4_v_t_40 <X> T_9_1.sp4_v_b_1
 (4 4)  (446 20)  (446 20)  routing T_9_1.sp4_v_t_42 <X> T_9_1.sp4_v_b_3
 (6 4)  (448 20)  (448 20)  routing T_9_1.sp4_v_t_42 <X> T_9_1.sp4_v_b_3


RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control

 (4 2)  (500 18)  (500 18)  routing T_10_1.sp4_v_b_0 <X> T_10_1.sp4_v_t_37


IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 1)  (469 14)  (469 14)  IO control bit: IODOWN_REN_1

 (13 1)  (477 14)  (477 14)  routing T_9_0.span4_vert_1 <X> T_9_0.span4_horz_r_0
 (14 1)  (478 14)  (478 14)  routing T_9_0.span4_vert_1 <X> T_9_0.span4_horz_r_0
 (6 2)  (460 12)  (460 12)  routing T_9_0.span4_vert_3 <X> T_9_0.lc_trk_g0_3
 (7 2)  (461 12)  (461 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (462 12)  (462 12)  routing T_9_0.span4_vert_3 <X> T_9_0.lc_trk_g0_3
 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0

 (16 10)  (446 4)  (446 4)  IOB_1 IO Functioning bit
 (12 11)  (476 5)  (476 5)  routing T_9_0.lc_trk_g0_3 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (477 5)  (477 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (447 2)  (447 2)  IOB_1 IO Functioning bit
 (16 14)  (446 0)  (446 0)  IOB_1 IO Functioning bit


IO_Tile_10_0

 (0 1)  (519 14)  (519 14)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_0
 (3 1)  (523 14)  (523 14)  IO control bit: IODOWN_REN_1

 (17 3)  (501 13)  (501 13)  IOB_0 IO Functioning bit
 (2 6)  (522 8)  (522 8)  IO control bit: IODOWN_REN_0

 (0 8)  (519 7)  (519 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (17 13)  (501 2)  (501 2)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


