%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:12:16 CDT pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  DAQ 30-Apr-2019 12:12:16 CDT Booted TCPConnect.cc:334
Resolving host 127.0.0.1, on port 30000
%MSG
%MSG-i _TCPConnect:  DAQ 30-Apr-2019 12:12:16 CDT Booted TCPConnect.cc:241
Resolving ip mu2edaq09
%MSG
%MSG-i configureMessageFacility:  DAQ 30-Apr-2019 12:12:16 CDT Booted configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  DAQ 30-Apr-2019 12:12:16 CDT Booted configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:12:41 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 30-Apr-2019 12:12:41 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:12:41 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCPolarFireCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/ROCPolarFireCoreInterface" pattern:"ROCPolarFireCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:12:41 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [19]	ROCPolarFireCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:12:41 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCTrackerInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/ROCTrackerInterface" pattern:"ROCTrackerInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCTrackerInterface:  Early 30-Apr-2019 12:12:41 CDT pre-events
otsdaq_mu2e_tracker/otsdaq-mu2e-tracker/FEInterfaces/ROCTrackerInterface_interface.cc [21]	ROCTrackerInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:12:41 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [131]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:12:41 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [846]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:12:44 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [854]	............. firmware version 19041816
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:12:44 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [867]	Step 1: DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:12:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [912]	Step 2: DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:12:59 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [932]	Step 3: DTC0 enable CFO emulation and internal clock
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:12:59 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [980]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:13:18 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1020]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:13:18 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1042]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:13:18 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [153]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:13:18 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [161]	......... Set delay = 0, readback = 65535... 
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:13:18 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [188]	......... reset DTC link loss counter ... 
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:13:19 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1055]	Step 6: CFO emulation enable Event start characters and event window interval
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:13:19 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1070]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:13:19 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1075]	DTC0 links OK 0xc1
%MSG
%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:13:28 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 30-Apr-2019 12:13:28 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:13:28 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCPolarFireCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/ROCPolarFireCoreInterface" pattern:"ROCPolarFireCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:13:28 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [19]	ROCPolarFireCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:13:28 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCTrackerInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/ROCTrackerInterface" pattern:"ROCTrackerInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCTrackerInterface:  Early 30-Apr-2019 12:13:28 CDT pre-events
otsdaq_mu2e_tracker/otsdaq-mu2e-tracker/FEInterfaces/ROCTrackerInterface_interface.cc [21]	ROCTrackerInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:13:28 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [131]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:13:28 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [846]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:13:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [854]	............. firmware version 19041816
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:13:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [867]	Step 1: DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:13:41 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [912]	Step 2: DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:13:46 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [932]	Step 3: DTC0 enable CFO emulation and internal clock
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:13:46 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [980]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:14:05 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1020]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:14:05 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1042]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:14:05 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [153]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:14:05 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [161]	......... Set delay = 0, readback = 0... 
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:14:05 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [188]	......... reset DTC link loss counter ... 
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:14:06 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1055]	Step 6: CFO emulation enable Event start characters and event window interval
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:14:06 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1070]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:14:06 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1075]	DTC0 links OK 0xc1
%MSG
%MSG-d FE-ROCTrackerInterface-DTC0_ROC0_Tracker-DTC0_ROC0_Tracker:  Early  30-Apr-2019 12:15:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [203]	Starting the high rate block check... 
%MSG
%MSG-d FE-ROCTrackerInterface-DTC0_ROC0_Tracker-DTC0_ROC0_Tracker:  Early  30-Apr-2019 12:15:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [215]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:15:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [224]	DTC0_ROC0_TrackerStarting the high rate block check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:15:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [240]	DTC0_ROC0_Tracker0	 of 2	x 12 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:15:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [268]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [267]	DTC0_ROC0_TrackerError caught. Check printouts!

%MSG
%MSG-d FE-ROCTrackerInterface-DTC0_ROC0_Tracker-DTC0_ROC0_Tracker:  Early  30-Apr-2019 12:18:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [132]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCTrackerInterface-DTC0_ROC0_Tracker-DTC0_ROC0_Tracker:  Early  30-Apr-2019 12:18:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [144]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:18:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [153]	DTC0_ROC0_TrackerStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:18:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker0	 of 10	x 92 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:18:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [182]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [178]	DTC0_ROC0_Tracker0	x 92 :	 read register 6. Mismatch on read 65535 vs 4860. Read failed on read number 1

%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:18:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [195]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [194]	DTC0_ROC0_TrackerError caught. Check printouts!

%MSG
%MSG-d FE-ROCTrackerInterface-DTC0_ROC0_Tracker-DTC0_ROC0_Tracker:  Early  30-Apr-2019 12:20:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [132]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCTrackerInterface-DTC0_ROC0_Tracker-DTC0_ROC0_Tracker:  Early  30-Apr-2019 12:20:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [144]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:20:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [153]	DTC0_ROC0_TrackerStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:20:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker0	 of 10	x 68 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:20:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [182]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [178]	DTC0_ROC0_Tracker0	x 68 :	 read register 6. Mismatch on read 65535 vs 4860. Read failed on read number 1

%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:20:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [195]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [194]	DTC0_ROC0_TrackerError caught. Check printouts!

%MSG
%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:21:19 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 30-Apr-2019 12:21:19 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:21:19 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCPolarFireCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/ROCPolarFireCoreInterface" pattern:"ROCPolarFireCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:21:19 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [19]	ROCPolarFireCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:21:19 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCTrackerInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/ROCTrackerInterface" pattern:"ROCTrackerInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCTrackerInterface:  Early 30-Apr-2019 12:21:19 CDT pre-events
otsdaq_mu2e_tracker/otsdaq-mu2e-tracker/FEInterfaces/ROCTrackerInterface_interface.cc [21]	ROCTrackerInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:21:19 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [131]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:21:19 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [846]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:21:22 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [854]	............. firmware version 19041816
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:21:22 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [867]	Step 1: DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:21:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [912]	Step 2: DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:21:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [932]	Step 3: DTC0 enable CFO emulation and internal clock
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:21:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [980]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:21:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1020]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:21:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1042]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:21:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [153]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:21:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [161]	......... Set delay = 0, readback = -999... 
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:21:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [188]	......... reset DTC link loss counter ... 
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:21:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1055]	Step 6: CFO emulation enable Event start characters and event window interval
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:21:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1070]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:21:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1075]	DTC0 links OK 0xc1
%MSG
%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:22:07 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:07 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:22:07 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCPolarFireCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/ROCPolarFireCoreInterface" pattern:"ROCPolarFireCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:22:07 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [19]	ROCPolarFireCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  Early 30-Apr-2019 12:22:07 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCTrackerInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2etrk/test_stand/ots/srcs/otsdaq_mu2e_tracker/Data/Logs/ROCTrackerInterface" pattern:"ROCTrackerInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"127.0.0.1" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCTrackerInterface:  Early 30-Apr-2019 12:22:07 CDT pre-events
otsdaq_mu2e_tracker/otsdaq-mu2e-tracker/FEInterfaces/ROCTrackerInterface_interface.cc [21]	ROCTrackerInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:22:07 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [131]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:22:07 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [846]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:22:10 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [854]	............. firmware version 19041816
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:22:10 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [867]	Step 1: DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:22:20 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [912]	Step 2: DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:22:25 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [932]	Step 3: DTC0 enable CFO emulation and internal clock
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:22:25 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [980]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:22:44 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1020]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:22:44 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1042]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:22:44 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [153]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:22:44 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [161]	......... Set delay = 0, readback = 0... 
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 30-Apr-2019 12:22:44 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [188]	......... reset DTC link loss counter ... 
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:22:45 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1055]	Step 6: CFO emulation enable Event start characters and event window interval
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:22:45 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1070]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 30-Apr-2019 12:22:45 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1075]	DTC0 links OK 0xc1
%MSG
%MSG-d FE-ROCTrackerInterface-DTC0_ROC0_Tracker-DTC0_ROC0_Tracker:  Early  30-Apr-2019 12:22:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [132]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCTrackerInterface-DTC0_ROC0_Tracker-DTC0_ROC0_Tracker:  Early  30-Apr-2019 12:22:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [144]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [153]	DTC0_ROC0_TrackerStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker0	 of 10	x 34 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker0	 of 10	x 77 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker1	 of 10	x 92 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker1	 of 10	x 79 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker2	 of 10	x 2 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker2	 of 10	x 94 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker3	 of 10	x 62 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker3	 of 10	x 68 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:56 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker4	 of 10	x 7 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:56 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker4	 of 10	x 96 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:56 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker5	 of 10	x 75 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:56 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker5	 of 10	x 77 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:56 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker6	 of 10	x 96 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker6	 of 10	x 52 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker7	 of 10	x 58 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker7	 of 10	x 13 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker8	 of 10	x 99 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker8	 of 10	x 5 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker9	 of 10	x 59 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [169]	DTC0_ROC0_Tracker9	 of 10	x 9 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:22:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [190]	DTC0_ROC0_TrackerCompleted high rate check. Number of reads: 1154, firstRegCnt=584, secondRegcnt=570
%MSG
%MSG-d FE-ROCTrackerInterface-DTC0_ROC0_Tracker-DTC0_ROC0_Tracker:  Early  30-Apr-2019 12:23:36 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [203]	Starting the high rate block check... 
%MSG
%MSG-d FE-ROCTrackerInterface-DTC0_ROC0_Tracker-DTC0_ROC0_Tracker:  Early  30-Apr-2019 12:23:36 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [215]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:23:36 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [224]	DTC0_ROC0_TrackerStarting the high rate block check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:23:36 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [240]	DTC0_ROC0_Tracker0	 of 10	x 61 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 30-Apr-2019 12:23:36 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [268]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [267]	DTC0_ROC0_TrackerError caught. Check printouts!

%MSG
