[2021-09-09 09:47:05,622]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-09 09:47:05,623]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:47:05,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; ".

Peak memory: 14471168 bytes

[2021-09-09 09:47:05,842]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:47:05,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 34582528 bytes

[2021-09-09 09:47:05,928]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-09 09:47:05,928]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:47:05,945]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 6041600 bytes

[2021-09-09 09:47:05,945]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-09 11:39:50,001]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-09 11:39:50,001]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:39:50,216]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; ".

Peak memory: 14299136 bytes

[2021-09-09 11:39:50,217]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:39:50,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 34254848 bytes

[2021-09-09 11:39:50,326]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-09 11:39:50,326]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:39:52,063]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 12292096 bytes

[2021-09-09 11:39:52,064]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-09 13:10:39,180]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-09 13:10:39,180]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:10:39,435]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; ".

Peak memory: 14422016 bytes

[2021-09-09 13:10:39,436]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:10:39,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 34295808 bytes

[2021-09-09 13:10:39,519]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-09 13:10:39,519]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:10:41,271]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 12201984 bytes

[2021-09-09 13:10:41,271]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-09 14:59:08,896]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-09 14:59:08,896]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:59:08,897]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:59:08,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 34168832 bytes

[2021-09-09 14:59:08,978]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-09 14:59:08,978]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:59:10,899]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 12210176 bytes

[2021-09-09 14:59:10,899]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-09 15:28:11,985]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-09 15:28:11,985]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:28:11,985]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:28:12,096]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 34041856 bytes

[2021-09-09 15:28:12,097]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-09 15:28:12,097]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:28:14,028]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 12091392 bytes

[2021-09-09 15:28:14,029]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-09 16:06:14,318]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-09 16:06:14,318]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:06:14,318]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:06:14,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 34013184 bytes

[2021-09-09 16:06:14,402]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-09 16:06:14,403]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:06:16,326]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 12136448 bytes

[2021-09-09 16:06:16,327]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-09 16:40:55,623]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-09 16:40:55,624]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:40:55,624]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:40:55,736]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 34594816 bytes

[2021-09-09 16:40:55,737]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-09 16:40:55,737]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:40:57,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 12161024 bytes

[2021-09-09 16:40:57,692]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-09 17:17:28,237]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-09 17:17:28,237]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:17:28,237]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:17:28,348]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 34308096 bytes

[2021-09-09 17:17:28,349]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-09 17:17:28,349]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:17:30,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 12296192 bytes

[2021-09-09 17:17:30,155]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-13 23:24:00,929]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-13 23:24:00,930]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:24:00,930]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:24:01,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33812480 bytes

[2021-09-13 23:24:01,035]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-13 23:24:01,035]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:24:02,720]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-09-13 23:24:02,721]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-13 23:41:03,956]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-13 23:41:03,957]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:03,957]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:04,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33771520 bytes

[2021-09-13 23:41:04,035]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-13 23:41:04,035]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:04,052]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 6144000 bytes

[2021-09-13 23:41:04,053]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-14 08:53:10,390]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-14 08:53:10,390]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:53:10,390]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:53:10,500]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33763328 bytes

[2021-09-14 08:53:10,501]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-14 08:53:10,501]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:53:12,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 12324864 bytes

[2021-09-14 08:53:12,233]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-14 09:20:01,230]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-14 09:20:01,231]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:01,231]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:01,309]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33718272 bytes

[2021-09-14 09:20:01,310]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-14 09:20:01,310]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:01,336]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 6201344 bytes

[2021-09-14 09:20:01,336]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-15 15:27:45,479]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-15 15:27:45,480]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:27:45,480]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:27:45,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33918976 bytes

[2021-09-15 15:27:45,589]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-15 15:27:45,589]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:27:47,181]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 12439552 bytes

[2021-09-15 15:27:47,181]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-15 15:53:32,455]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-15 15:53:32,456]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:32,456]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:32,524]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33861632 bytes

[2021-09-15 15:53:32,525]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-15 15:53:32,525]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:32,550]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 5939200 bytes

[2021-09-15 15:53:32,551]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-18 13:58:25,886]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-18 13:58:25,887]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:58:25,887]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:58:25,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33787904 bytes

[2021-09-18 13:58:25,959]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-18 13:58:25,960]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:58:27,512]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11489280 bytes

[2021-09-18 13:58:27,513]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-18 16:23:07,678]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-18 16:23:07,678]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:23:07,679]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:23:07,751]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33751040 bytes

[2021-09-18 16:23:07,752]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-18 16:23:07,753]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:23:09,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11509760 bytes

[2021-09-18 16:23:09,369]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-22 08:55:43,431]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-22 08:55:43,432]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:43,432]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:43,544]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 34045952 bytes

[2021-09-22 08:55:43,545]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-22 08:55:43,545]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:44,387]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11108352 bytes

[2021-09-22 08:55:44,388]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-22 11:21:48,656]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-22 11:21:48,656]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:48,657]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:48,764]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33955840 bytes

[2021-09-22 11:21:48,765]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-22 11:21:48,765]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:50,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11644928 bytes

[2021-09-22 11:21:50,415]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-23 16:40:20,088]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-23 16:40:20,089]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:40:20,089]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:40:20,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33783808 bytes

[2021-09-23 16:40:20,160]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-23 16:40:20,161]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:40:21,775]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
balancing!
	current map manager:
		current min nodes:23
		current min depth:2
rewriting!
	current map manager:
		current min nodes:22
		current min depth:2
balancing!
	current map manager:
		current min nodes:22
		current min depth:2
rewriting!
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11382784 bytes

[2021-09-23 16:40:21,776]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-23 17:03:49,912]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-23 17:03:49,912]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:49,913]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:50,021]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33939456 bytes

[2021-09-23 17:03:50,022]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-23 17:03:50,022]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:51,602]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
balancing!
	current map manager:
		current min nodes:23
		current min depth:2
rewriting!
	current map manager:
		current min nodes:22
		current min depth:2
balancing!
	current map manager:
		current min nodes:22
		current min depth:2
rewriting!
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11489280 bytes

[2021-09-23 17:03:51,602]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-23 18:04:58,890]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-23 18:04:58,891]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:04:58,891]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:04:58,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33787904 bytes

[2021-09-23 18:04:58,960]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-23 18:04:58,961]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:05:00,565]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
balancing!
	current map manager:
		current min nodes:23
		current min depth:2
rewriting!
	current map manager:
		current min nodes:22
		current min depth:2
balancing!
	current map manager:
		current min nodes:22
		current min depth:2
rewriting!
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11399168 bytes

[2021-09-23 18:05:00,566]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-27 16:32:13,333]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-27 16:32:13,333]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:32:13,334]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:32:13,404]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33878016 bytes

[2021-09-27 16:32:13,405]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-27 16:32:13,405]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:32:15,007]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
balancing!
	current map manager:
		current min nodes:23
		current min depth:2
rewriting!
	current map manager:
		current min nodes:22
		current min depth:2
balancing!
	current map manager:
		current min nodes:22
		current min depth:2
rewriting!
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11567104 bytes

[2021-09-27 16:32:15,007]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-27 17:39:01,764]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-27 17:39:01,764]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:39:01,764]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:39:01,835]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33792000 bytes

[2021-09-27 17:39:01,836]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-27 17:39:01,836]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:39:03,411]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
balancing!
	current map manager:
		current min nodes:23
		current min depth:2
rewriting!
	current map manager:
		current min nodes:22
		current min depth:2
balancing!
	current map manager:
		current min nodes:22
		current min depth:2
rewriting!
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11632640 bytes

[2021-09-27 17:39:03,412]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-28 02:05:16,347]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-28 02:05:16,347]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:05:16,347]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:05:16,418]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33755136 bytes

[2021-09-28 02:05:16,419]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-28 02:05:16,419]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:05:17,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11661312 bytes

[2021-09-28 02:05:17,984]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-28 16:44:57,558]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-28 16:44:57,558]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:57,558]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:57,656]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33808384 bytes

[2021-09-28 16:44:57,657]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-28 16:44:57,657]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:59,247]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11509760 bytes

[2021-09-28 16:44:59,248]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-09-28 17:23:57,578]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-09-28 17:23:57,578]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:57,578]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:57,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33853440 bytes

[2021-09-28 17:23:57,649]mapper_test.py:156:[INFO]: area: 10 level: 1
[2021-09-28 17:23:57,650]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:59,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11649024 bytes

[2021-09-28 17:23:59,240]mapper_test.py:220:[INFO]: area: 10 level: 1
[2021-10-09 10:39:52,524]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-09 10:39:52,524]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:52,525]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:52,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33947648 bytes

[2021-10-09 10:39:52,596]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-09 10:39:52,596]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:52,626]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 6438912 bytes

[2021-10-09 10:39:52,627]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-09 11:22:30,069]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-09 11:22:30,069]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:30,069]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:30,141]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33787904 bytes

[2021-10-09 11:22:30,142]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-09 11:22:30,142]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:30,161]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 6639616 bytes

[2021-10-09 11:22:30,162]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-09 16:30:27,425]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-09 16:30:27,425]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:27,425]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:27,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33816576 bytes

[2021-10-09 16:30:27,500]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-09 16:30:27,500]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:28,373]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 10919936 bytes

[2021-10-09 16:30:28,373]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-09 16:47:37,149]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-09 16:47:37,149]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:37,149]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:37,221]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33869824 bytes

[2021-10-09 16:47:37,222]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-09 16:47:37,223]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:38,031]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 10936320 bytes

[2021-10-09 16:47:38,032]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-12 10:54:57,888]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-12 10:54:57,888]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:57,889]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:57,962]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33869824 bytes

[2021-10-12 10:54:57,963]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-12 10:54:57,963]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:59,684]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11288576 bytes

[2021-10-12 10:54:59,685]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-12 11:16:33,868]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-12 11:16:33,868]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:33,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:33,943]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33964032 bytes

[2021-10-12 11:16:33,944]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-12 11:16:33,944]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:33,974]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 6045696 bytes

[2021-10-12 11:16:33,975]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-12 13:30:24,961]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-12 13:30:24,961]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:30:24,961]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:30:25,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33984512 bytes

[2021-10-12 13:30:25,037]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-12 13:30:25,037]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:30:26,757]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11141120 bytes

[2021-10-12 13:30:26,757]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-12 15:01:04,763]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-12 15:01:04,764]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:01:04,764]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:01:04,873]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33628160 bytes

[2021-10-12 15:01:04,874]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-12 15:01:04,874]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:01:06,707]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
	current map manager:
		current min nodes:22
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11268096 bytes

[2021-10-12 15:01:06,707]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-12 18:45:52,053]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-12 18:45:52,053]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:45:52,053]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:45:52,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33828864 bytes

[2021-10-12 18:45:52,128]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-12 18:45:52,128]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:45:53,836]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11362304 bytes

[2021-10-12 18:45:53,836]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-18 11:39:19,525]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-18 11:39:19,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:39:19,527]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:39:19,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33910784 bytes

[2021-10-18 11:39:19,602]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-18 11:39:19,602]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:39:21,291]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11366400 bytes

[2021-10-18 11:39:21,292]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-18 12:03:18,349]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-18 12:03:18,349]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:18,349]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:18,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33955840 bytes

[2021-10-18 12:03:18,427]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-18 12:03:18,427]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:18,452]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 5849088 bytes

[2021-10-18 12:03:18,452]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-19 14:11:15,576]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-19 14:11:15,600]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:15,600]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:15,675]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33685504 bytes

[2021-10-19 14:11:15,676]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-19 14:11:15,677]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:15,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 5947392 bytes

[2021-10-19 14:11:15,692]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-22 13:30:53,350]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-22 13:30:53,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:53,350]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:53,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33824768 bytes

[2021-10-22 13:30:53,424]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-22 13:30:53,424]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:53,467]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 8941568 bytes

[2021-10-22 13:30:53,468]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-22 13:51:46,495]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-22 13:51:46,495]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:46,496]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:46,569]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33914880 bytes

[2021-10-22 13:51:46,570]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-22 13:51:46,570]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:46,636]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 8863744 bytes

[2021-10-22 13:51:46,637]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-22 14:01:36,599]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-22 14:01:36,599]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:36,600]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:36,681]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33992704 bytes

[2021-10-22 14:01:36,682]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-22 14:01:36,682]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:36,703]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 6172672 bytes

[2021-10-22 14:01:36,703]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-22 14:04:57,368]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-22 14:04:57,368]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:57,368]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:57,440]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33804288 bytes

[2021-10-22 14:04:57,441]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-22 14:04:57,441]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:57,456]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 6070272 bytes

[2021-10-22 14:04:57,457]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-23 13:29:10,076]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-23 13:29:10,076]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:29:10,077]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:29:10,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33796096 bytes

[2021-10-23 13:29:10,149]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-23 13:29:10,149]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:29:11,773]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11505664 bytes

[2021-10-23 13:29:11,773]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-24 17:40:36,748]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-24 17:40:36,748]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:40:36,749]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:40:36,858]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 34070528 bytes

[2021-10-24 17:40:36,859]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-24 17:40:36,860]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:40:38,480]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11251712 bytes

[2021-10-24 17:40:38,481]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-24 18:01:03,430]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-24 18:01:03,430]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:01:03,431]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:01:03,547]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33910784 bytes

[2021-10-24 18:01:03,548]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-24 18:01:03,548]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:01:05,155]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
	current map manager:
		current min nodes:23
		current min depth:2
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :10
score:100
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11333632 bytes

[2021-10-24 18:01:05,156]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-26 10:24:55,133]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-26 10:24:55,133]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:55,134]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:55,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33841152 bytes

[2021-10-26 10:24:55,206]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-26 10:24:55,207]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:55,232]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:3
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 5898240 bytes

[2021-10-26 10:24:55,232]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-26 10:58:42,976]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-26 10:58:42,977]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:58:42,977]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:58:43,087]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33701888 bytes

[2021-10-26 10:58:43,088]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-26 10:58:43,088]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:58:44,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11264000 bytes

[2021-10-26 10:58:44,746]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-26 11:19:54,610]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-26 11:19:54,610]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:54,611]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:54,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33783808 bytes

[2021-10-26 11:19:54,723]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-26 11:19:54,723]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:56,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11173888 bytes

[2021-10-26 11:19:56,386]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-26 12:18:01,941]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-26 12:18:01,941]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:18:01,941]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:18:02,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33730560 bytes

[2021-10-26 12:18:02,014]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-26 12:18:02,014]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:18:03,629]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 11137024 bytes

[2021-10-26 12:18:03,629]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-26 14:12:29,176]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-26 14:12:29,176]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:29,177]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:29,250]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 34070528 bytes

[2021-10-26 14:12:29,251]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-26 14:12:29,252]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:29,267]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-26 14:12:29,267]mapper_test.py:224:[INFO]: area: 10 level: 1
[2021-10-29 16:09:33,862]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-10-29 16:09:33,863]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:33,863]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:33,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33628160 bytes

[2021-10-29 16:09:33,938]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-10-29 16:09:33,938]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:33,953]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():15
		max delay       :1
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
Peak memory: 5791744 bytes

[2021-10-29 16:09:33,953]mapper_test.py:224:[INFO]: area: 15 level: 1
[2021-11-03 09:50:58,486]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-03 09:50:58,487]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:58,487]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:58,562]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33882112 bytes

[2021-11-03 09:50:58,562]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-03 09:50:58,563]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:58,589]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():15
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig_output.v
	Peak memory: 5713920 bytes

[2021-11-03 09:50:58,589]mapper_test.py:226:[INFO]: area: 15 level: 1
[2021-11-03 10:03:05,116]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-03 10:03:05,116]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:05,116]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:05,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33853440 bytes

[2021-11-03 10:03:05,193]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-03 10:03:05,193]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:05,216]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():15
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig_output.v
	Peak memory: 5713920 bytes

[2021-11-03 10:03:05,217]mapper_test.py:226:[INFO]: area: 15 level: 1
[2021-11-03 13:43:04,359]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-03 13:43:04,362]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:04,362]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:04,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33943552 bytes

[2021-11-03 13:43:04,445]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-03 13:43:04,445]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:04,462]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():15
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig_output.v
	Peak memory: 5812224 bytes

[2021-11-03 13:43:04,463]mapper_test.py:226:[INFO]: area: 15 level: 1
[2021-11-03 13:49:20,213]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-03 13:49:20,213]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:20,213]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:20,322]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33816576 bytes

[2021-11-03 13:49:20,323]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-03 13:49:20,323]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:20,343]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():15
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig_output.v
	Peak memory: 5611520 bytes

[2021-11-03 13:49:20,343]mapper_test.py:226:[INFO]: area: 15 level: 1
[2021-11-04 15:56:12,588]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-04 15:56:12,589]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:12,589]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:12,672]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33837056 bytes

[2021-11-04 15:56:12,673]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-04 15:56:12,673]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:12,700]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig_output.v
	Peak memory: 5705728 bytes

[2021-11-04 15:56:12,700]mapper_test.py:226:[INFO]: area: 10 level: 1
[2021-11-16 12:27:36,069]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-16 12:27:36,070]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:36,070]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:36,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33849344 bytes

[2021-11-16 12:27:36,146]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-16 12:27:36,146]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:36,161]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 0.000258 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 5763072 bytes

[2021-11-16 12:27:36,161]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-16 14:16:31,888]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-16 14:16:31,888]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:31,888]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:31,969]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33992704 bytes

[2021-11-16 14:16:31,970]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-16 14:16:31,970]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:31,985]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 0.000272 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 5763072 bytes

[2021-11-16 14:16:31,986]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-16 14:22:51,965]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-16 14:22:51,965]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:51,965]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:52,041]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33808384 bytes

[2021-11-16 14:22:52,042]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-16 14:22:52,043]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:52,067]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 0.000367 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 5799936 bytes

[2021-11-16 14:22:52,068]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-17 16:35:31,562]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-17 16:35:31,563]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:31,563]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:31,674]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33923072 bytes

[2021-11-17 16:35:31,675]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-17 16:35:31,675]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:31,697]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 0.000311 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 5890048 bytes

[2021-11-17 16:35:31,698]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-18 10:18:01,275]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-18 10:18:01,275]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:01,276]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:01,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33669120 bytes

[2021-11-18 10:18:01,358]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-18 10:18:01,358]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:01,384]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 0.00168 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 5713920 bytes

[2021-11-18 10:18:01,385]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-23 16:10:51,991]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-23 16:10:51,992]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:51,992]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:52,074]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33697792 bytes

[2021-11-23 16:10:52,075]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-23 16:10:52,075]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:52,098]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 0.001693 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 5709824 bytes

[2021-11-23 16:10:52,099]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-23 16:41:50,162]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-23 16:41:50,162]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:50,163]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:50,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33951744 bytes

[2021-11-23 16:41:50,244]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-23 16:41:50,245]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:50,262]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 0.001416 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-23 16:41:50,262]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-24 11:38:22,826]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-24 11:38:22,826]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:22,826]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:22,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 34140160 bytes

[2021-11-24 11:38:22,909]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-24 11:38:22,909]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:22,924]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 3.7e-05 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 5840896 bytes

[2021-11-24 11:38:22,924]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-24 12:01:37,264]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-24 12:01:37,264]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:37,264]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:37,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33755136 bytes

[2021-11-24 12:01:37,338]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-24 12:01:37,338]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:37,359]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 4.1e-05 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 5914624 bytes

[2021-11-24 12:01:37,359]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-24 12:05:13,275]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-24 12:05:13,275]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:13,275]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:13,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33923072 bytes

[2021-11-24 12:05:13,348]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-24 12:05:13,349]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:13,364]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 0.000323 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 5943296 bytes

[2021-11-24 12:05:13,365]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-24 12:10:57,812]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-24 12:10:57,812]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:57,813]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:57,886]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33595392 bytes

[2021-11-24 12:10:57,887]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-24 12:10:57,888]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:57,911]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00012 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 5275648 bytes

[2021-11-24 12:10:57,911]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-24 12:57:11,763]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-24 12:57:11,764]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:11,764]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:11,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33918976 bytes

[2021-11-24 12:57:11,842]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-24 12:57:11,842]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:11,867]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 0.000269 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 5955584 bytes

[2021-11-24 12:57:11,867]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-24 13:06:01,585]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-24 13:06:01,585]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:06:01,585]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:06:01,694]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33845248 bytes

[2021-11-24 13:06:01,695]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-24 13:06:01,695]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:06:03,325]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 0.000263 secs
Mapping time: 0.000259 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 11235328 bytes

[2021-11-24 13:06:03,325]mapper_test.py:228:[INFO]: area: 10 level: 1
[2021-11-24 13:29:18,162]mapper_test.py:79:[INFO]: run case "CM42_comb"
[2021-11-24 13:29:18,162]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:29:18,162]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:29:18,270]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      18.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
P:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
F:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
A:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
E:  Del =    1.00.  Ar =      10.0.  Edge =       40.  Cut =       47.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %
Peak memory: 33734656 bytes

[2021-11-24 13:29:18,271]mapper_test.py:160:[INFO]: area: 10 level: 1
[2021-11-24 13:29:18,271]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:29:19,945]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
Mapping time: 3.1e-05 secs
Mapping time: 2.8e-05 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v
	Peak memory: 11026432 bytes

[2021-11-24 13:29:19,946]mapper_test.py:228:[INFO]: area: 10 level: 1
