# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do AHB2AHBtop_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {AHB2AHBtop.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:23 on May 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." AHB2AHBtop.vo 
# -- Compiling module AHB2AHBtop
# -- Compiling module hard_block
# 
# Top level modules:
# 	AHB2AHBtop
# End time: 09:53:23 on May 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/wi199/OneDrive/Documentos/quartus\ tfg/AHB2AHB {C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:23 on May 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB" C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop_TB.v 
# -- Compiling module AHB2AHBtop_TB
# 
# Top level modules:
# 	AHB2AHBtop_TB
# End time: 09:53:23 on May 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  AHB2AHBtop_TB
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" AHB2AHBtop_TB 
# Start time: 09:53:23 on May 29,2024
# Loading work.AHB2AHBtop_TB
# Loading work.AHB2AHBtop
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_ram_block
# Loading fiftyfivenm_ver.fiftyfivenm_ram_register
# Loading fiftyfivenm_ver.fiftyfivenm_ram_pulse_generator
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# ** Warning: (vsim-3015) C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop_TB.v(16): [PCDPC] - Port size (8) does not match connection size (1) for port 'memos0'. The port definition is at: AHB2AHBtop.vo(40).
#    Time: 0 ps  Iteration: 0  Instance: /AHB2AHBtop_TB/DUT File: AHB2AHBtop.vo
# ** Warning: (vsim-3015) C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop_TB.v(16): [PCDPC] - Port size (8) does not match connection size (1) for port 'memos1'. The port definition is at: AHB2AHBtop.vo(41).
#    Time: 0 ps  Iteration: 0  Instance: /AHB2AHBtop_TB/DUT File: AHB2AHBtop.vo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) AHB2AHBtop.vo(6479): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /AHB2AHBtop_TB/DUT/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) AHB2AHBtop.vo(6479): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) AHB2AHBtop.vo(6502): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /AHB2AHBtop_TB/DUT/\~QUARTUS_CREATED_ADC2~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) AHB2AHBtop.vo(6502): [TFMPC] - Missing connection for port 'clk_dft'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: LGdSF  Hostname: DESKTOP-0S0LCVS  ProcessID: 11632
#           Attempting to use alternate WLF file "./wlftwybv62".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwybv62
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop_TB.v(39)
#    Time: 1020 ns  Iteration: 0  Instance: /AHB2AHBtop_TB
# Break in Module AHB2AHBtop_TB at C:/Users/wi199/OneDrive/Documentos/quartus tfg/AHB2AHB/AHB2AHBtop_TB.v line 39
# End time: 09:56:03 on May 29,2024, Elapsed time: 0:02:40
# Errors: 0, Warnings: 8
