# oc_wb_ip
Wishbone-based IP blocks from opencores.org wrapped up with SystemVerilog interfaces
