+ fud2 /home/calyx-firrtl-evaluation/benchmarks/polybench/linear-algebra-trmm.futil --to sim --through firrtl-with-primitives -s sim.data=/home/calyx-firrtl-evaluation/benchmarks/polybench/linear-algebra-trmm.futil.data -o firrtl@firrtl.exe --dir firrtl@firrtl-build --keep
[1/8] sed 's/@external([0-9]*)/ref/g' /home/calyx-firrtl-evaluation/benchmarks/polybench/linear-algebra-trmm.futil | sed 's/@external/ref/g' > partial.futil
[2/8] python3 /home/calyx/tools/firrtl/generate-testbench.py partial.futil | tee refmem_tb.sv refmem-tb-copy.sv
module TOP;

// Signals for the main module.
logic go, done, clk, reset;

// fields for memory controlled externally START
wire [3:0] A_int_addr0;
wire [3:0] A_int_addr1;
wire [31:0] A_int_write_data;
wire [31:0] A_int_read_data;
wire A_int_write_en;
wire A_int_read_en;
wire A_int_write_done;
wire A_int_read_done;

wire [3:0] B_int_addr0;
wire [3:0] B_int_addr1;
wire [31:0] B_int_write_data;
wire [31:0] B_int_read_data;
wire B_int_write_en;
wire B_int_read_en;
wire B_int_write_done;
wire B_int_read_done;

wire alpha_int_addr0;
wire [31:0] alpha_int_write_data;
wire [31:0] alpha_int_read_data;
wire alpha_int_write_en;
wire alpha_int_read_en;
wire alpha_int_write_done;
wire alpha_int_read_done;


// fields for memory controlled externally END

// Declaring memory START
seq_mem_d2 # (
    .D0_IDX_SIZE(4),
    .D1_IDX_SIZE(4),
    .D0_SIZE(8),
    .D1_SIZE(8),
    .WIDTH(32)
    ) A_int (
    .addr1(A_int_addr1),
    .addr0(A_int_addr0),
    .clk(clk),
    .read_data(A_int_read_data),
    .reset(reset),
    .write_data(A_int_write_data),
    .write_en(A_int_write_en),
    .read_en(A_int_read_en),
    .read_done(A_int_read_done),
    .write_done(A_int_write_done)
);

seq_mem_d2 # (
    .D0_IDX_SIZE(4),
    .D1_IDX_SIZE(4),
    .D0_SIZE(8),
    .D1_SIZE(12),
    .WIDTH(32)
    ) B_int (
    .addr1(B_int_addr1),
    .addr0(B_int_addr0),
    .clk(clk),
    .read_data(B_int_read_data),
    .reset(reset),
    .write_data(B_int_write_data),
    .write_en(B_int_write_en),
    .read_en(B_int_read_en),
    .read_done(B_int_read_done),
    .write_done(B_int_write_done)
);

seq_mem_d1 # (
    .IDX_SIZE(1),
    .SIZE(1),
    .WIDTH(32)
    ) alpha_int (
    .addr0(alpha_int_addr0),
    .clk(clk),
    .read_data(alpha_int_read_data),
    .reset(reset),
    .write_data(alpha_int_write_data),
    .write_en(alpha_int_write_en),
    .read_en(alpha_int_read_en),
    .read_done(alpha_int_read_done),
    .write_done(alpha_int_write_done)
);


// Declaring memory END

// Declaring main module START
main #() main (
  .go(go),
  .clk(clk),
  .reset(reset),
  .done(done),
  .A_int_addr1(A_int_addr1),
  .A_int_addr0(A_int_addr0),
  .A_int_write_data(A_int_write_data),
  .A_int_read_data(A_int_read_data),
  .A_int_write_en(A_int_write_en),
  .A_int_read_en(A_int_read_en),
  .A_int_write_done(A_int_write_done),
  .A_int_read_done(A_int_read_done),
  .B_int_addr1(B_int_addr1),
  .B_int_addr0(B_int_addr0),
  .B_int_write_data(B_int_write_data),
  .B_int_read_data(B_int_read_data),
  .B_int_write_en(B_int_write_en),
  .B_int_read_en(B_int_read_en),
  .B_int_write_done(B_int_write_done),
  .B_int_read_done(B_int_read_done),
  .alpha_int_addr0(alpha_int_addr0),
  .alpha_int_write_data(alpha_int_write_data),
  .alpha_int_read_data(alpha_int_read_data),
  .alpha_int_write_en(alpha_int_write_en),
  .alpha_int_read_en(alpha_int_read_en),
  .alpha_int_write_done(alpha_int_write_done),
  .alpha_int_read_done(alpha_int_read_done)
);
// Declaring main module END

localparam RESET_CYCLES = 3;

// Cycle counter. Make this signed to catch errors with cycle simulation
// counts.
logic signed [63:0] cycle_count;

always_ff @(posedge clk) begin
  cycle_count <= cycle_count + 1;
end

always_ff @(posedge clk) begin
  // Reset the design for a few cycles
  if (cycle_count < RESET_CYCLES) begin
    reset <= 1;
    go <= 0;
  end else begin
    reset <= 0;
    go <= 1;
  end
end

// Output location of the VCD file
string OUT;
// Disable VCD tracing
int NOTRACE;
// Maximum number of cycles to simulate
longint CYCLE_LIMIT;
// Dummy variable to track value returned by $value$plusargs
int CODE;
// Directory to read/write memory
string DATA;

initial begin
  CODE = $value$plusargs("DATA=%s", DATA);
  $display("DATA (path to meminit files): %s", DATA);
  // readmemh for each memory BEGIN
  $readmemh({DATA, "/A_int.dat"}, A_int.mem.mem);
  $readmemh({DATA, "/B_int.dat"}, B_int.mem.mem);
  $readmemh({DATA, "/alpha_int.dat"}, alpha_int.mem);

  // readmemh for each memory END
  CODE = $value$plusargs("OUT=%s", OUT);
  CODE = $value$plusargs("CYCLE_LIMIT=%d", CYCLE_LIMIT);
  if (CYCLE_LIMIT != 0) begin
    $display("cycle limit set to %d", CYCLE_LIMIT);
  end
  CODE = $value$plusargs("NOTRACE=%d", NOTRACE);
  if (NOTRACE == 0) begin
    $display("VCD tracing enabled");
    $dumpfile(OUT);
    $dumpvars(0,main);
  end else begin
    $display("VCD tracing disabled");
  end

  // Initial values
  go = 0;
  clk = 0;
  reset = 1;
  cycle_count = 0;

  forever begin
    #10 clk = ~clk;
    if (cycle_count > RESET_CYCLES && done == 1) begin
      // Subtract 1 because the cycle counter is incremented at the end of the
      // cycle.
      $display("Simulated %d cycles", cycle_count - RESET_CYCLES - 1);
      $finish;
    end else if (cycle_count != 0 && cycle_count == CYCLE_LIMIT + RESET_CYCLES) begin
      $display("reached limit of %d cycles", CYCLE_LIMIT);
      $finish;
    end
  end
end

// writememh for each memory BEGIN
final begin
    $writememh({DATA, "/A_int.out"}, A_int.mem.mem);
    $writememh({DATA, "/B_int.out"}, B_int.mem.mem);
    $writememh({DATA, "/alpha_int.out"}, alpha_int.mem);
end
// writememh for each memory END

endmodule
[3/8] /home/calyx/target/debug/calyx -l /home/calyx -b primitive-uses --synthesis partial.futil > primitive-uses.json
[4/8] /home/calyx/target/debug/calyx -l /home/calyx -b firrtl --synthesis partial.futil > partial.fir
[5/8] python3 /home/calyx/tools/firrtl/generate-firrtl-with-primitives.py partial.fir primitive-uses.json refmem-tb-copy.sv > linear-algebra-trmm.fir
[6/8] /home/firrtl/utils/bin/firrtl -i linear-algebra-trmm.fir -o linear-algebra-trmm.sv -X sverilog
[7/8] verilator linear-algebra-trmm.sv refmem_tb.sv /home/calyx/fud2/rsrc//memories.sv --trace --binary --top-module TOP -fno-inline -Mdir verilator-out
make: Entering directory '/home/calyx-firrtl-evaluation/scripts/data/generated-data/ws/linear-algebra-trmm/firrtl@firrtl-build/verilator-out'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT  -fcoroutines -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT  -fcoroutines -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT  -fcoroutines -std=gnu++14 -Os -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp
/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VTOP.cpp VTOP___024root__DepSet_hf053e249__0.cpp VTOP___024root__DepSet_hbaffbf48__0.cpp VTOP_TOP__DepSet_h165605ae__0.cpp VTOP_main__DepSet_hceaa94cb__0.cpp VTOP_seq_mem_d2__D8_DB8__DepSet_hd5a0a237__0.cpp VTOP_seq_mem_d2__D8_DBc__DepSet_h592db236__0.cpp VTOP_std_reg_32__DepSet_h1fe281ae__0.cpp VTOP_std_reg_32__DepSet_h228e5d61__0.cpp VTOP_std_mult_pipe_32__DepSet_h906d0f7c__0.cpp VTOP_std_reg_3__DepSet_h63ba2a95__0.cpp VTOP_std_reg_5__DepSet_h86e7783b__0.cpp VTOP_std_reg_1__DepSet_h7df8025b__0.cpp VTOP_std_le_4__DepSet_h65780459__0.cpp VTOP_std_add_4__DepSet_hdf43c769__0.cpp VTOP_std_reg_4__DepSet_h0096f38b__0.cpp VTOP_seq_mem_d1__I1_S1__DepSet_h734bb07a__0.cpp VTOP_seq_mem_d1__I1_S1__DepSet_h3df76d15__0.cpp VTOP_seq_mem_d1__S40_I8__DepSet_h91d2d18e__0.cpp VTOP_seq_mem_d1__S40_I8__DepSet_h9c7e8d81__0.cpp VTOP_seq_mem_d1__S60_I8__DepSet_hd61e7fbd__0.cpp VTOP_seq_mem_d1__S60_I8__DepSet_hd94a3b54__0.cpp VTOP__main.cpp VTOP__Trace__0.cpp VTOP___024root__Slow.cpp VTOP___024root__DepSet_hf053e249__0__Slow.cpp VTOP___024root__DepSet_hbaffbf48__0__Slow.cpp VTOP_TOP__Slow.cpp VTOP_TOP__DepSet_h165605ae__0__Slow.cpp VTOP_TOP__DepSet_ha900f807__0__Slow.cpp VTOP_main__Slow.cpp VTOP_main__DepSet_hceaa94cb__0__Slow.cpp VTOP_main__DepSet_hd1d650c6__0__Slow.cpp VTOP_seq_mem_d2__D8_DB8__Slow.cpp VTOP_seq_mem_d2__D8_DB8__DepSet_hd8cc7eda__0__Slow.cpp VTOP_seq_mem_d2__D8_DBc__Slow.cpp VTOP_seq_mem_d2__D8_DBc__DepSet_h64596ed9__0__Slow.cpp VTOP_std_reg_32__Slow.cpp VTOP_std_reg_32__DepSet_h228e5d61__0__Slow.cpp VTOP_std_mult_pipe_32__Slow.cpp VTOP_std_mult_pipe_32__DepSet_h9b18ec13__0__Slow.cpp VTOP_std_reg_3__Slow.cpp VTOP_std_reg_3__DepSet_h2ee6067c__0__Slow.cpp VTOP_std_reg_5__Slow.cpp VTOP_std_reg_5__DepSet_h899334d6__0__Slow.cpp VTOP_std_add_32__Slow.cpp VTOP_std_add_32__DepSet_h2632c8a1__0__Slow.cpp VTOP_std_reg_1__Slow.cpp VTOP_std_reg_1__DepSet_h40a3df36__0__Slow.cpp VTOP_std_lt_4__Slow.cpp VTOP_std_lt_4__DepSet_h033b26e6__0__Slow.cpp VTOP_std_le_4__Slow.cpp VTOP_std_le_4__DepSet_h2823e138__0__Slow.cpp VTOP_std_add_4__Slow.cpp VTOP_std_add_4__DepSet_he1efa428__0__Slow.cpp VTOP_std_reg_4__Slow.cpp VTOP_std_reg_4__DepSet_h0bc2af86__0__Slow.cpp VTOP_std_wire_1__Slow.cpp VTOP_std_wire_1__DepSet_hc61d3bfd__0__Slow.cpp VTOP_std_add_3__Slow.cpp VTOP_std_add_3__DepSet_h05144366__0__Slow.cpp VTOP_seq_mem_d1__I1_S1__Slow.cpp VTOP_seq_mem_d1__I1_S1__DepSet_h3df76d15__0__Slow.cpp VTOP_seq_mem_d1__S40_I8__Slow.cpp VTOP_seq_mem_d1__S40_I8__DepSet_h9c7e8d81__0__Slow.cpp VTOP_seq_mem_d1__S60_I8__Slow.cpp VTOP_seq_mem_d1__S60_I8__DepSet_hd94a3b54__0__Slow.cpp VTOP__Syms.cpp VTOP__Trace__0__Slow.cpp > VTOP__ALL.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT  -fcoroutines -std=gnu++14 -Os -c -o VTOP__ALL.o VTOP__ALL.cpp
echo "" > VTOP__ALL.verilator_deplist.tmp
Archive ar -rcs VTOP__ALL.a VTOP__ALL.o
g++    verilated.o verilated_vcd_c.o verilated_timing.o VTOP__ALL.a      -o VTOP
rm VTOP__ALL.verilator_deplist.tmp
make: Leaving directory '/home/calyx-firrtl-evaluation/scripts/data/generated-data/ws/linear-algebra-trmm/firrtl@firrtl-build/verilator-out'
[8/8] cp verilator-out/VTOP '../firrtl@firrtl.exe'
+ set +o xtrace
