[10:38:02.648] <TB0>     INFO: *** Welcome to pxar ***
[10:38:02.648] <TB0>     INFO: *** Today: 2016/05/27
[10:38:02.654] <TB0>     INFO: *** Version: b2a7-dirty
[10:38:02.654] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C15.dat
[10:38:02.655] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:38:02.655] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//defaultMaskFile.dat
[10:38:02.655] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters_C15.dat
[10:38:02.736] <TB0>     INFO:         clk: 4
[10:38:02.736] <TB0>     INFO:         ctr: 4
[10:38:02.736] <TB0>     INFO:         sda: 19
[10:38:02.736] <TB0>     INFO:         tin: 9
[10:38:02.736] <TB0>     INFO:         level: 15
[10:38:02.736] <TB0>     INFO:         triggerdelay: 0
[10:38:02.736] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[10:38:02.736] <TB0>     INFO: Log level: DEBUG
[10:38:02.747] <TB0>     INFO: Found DTB DTB_WWXGRB
[10:38:02.772] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[10:38:02.775] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[10:38:02.777] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[10:38:04.332] <TB0>     INFO: DUT info: 
[10:38:04.332] <TB0>     INFO: The DUT currently contains the following objects:
[10:38:04.332] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[10:38:04.332] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[10:38:04.332] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[10:38:04.332] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[10:38:04.332] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[10:38:04.332] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[10:38:04.333] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[10:38:04.334] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[10:38:04.334] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[10:38:04.334] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[10:38:04.334] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[10:38:04.334] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[10:38:04.334] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[10:38:04.334] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:38:04.334] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:38:04.347] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29728768
[10:38:04.347] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2329d70
[10:38:04.347] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x229e770
[10:38:04.347] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f35c5d94010
[10:38:04.347] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f35cbfff510
[10:38:04.347] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29794304 fPxarMemory = 0x7f35c5d94010
[10:38:04.348] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 355.3mA
[10:38:04.349] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[10:38:04.349] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 5.3 C
[10:38:04.349] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[10:38:04.750] <TB0>     INFO: enter 'restricted' command line mode
[10:38:04.750] <TB0>     INFO: enter test to run
[10:38:04.750] <TB0>     INFO:   test: FPIXTest no parameter change
[10:38:04.750] <TB0>     INFO:   running: fpixtest
[10:38:04.750] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[10:38:04.753] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[10:38:04.753] <TB0>     INFO: ######################################################################
[10:38:04.753] <TB0>     INFO: PixTestFPIXTest::doTest()
[10:38:04.753] <TB0>     INFO: ######################################################################
[10:38:04.756] <TB0>     INFO: ######################################################################
[10:38:04.757] <TB0>     INFO: PixTestPretest::doTest()
[10:38:04.757] <TB0>     INFO: ######################################################################
[10:38:04.759] <TB0>     INFO:    ----------------------------------------------------------------------
[10:38:04.759] <TB0>     INFO:    PixTestPretest::programROC() 
[10:38:04.759] <TB0>     INFO:    ----------------------------------------------------------------------
[10:38:22.622] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[10:38:22.622] <TB0>     INFO: IA differences per ROC:  18.5 16.1 16.9 18.5 17.7 17.7 16.9 17.7 18.5 16.9 18.5 18.5 17.7 16.1 17.7 16.9
[10:38:22.693] <TB0>     INFO:    ----------------------------------------------------------------------
[10:38:22.694] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[10:38:22.694] <TB0>     INFO:    ----------------------------------------------------------------------
[10:38:22.796] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 64.7812 mA
[10:38:22.898] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.8187 mA
[10:38:22.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  85 Ia 24.4188 mA
[10:38:23.099] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  84 Ia 24.4188 mA
[10:38:23.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  83 Ia 23.6188 mA
[10:38:23.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  85 Ia 24.4188 mA
[10:38:23.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  84 Ia 24.4188 mA
[10:38:23.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  83 Ia 24.4188 mA
[10:38:23.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  82 Ia 23.6188 mA
[10:38:23.704] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  84 Ia 24.4188 mA
[10:38:23.805] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  83 Ia 24.4188 mA
[10:38:23.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  82 Ia 23.6188 mA
[10:38:24.007] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  84 Ia 24.4188 mA
[10:38:24.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 20.4188 mA
[10:38:24.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana 100 Ia 24.4188 mA
[10:38:24.309] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  99 Ia 24.4188 mA
[10:38:24.410] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  98 Ia 24.4188 mA
[10:38:24.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  97 Ia 24.4188 mA
[10:38:24.611] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  96 Ia 23.6188 mA
[10:38:24.712] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  98 Ia 24.4188 mA
[10:38:24.812] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  97 Ia 24.4188 mA
[10:38:24.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  96 Ia 24.4188 mA
[10:38:25.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  95 Ia 24.4188 mA
[10:38:25.117] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  94 Ia 23.6188 mA
[10:38:25.218] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  96 Ia 24.4188 mA
[10:38:25.319] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 20.4188 mA
[10:38:25.420] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana 100 Ia 25.2188 mA
[10:38:25.521] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  94 Ia 24.4188 mA
[10:38:25.621] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  93 Ia 23.6188 mA
[10:38:25.722] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  95 Ia 24.4188 mA
[10:38:25.822] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  94 Ia 24.4188 mA
[10:38:25.923] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  93 Ia 24.4188 mA
[10:38:26.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  92 Ia 23.6188 mA
[10:38:26.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  94 Ia 24.4188 mA
[10:38:26.225] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  93 Ia 24.4188 mA
[10:38:26.326] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  92 Ia 23.6188 mA
[10:38:26.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  94 Ia 24.4188 mA
[10:38:26.531] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.8187 mA
[10:38:26.632] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  85 Ia 24.4188 mA
[10:38:26.732] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  84 Ia 24.4188 mA
[10:38:26.833] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  83 Ia 23.6188 mA
[10:38:26.935] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  85 Ia 24.4188 mA
[10:38:27.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 24.4188 mA
[10:38:27.136] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  83 Ia 23.6188 mA
[10:38:27.236] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  85 Ia 24.4188 mA
[10:38:27.337] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  84 Ia 24.4188 mA
[10:38:27.439] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  83 Ia 24.4188 mA
[10:38:27.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  82 Ia 23.6188 mA
[10:38:27.641] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  84 Ia 24.4188 mA
[10:38:27.742] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.0187 mA
[10:38:27.843] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  90 Ia 24.4188 mA
[10:38:27.944] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  89 Ia 24.4188 mA
[10:38:28.045] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  88 Ia 24.4188 mA
[10:38:28.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  87 Ia 24.4188 mA
[10:38:28.247] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  86 Ia 24.4188 mA
[10:38:28.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  85 Ia 23.6188 mA
[10:38:28.447] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  87 Ia 24.4188 mA
[10:38:28.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  86 Ia 23.6188 mA
[10:38:28.650] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  88 Ia 24.4188 mA
[10:38:28.750] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  87 Ia 24.4188 mA
[10:38:28.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  86 Ia 24.4188 mA
[10:38:28.953] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.0187 mA
[10:38:29.053] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  90 Ia 24.4188 mA
[10:38:29.154] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  89 Ia 24.4188 mA
[10:38:29.255] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  88 Ia 24.4188 mA
[10:38:29.356] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  87 Ia 24.4188 mA
[10:38:29.457] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  86 Ia 24.4188 mA
[10:38:29.557] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  85 Ia 23.6188 mA
[10:38:29.658] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  87 Ia 24.4188 mA
[10:38:29.759] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  86 Ia 24.4188 mA
[10:38:29.860] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 23.6188 mA
[10:38:29.961] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  87 Ia 24.4188 mA
[10:38:30.062] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  86 Ia 24.4188 mA
[10:38:30.163] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.0187 mA
[10:38:30.263] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  90 Ia 23.6188 mA
[10:38:30.364] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  92 Ia 24.4188 mA
[10:38:30.465] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  91 Ia 24.4188 mA
[10:38:30.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  90 Ia 24.4188 mA
[10:38:30.666] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  89 Ia 23.6188 mA
[10:38:30.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  91 Ia 24.4188 mA
[10:38:30.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  90 Ia 24.4188 mA
[10:38:30.970] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  89 Ia 23.6188 mA
[10:38:31.071] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  91 Ia 24.4188 mA
[10:38:31.172] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  90 Ia 24.4188 mA
[10:38:31.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  89 Ia 24.4188 mA
[10:38:31.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.0187 mA
[10:38:31.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  90 Ia 24.4188 mA
[10:38:31.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  89 Ia 23.6188 mA
[10:38:31.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  91 Ia 24.4188 mA
[10:38:31.777] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  90 Ia 24.4188 mA
[10:38:31.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  89 Ia 24.4188 mA
[10:38:31.979] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  88 Ia 24.4188 mA
[10:38:32.082] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  87 Ia 23.6188 mA
[10:38:32.183] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  89 Ia 24.4188 mA
[10:38:32.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  88 Ia 24.4188 mA
[10:38:32.385] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  87 Ia 23.6188 mA
[10:38:32.487] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  89 Ia 24.4188 mA
[10:38:32.588] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.8187 mA
[10:38:32.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  85 Ia 24.4188 mA
[10:38:32.790] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  84 Ia 24.4188 mA
[10:38:32.891] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  83 Ia 23.6188 mA
[10:38:32.992] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  85 Ia 24.4188 mA
[10:38:33.093] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 24.4188 mA
[10:38:33.193] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  83 Ia 23.6188 mA
[10:38:33.299] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  85 Ia 24.4188 mA
[10:38:33.400] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  84 Ia 24.4188 mA
[10:38:33.501] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  83 Ia 23.6188 mA
[10:38:33.602] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  85 Ia 24.4188 mA
[10:38:33.702] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  84 Ia 24.4188 mA
[10:38:33.804] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.0187 mA
[10:38:33.904] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  90 Ia 23.6188 mA
[10:38:34.005] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  92 Ia 24.4188 mA
[10:38:34.105] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  91 Ia 24.4188 mA
[10:38:34.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  90 Ia 23.6188 mA
[10:38:34.307] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  92 Ia 24.4188 mA
[10:38:34.408] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  91 Ia 24.4188 mA
[10:38:34.508] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  90 Ia 23.6188 mA
[10:38:34.611] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  92 Ia 24.4188 mA
[10:38:34.712] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  91 Ia 24.4188 mA
[10:38:34.813] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  90 Ia 24.4188 mA
[10:38:34.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  89 Ia 23.6188 mA
[10:38:35.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.8187 mA
[10:38:35.116] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  85 Ia 24.4188 mA
[10:38:35.217] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  84 Ia 24.4188 mA
[10:38:35.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  83 Ia 24.4188 mA
[10:38:35.418] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  82 Ia 24.4188 mA
[10:38:35.519] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  81 Ia 23.6188 mA
[10:38:35.620] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  83 Ia 24.4188 mA
[10:38:35.720] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  82 Ia 24.4188 mA
[10:38:35.821] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  81 Ia 23.6188 mA
[10:38:35.922] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  83 Ia 24.4188 mA
[10:38:36.023] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  82 Ia 24.4188 mA
[10:38:36.124] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  81 Ia 23.6188 mA
[10:38:36.225] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.8187 mA
[10:38:36.326] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  85 Ia 24.4188 mA
[10:38:36.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  84 Ia 24.4188 mA
[10:38:36.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  83 Ia 24.4188 mA
[10:38:36.629] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  82 Ia 24.4188 mA
[10:38:36.730] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  81 Ia 23.6188 mA
[10:38:36.831] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  83 Ia 24.4188 mA
[10:38:36.931] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  82 Ia 24.4188 mA
[10:38:37.032] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  81 Ia 23.6188 mA
[10:38:37.133] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  83 Ia 24.4188 mA
[10:38:37.234] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  82 Ia 23.6188 mA
[10:38:37.334] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  84 Ia 24.4188 mA
[10:38:37.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.0187 mA
[10:38:37.537] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  90 Ia 24.4188 mA
[10:38:37.638] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  89 Ia 24.4188 mA
[10:38:37.738] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  88 Ia 24.4188 mA
[10:38:37.839] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  87 Ia 24.4188 mA
[10:38:37.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  86 Ia 24.4188 mA
[10:38:38.041] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  85 Ia 23.6188 mA
[10:38:38.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  87 Ia 24.4188 mA
[10:38:38.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  86 Ia 24.4188 mA
[10:38:38.343] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 23.6188 mA
[10:38:38.444] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  87 Ia 24.4188 mA
[10:38:38.545] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  86 Ia 24.4188 mA
[10:38:38.646] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 19.6188 mA
[10:38:38.747] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana 104 Ia 24.4188 mA
[10:38:38.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana 103 Ia 24.4188 mA
[10:38:38.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana 102 Ia 24.4188 mA
[10:38:39.050] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana 101 Ia 24.4188 mA
[10:38:39.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana 100 Ia 24.4188 mA
[10:38:39.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  99 Ia 23.6188 mA
[10:38:39.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana 101 Ia 24.4188 mA
[10:38:39.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana 100 Ia 24.4188 mA
[10:38:39.556] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  99 Ia 23.6188 mA
[10:38:39.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana 101 Ia 24.4188 mA
[10:38:39.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana 100 Ia 24.4188 mA
[10:38:39.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.0187 mA
[10:38:39.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  90 Ia 24.4188 mA
[10:38:40.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  89 Ia 24.4188 mA
[10:38:40.161] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  88 Ia 24.4188 mA
[10:38:40.262] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  87 Ia 24.4188 mA
[10:38:40.362] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  86 Ia 24.4188 mA
[10:38:40.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  85 Ia 24.4188 mA
[10:38:40.563] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  84 Ia 23.6188 mA
[10:38:40.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  86 Ia 24.4188 mA
[10:38:40.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  85 Ia 24.4188 mA
[10:38:40.866] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  84 Ia 23.6188 mA
[10:38:40.966] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  86 Ia 24.4188 mA
[10:38:41.068] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.2188 mA
[10:38:41.169] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  95 Ia 25.2188 mA
[10:38:41.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  89 Ia 23.6188 mA
[10:38:41.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  91 Ia 23.6188 mA
[10:38:41.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  93 Ia 24.4188 mA
[10:38:41.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  92 Ia 24.4188 mA
[10:38:41.672] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  91 Ia 23.6188 mA
[10:38:41.774] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  93 Ia 24.4188 mA
[10:38:41.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  92 Ia 23.6188 mA
[10:38:41.975] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  94 Ia 24.4188 mA
[10:38:42.075] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  93 Ia 24.4188 mA
[10:38:42.176] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  92 Ia 23.6188 mA
[10:38:42.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  84
[10:38:42.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  96
[10:38:42.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  94
[10:38:42.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[10:38:42.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  86
[10:38:42.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  86
[10:38:42.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  89
[10:38:42.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  89
[10:38:42.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  84
[10:38:42.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  89
[10:38:42.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[10:38:42.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[10:38:42.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  86
[10:38:42.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana 100
[10:38:42.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  86
[10:38:42.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  92
[10:38:44.035] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 392.3 mA = 24.5187 mA/ROC
[10:38:44.036] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.1  20.9  20.1  20.1  20.1  20.1  20.1  20.9  20.1  20.1  20.1  20.1
[10:38:44.069] <TB0>     INFO:    ----------------------------------------------------------------------
[10:38:44.069] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[10:38:44.069] <TB0>     INFO:    ----------------------------------------------------------------------
[10:38:44.223] <TB0>     INFO: Expecting 231680 events.
[10:38:52.411] <TB0>     INFO: 231680 events read in total (7470ms).
[10:38:52.568] <TB0>     INFO: Test took 8496ms.
[10:38:52.775] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 106 and Delta(CalDel) = 63
[10:38:52.779] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 63
[10:38:52.784] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 106 and Delta(CalDel) = 60
[10:38:52.788] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 99 and Delta(CalDel) = 57
[10:38:52.791] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 93 and Delta(CalDel) = 61
[10:38:52.795] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 62
[10:38:52.798] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 95 and Delta(CalDel) = 62
[10:38:52.802] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 59
[10:38:52.806] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 108 and Delta(CalDel) = 57
[10:38:52.809] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 68
[10:38:52.814] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 78 and Delta(CalDel) = 65
[10:38:52.818] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 95 and Delta(CalDel) = 61
[10:38:52.823] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 108 and Delta(CalDel) = 60
[10:38:52.827] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 84 and Delta(CalDel) = 60
[10:38:52.830] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 109 and Delta(CalDel) = 62
[10:38:52.834] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 80 and Delta(CalDel) = 62
[10:38:52.880] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[10:38:52.916] <TB0>     INFO:    ----------------------------------------------------------------------
[10:38:52.916] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[10:38:52.916] <TB0>     INFO:    ----------------------------------------------------------------------
[10:38:53.054] <TB0>     INFO: Expecting 231680 events.
[10:39:01.298] <TB0>     INFO: 231680 events read in total (7530ms).
[10:39:01.307] <TB0>     INFO: Test took 8385ms.
[10:39:01.335] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 165 +/- 32
[10:39:01.641] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 31
[10:39:01.645] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 106 +/- 28
[10:39:01.649] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29.5
[10:39:01.654] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[10:39:01.657] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[10:39:01.661] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[10:39:01.664] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[10:39:01.668] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 109 +/- 29.5
[10:39:01.672] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 173 +/- 34
[10:39:01.675] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 31
[10:39:01.679] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[10:39:01.685] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[10:39:01.689] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[10:39:01.693] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 31.5
[10:39:01.696] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[10:39:01.735] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[10:39:01.735] <TB0>     INFO: CalDel:      165   125   106   113   134   145   143   131   109   173   156   143   128   120   128   144
[10:39:01.735] <TB0>     INFO: VthrComp:     62    57    51    56    61    55    51    51    55    51    53    53    57    51    51    51
[10:39:01.740] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C0.dat
[10:39:01.741] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C1.dat
[10:39:01.741] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C2.dat
[10:39:01.741] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C3.dat
[10:39:01.741] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C4.dat
[10:39:01.741] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C5.dat
[10:39:01.741] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C6.dat
[10:39:01.741] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C7.dat
[10:39:01.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C8.dat
[10:39:01.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C9.dat
[10:39:01.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C10.dat
[10:39:01.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C11.dat
[10:39:01.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C12.dat
[10:39:01.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C13.dat
[10:39:01.742] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C14.dat
[10:39:01.743] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C15.dat
[10:39:01.743] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:39:01.743] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:39:01.743] <TB0>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[10:39:01.743] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[10:39:01.839] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[10:39:01.839] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[10:39:01.839] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[10:39:01.839] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[10:39:01.842] <TB0>     INFO: ######################################################################
[10:39:01.842] <TB0>     INFO: PixTestTiming::doTest()
[10:39:01.842] <TB0>     INFO: ######################################################################
[10:39:01.842] <TB0>     INFO:    ----------------------------------------------------------------------
[10:39:01.842] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[10:39:01.842] <TB0>     INFO:    ----------------------------------------------------------------------
[10:39:01.842] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:39:03.743] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:39:06.015] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:39:08.289] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:39:10.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:39:12.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:39:15.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:39:17.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:39:19.667] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:39:21.942] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:39:24.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:39:26.490] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:39:28.763] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:39:31.039] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:39:33.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:39:35.585] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:39:37.858] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:39:39.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:39:40.898] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:39:42.418] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:39:43.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:39:45.463] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:39:46.983] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:39:48.503] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:39:50.022] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:39:51.544] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:39:53.064] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:39:54.583] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:39:56.103] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:39:57.623] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:39:59.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:40:00.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:40:02.182] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:40:03.705] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:40:05.226] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:40:06.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:40:08.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:40:09.788] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:40:11.310] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:40:12.832] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:40:14.352] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:40:16.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:40:18.898] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:40:21.171] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:40:23.445] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:40:25.718] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:40:27.994] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:40:30.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:40:32.542] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:40:34.820] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:40:37.095] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:40:39.370] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:40:41.646] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:40:43.921] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:40:46.194] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:40:48.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:40:50.740] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:40:53.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:40:55.288] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:40:57.561] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:40:59.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:41:02.108] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:41:04.381] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:41:06.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:41:08.930] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:41:11.207] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:41:13.481] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:41:15.757] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:41:18.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:41:20.304] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:41:22.577] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:41:24.850] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:41:27.125] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:41:29.398] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:41:31.671] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:41:33.944] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:41:36.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:41:38.492] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:41:40.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:41:43.058] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:41:45.331] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:41:49.859] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:41:51.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:41:52.898] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:41:54.422] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:41:55.941] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:41:57.461] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:41:58.981] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:42:00.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:42:02.021] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:42:05.796] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:42:09.948] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:42:13.726] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:42:17.877] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:42:22.029] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:42:25.804] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:42:29.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:42:31.289] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:42:32.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:42:34.333] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:42:35.852] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:42:37.373] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:42:38.894] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:42:40.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:42:41.936] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:42:44.209] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:42:46.483] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:42:48.757] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:42:51.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:42:53.305] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:42:55.578] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:42:57.851] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:43:00.124] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:43:02.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:43:04.676] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:43:06.950] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:43:09.223] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:43:11.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:43:13.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:43:36.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:43:39.154] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:43:41.428] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:43:43.703] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:43:45.982] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:43:48.255] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:43:50.529] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:43:52.805] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:43:55.079] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:43:57.737] <TB0>     INFO: TBM Phase Settings: 232
[10:43:57.737] <TB0>     INFO: 400MHz Phase: 2
[10:43:57.737] <TB0>     INFO: 160MHz Phase: 7
[10:43:57.737] <TB0>     INFO: Functional Phase Area: 5
[10:43:57.739] <TB0>     INFO: Test took 295897 ms.
[10:43:57.739] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[10:43:57.740] <TB0>     INFO:    ----------------------------------------------------------------------
[10:43:57.740] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[10:43:57.740] <TB0>     INFO:    ----------------------------------------------------------------------
[10:43:57.740] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[10:43:59.634] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[10:44:01.906] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[10:44:04.367] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[10:44:06.452] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[10:44:08.912] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[10:44:11.749] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[10:44:14.021] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[10:44:18.173] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[10:44:19.692] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[10:44:21.216] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[10:44:22.737] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[10:44:24.257] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[10:44:25.777] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[10:44:27.297] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[10:44:28.817] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[10:44:30.337] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[10:44:31.857] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[10:44:33.377] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[10:44:35.651] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[10:44:37.928] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[10:44:40.201] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[10:44:42.476] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[10:44:44.750] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[10:44:46.270] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[10:44:47.790] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[10:44:49.309] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[10:44:51.583] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[10:44:53.859] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[10:44:56.133] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[10:44:58.408] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[10:45:00.684] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[10:45:02.204] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[10:45:03.724] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[10:45:05.244] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[10:45:07.517] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[10:45:09.790] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[10:45:12.063] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[10:45:14.338] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[10:45:16.612] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[10:45:18.132] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[10:45:19.651] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[10:45:21.171] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[10:45:23.446] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[10:45:25.719] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[10:45:27.992] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[10:45:30.266] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[10:45:32.539] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[10:45:34.059] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[10:45:35.581] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[10:45:37.099] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[10:45:39.373] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[10:45:41.647] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[10:45:43.920] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[10:45:46.193] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[10:45:48.469] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[10:45:49.990] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[10:45:54.894] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[10:45:59.610] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[10:46:04.514] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[10:46:09.419] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[10:46:14.325] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[10:46:19.042] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[10:46:23.948] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[10:46:29.235] <TB0>     INFO: ROC Delay Settings: 228
[10:46:29.235] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[10:46:29.235] <TB0>     INFO: ROC Port 0 Delay: 4
[10:46:29.235] <TB0>     INFO: ROC Port 1 Delay: 4
[10:46:29.235] <TB0>     INFO: Functional ROC Area: 5
[10:46:29.238] <TB0>     INFO: Test took 151498 ms.
[10:46:29.238] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[10:46:29.238] <TB0>     INFO:    ----------------------------------------------------------------------
[10:46:29.238] <TB0>     INFO:    PixTestTiming::TimingTest()
[10:46:29.238] <TB0>     INFO:    ----------------------------------------------------------------------
[10:46:30.377] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4839 4838 4839 4838 4838 4839 4839 4839 e062 c000 a101 80c0 4838 4838 4838 4839 4839 4839 4839 4839 e062 c000 
[10:46:30.377] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 483a 483b 483b 483a 483b 483b 483b 483b e022 c000 a102 8000 4838 4838 4839 4839 4838 4838 4839 4839 e022 c000 
[10:46:30.378] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4838 4838 4838 4838 4838 4838 4838 4838 e022 c000 a103 8040 4838 4839 4838 4838 4838 4839 4838 4839 e022 c000 
[10:46:30.378] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[10:46:44.585] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:46:44.585] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[10:46:58.772] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:46:58.772] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[10:47:12.946] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:47:12.946] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[10:47:27.081] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:47:27.081] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[10:47:41.211] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:47:41.211] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[10:47:55.310] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:47:55.310] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[10:48:09.798] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:09.798] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[10:48:24.215] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:24.215] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[10:48:38.312] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:38.312] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[10:48:52.369] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:52.751] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:52.764] <TB0>     INFO: Decoding statistics:
[10:48:52.764] <TB0>     INFO:   General information:
[10:48:52.764] <TB0>     INFO: 	 16bit words read:         240000000
[10:48:52.764] <TB0>     INFO: 	 valid events total:       20000000
[10:48:52.764] <TB0>     INFO: 	 empty events:             20000000
[10:48:52.764] <TB0>     INFO: 	 valid events with pixels: 0
[10:48:52.764] <TB0>     INFO: 	 valid pixel hits:         0
[10:48:52.764] <TB0>     INFO:   Event errors: 	           0
[10:48:52.764] <TB0>     INFO: 	 start marker:             0
[10:48:52.764] <TB0>     INFO: 	 stop marker:              0
[10:48:52.764] <TB0>     INFO: 	 overflow:                 0
[10:48:52.764] <TB0>     INFO: 	 invalid 5bit words:       0
[10:48:52.764] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[10:48:52.764] <TB0>     INFO:   TBM errors: 		           0
[10:48:52.764] <TB0>     INFO: 	 flawed TBM headers:       0
[10:48:52.764] <TB0>     INFO: 	 flawed TBM trailers:      0
[10:48:52.764] <TB0>     INFO: 	 event ID mismatches:      0
[10:48:52.764] <TB0>     INFO:   ROC errors: 		           0
[10:48:52.764] <TB0>     INFO: 	 missing ROC header(s):    0
[10:48:52.764] <TB0>     INFO: 	 misplaced readback start: 0
[10:48:52.764] <TB0>     INFO:   Pixel decoding errors:	   0
[10:48:52.764] <TB0>     INFO: 	 pixel data incomplete:    0
[10:48:52.764] <TB0>     INFO: 	 pixel address:            0
[10:48:52.765] <TB0>     INFO: 	 pulse height fill bit:    0
[10:48:52.765] <TB0>     INFO: 	 buffer corruption:        0
[10:48:52.765] <TB0>     INFO:    ----------------------------------------------------------------------
[10:48:52.765] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[10:48:52.765] <TB0>     INFO:    ----------------------------------------------------------------------
[10:48:52.765] <TB0>     INFO:    ----------------------------------------------------------------------
[10:48:52.765] <TB0>     INFO:    Read back bit status: 1
[10:48:52.765] <TB0>     INFO:    ----------------------------------------------------------------------
[10:48:52.765] <TB0>     INFO:    ----------------------------------------------------------------------
[10:48:52.765] <TB0>     INFO:    Timings are good!
[10:48:52.765] <TB0>     INFO:    ----------------------------------------------------------------------
[10:48:52.765] <TB0>     INFO: Test took 143527 ms.
[10:48:52.765] <TB0>     INFO: PixTestTiming::TimingTest() done.
[10:48:52.765] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:48:52.765] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:48:52.765] <TB0>     INFO: PixTestTiming::doTest took 590926 ms.
[10:48:52.765] <TB0>     INFO: PixTestTiming::doTest() done
[10:48:52.765] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[10:48:52.765] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[10:48:52.765] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[10:48:52.766] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[10:48:52.766] <TB0>     INFO: Write out ROCDelayScan3_V0
[10:48:52.766] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[10:48:52.766] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[10:48:53.117] <TB0>     INFO: ######################################################################
[10:48:53.117] <TB0>     INFO: PixTestAlive::doTest()
[10:48:53.117] <TB0>     INFO: ######################################################################
[10:48:53.120] <TB0>     INFO:    ----------------------------------------------------------------------
[10:48:53.120] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:48:53.120] <TB0>     INFO:    ----------------------------------------------------------------------
[10:48:53.122] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:48:53.478] <TB0>     INFO: Expecting 41600 events.
[10:48:57.555] <TB0>     INFO: 41600 events read in total (3363ms).
[10:48:57.556] <TB0>     INFO: Test took 4434ms.
[10:48:57.564] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:57.564] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:48:57.564] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:48:57.943] <TB0>     INFO: PixTestAlive::aliveTest() done
[10:48:57.943] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:48:57.943] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:48:57.946] <TB0>     INFO:    ----------------------------------------------------------------------
[10:48:57.946] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:48:57.946] <TB0>     INFO:    ----------------------------------------------------------------------
[10:48:57.947] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:48:58.302] <TB0>     INFO: Expecting 41600 events.
[10:49:01.265] <TB0>     INFO: 41600 events read in total (2248ms).
[10:49:01.265] <TB0>     INFO: Test took 3318ms.
[10:49:01.265] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:49:01.265] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[10:49:01.265] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[10:49:01.266] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[10:49:01.669] <TB0>     INFO: PixTestAlive::maskTest() done
[10:49:01.669] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:49:01.672] <TB0>     INFO:    ----------------------------------------------------------------------
[10:49:01.672] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:49:01.672] <TB0>     INFO:    ----------------------------------------------------------------------
[10:49:01.674] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:49:02.025] <TB0>     INFO: Expecting 41600 events.
[10:49:06.100] <TB0>     INFO: 41600 events read in total (3360ms).
[10:49:06.100] <TB0>     INFO: Test took 4426ms.
[10:49:06.108] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:49:06.108] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:49:06.108] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[10:49:06.483] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[10:49:06.483] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:49:06.483] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[10:49:06.483] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[10:49:06.493] <TB0>     INFO: ######################################################################
[10:49:06.493] <TB0>     INFO: PixTestTrim::doTest()
[10:49:06.493] <TB0>     INFO: ######################################################################
[10:49:06.496] <TB0>     INFO:    ----------------------------------------------------------------------
[10:49:06.496] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[10:49:06.496] <TB0>     INFO:    ----------------------------------------------------------------------
[10:49:06.573] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[10:49:06.573] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:49:06.595] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:49:06.595] <TB0>     INFO:     run 1 of 1
[10:49:06.595] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:49:06.938] <TB0>     INFO: Expecting 5025280 events.
[10:49:51.906] <TB0>     INFO: 1402592 events read in total (44253ms).
[10:50:35.924] <TB0>     INFO: 2789456 events read in total (88271ms).
[10:51:19.073] <TB0>     INFO: 4183080 events read in total (131421ms).
[10:51:45.890] <TB0>     INFO: 5025280 events read in total (158237ms).
[10:51:45.933] <TB0>     INFO: Test took 159338ms.
[10:51:45.995] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:46.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:51:47.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:51:48.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:51:50.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:51:51.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:51:53.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:51:54.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:51:56.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:51:57.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:51:59.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:52:00.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:52:01.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:52:03.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:52:04.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:52:06.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:52:07.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:52:09.413] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232378368
[10:52:09.417] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.423 minThrLimit = 100.404 minThrNLimit = 121.44 -> result = 100.423 -> 100
[10:52:09.417] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.25 minThrLimit = 103.147 minThrNLimit = 128.792 -> result = 103.25 -> 103
[10:52:09.418] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.968 minThrLimit = 104.948 minThrNLimit = 133.399 -> result = 104.968 -> 104
[10:52:09.418] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.155 minThrLimit = 106.126 minThrNLimit = 133.915 -> result = 106.155 -> 106
[10:52:09.419] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.639 minThrLimit = 103.624 minThrNLimit = 126.281 -> result = 103.639 -> 103
[10:52:09.419] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.777 minThrLimit = 100.759 minThrNLimit = 122.404 -> result = 100.777 -> 100
[10:52:09.419] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2852 minThrLimit = 90.2556 minThrNLimit = 115.505 -> result = 90.2852 -> 90
[10:52:09.420] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0202 minThrLimit = 97.0005 minThrNLimit = 123.375 -> result = 97.0202 -> 97
[10:52:09.420] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.737 minThrLimit = 103.712 minThrNLimit = 134.708 -> result = 103.737 -> 103
[10:52:09.421] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7962 minThrLimit = 95.7466 minThrNLimit = 114.177 -> result = 95.7962 -> 95
[10:52:09.421] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.974 minThrLimit = 96.9694 minThrNLimit = 116.313 -> result = 96.974 -> 96
[10:52:09.421] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.074 minThrLimit = 100.048 minThrNLimit = 124.131 -> result = 100.074 -> 100
[10:52:09.422] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.079 minThrLimit = 103.043 minThrNLimit = 126.849 -> result = 103.079 -> 103
[10:52:09.422] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4913 minThrLimit = 88.4692 minThrNLimit = 116.725 -> result = 88.4913 -> 88
[10:52:09.423] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3922 minThrLimit = 97.3897 minThrNLimit = 123.861 -> result = 97.3922 -> 97
[10:52:09.423] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8232 minThrLimit = 87.8068 minThrNLimit = 111.459 -> result = 87.8232 -> 87
[10:52:09.423] <TB0>     INFO: ROC 0 VthrComp = 100
[10:52:09.423] <TB0>     INFO: ROC 1 VthrComp = 103
[10:52:09.423] <TB0>     INFO: ROC 2 VthrComp = 104
[10:52:09.423] <TB0>     INFO: ROC 3 VthrComp = 106
[10:52:09.424] <TB0>     INFO: ROC 4 VthrComp = 103
[10:52:09.424] <TB0>     INFO: ROC 5 VthrComp = 100
[10:52:09.424] <TB0>     INFO: ROC 6 VthrComp = 90
[10:52:09.424] <TB0>     INFO: ROC 7 VthrComp = 97
[10:52:09.424] <TB0>     INFO: ROC 8 VthrComp = 103
[10:52:09.424] <TB0>     INFO: ROC 9 VthrComp = 95
[10:52:09.424] <TB0>     INFO: ROC 10 VthrComp = 96
[10:52:09.424] <TB0>     INFO: ROC 11 VthrComp = 100
[10:52:09.424] <TB0>     INFO: ROC 12 VthrComp = 103
[10:52:09.424] <TB0>     INFO: ROC 13 VthrComp = 88
[10:52:09.424] <TB0>     INFO: ROC 14 VthrComp = 97
[10:52:09.424] <TB0>     INFO: ROC 15 VthrComp = 87
[10:52:09.425] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[10:52:09.425] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:52:09.441] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:52:09.441] <TB0>     INFO:     run 1 of 1
[10:52:09.441] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:52:09.785] <TB0>     INFO: Expecting 5025280 events.
[10:52:45.721] <TB0>     INFO: 886704 events read in total (35221ms).
[10:53:21.561] <TB0>     INFO: 1771936 events read in total (71061ms).
[10:53:56.690] <TB0>     INFO: 2654704 events read in total (106190ms).
[10:54:31.979] <TB0>     INFO: 3524784 events read in total (141479ms).
[10:55:07.218] <TB0>     INFO: 4390440 events read in total (176718ms).
[10:55:32.967] <TB0>     INFO: 5025280 events read in total (202467ms).
[10:55:33.046] <TB0>     INFO: Test took 203605ms.
[10:55:33.227] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:55:33.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:55:35.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:55:37.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:55:38.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:55:40.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:55:42.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:55:43.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:55:45.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:55:47.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:55:48.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:55:50.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:55:52.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:55:54.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:55:55.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:55:57.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:55:59.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:56:00.804] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255373312
[10:56:00.811] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.6189 for pixel 0/7 mean/min/max = 44.3695/29.9799/58.7591
[10:56:00.812] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.9044 for pixel 0/79 mean/min/max = 43.2289/29.3135/57.1444
[10:56:00.812] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.2847 for pixel 13/5 mean/min/max = 45.1773/33.0359/57.3188
[10:56:00.813] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.5691 for pixel 26/22 mean/min/max = 46.4306/32.1595/60.7017
[10:56:00.813] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.4525 for pixel 13/79 mean/min/max = 45.4995/30.5039/60.4951
[10:56:00.813] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.6656 for pixel 20/1 mean/min/max = 44.5937/31.176/58.0115
[10:56:00.814] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.2436 for pixel 37/79 mean/min/max = 44.0998/31.832/56.3677
[10:56:00.814] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.2099 for pixel 0/53 mean/min/max = 43.0755/28.7746/57.3764
[10:56:00.815] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.2207 for pixel 11/5 mean/min/max = 44.9004/31.5782/58.2226
[10:56:00.815] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.1063 for pixel 20/74 mean/min/max = 45.384/31.6357/59.1323
[10:56:00.815] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.5187 for pixel 49/12 mean/min/max = 44.7985/30.9466/58.6504
[10:56:00.816] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.1949 for pixel 0/45 mean/min/max = 43.3882/29.5051/57.2713
[10:56:00.816] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 65.0503 for pixel 11/7 mean/min/max = 47.277/28.8691/65.685
[10:56:00.816] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.6492 for pixel 0/11 mean/min/max = 44.3832/31.7529/57.0135
[10:56:00.817] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.6363 for pixel 21/0 mean/min/max = 43.7699/30.6903/56.8495
[10:56:00.817] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.317 for pixel 17/17 mean/min/max = 42.741/30.8753/54.6067
[10:56:00.817] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:56:00.950] <TB0>     INFO: Expecting 411648 events.
[10:56:08.569] <TB0>     INFO: 411648 events read in total (6904ms).
[10:56:08.574] <TB0>     INFO: Expecting 411648 events.
[10:56:16.193] <TB0>     INFO: 411648 events read in total (6947ms).
[10:56:16.201] <TB0>     INFO: Expecting 411648 events.
[10:56:23.821] <TB0>     INFO: 411648 events read in total (6951ms).
[10:56:23.832] <TB0>     INFO: Expecting 411648 events.
[10:56:31.465] <TB0>     INFO: 411648 events read in total (6972ms).
[10:56:31.480] <TB0>     INFO: Expecting 411648 events.
[10:56:38.907] <TB0>     INFO: 411648 events read in total (6777ms).
[10:56:38.924] <TB0>     INFO: Expecting 411648 events.
[10:56:46.444] <TB0>     INFO: 411648 events read in total (6859ms).
[10:56:46.462] <TB0>     INFO: Expecting 411648 events.
[10:56:53.936] <TB0>     INFO: 411648 events read in total (6815ms).
[10:56:53.958] <TB0>     INFO: Expecting 411648 events.
[10:57:01.568] <TB0>     INFO: 411648 events read in total (6958ms).
[10:57:01.592] <TB0>     INFO: Expecting 411648 events.
[10:57:09.260] <TB0>     INFO: 411648 events read in total (7019ms).
[10:57:09.286] <TB0>     INFO: Expecting 411648 events.
[10:57:16.849] <TB0>     INFO: 411648 events read in total (6918ms).
[10:57:16.879] <TB0>     INFO: Expecting 411648 events.
[10:57:24.429] <TB0>     INFO: 411648 events read in total (6899ms).
[10:57:24.460] <TB0>     INFO: Expecting 411648 events.
[10:57:31.003] <TB0>     INFO: 411648 events read in total (6895ms).
[10:57:32.036] <TB0>     INFO: Expecting 411648 events.
[10:57:39.657] <TB0>     INFO: 411648 events read in total (6979ms).
[10:57:39.693] <TB0>     INFO: Expecting 411648 events.
[10:57:47.274] <TB0>     INFO: 411648 events read in total (6944ms).
[10:57:47.315] <TB0>     INFO: Expecting 411648 events.
[10:57:54.918] <TB0>     INFO: 411648 events read in total (6973ms).
[10:57:54.962] <TB0>     INFO: Expecting 411648 events.
[10:58:02.593] <TB0>     INFO: 411648 events read in total (7003ms).
[10:58:02.643] <TB0>     INFO: Test took 121826ms.
[10:58:03.130] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6215 < 35 for itrim+1 = 95; old thr = 34.5534 ... break
[10:58:03.158] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5479 < 35 for itrim = 99; old thr = 33.5214 ... break
[10:58:03.195] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.719 < 35 for itrim+1 = 104; old thr = 34.8884 ... break
[10:58:03.242] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.414 < 35 for itrim+1 = 135; old thr = 34.6444 ... break
[10:58:03.271] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1615 < 35 for itrim = 100; old thr = 33.6123 ... break
[10:58:03.303] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2657 < 35 for itrim+1 = 93; old thr = 34.9635 ... break
[10:58:03.343] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3417 < 35 for itrim = 98; old thr = 34.5929 ... break
[10:58:03.380] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2608 < 35 for itrim+1 = 98; old thr = 34.9061 ... break
[10:58:03.427] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0101 < 35 for itrim+1 = 114; old thr = 34.7216 ... break
[10:58:03.456] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2453 < 35 for itrim = 89; old thr = 34.5506 ... break
[10:58:03.488] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3202 < 35 for itrim = 97; old thr = 33.9594 ... break
[10:58:03.529] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0352 < 35 for itrim = 103; old thr = 34.8546 ... break
[10:58:03.564] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2217 < 35 for itrim = 125; old thr = 34.0683 ... break
[10:58:03.608] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0147 < 35 for itrim = 101; old thr = 34.9843 ... break
[10:58:03.649] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.427 < 35 for itrim+1 = 91; old thr = 34.7996 ... break
[10:58:03.690] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0543 < 35 for itrim = 99; old thr = 33.9075 ... break
[10:58:03.766] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[10:58:03.777] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:58:03.777] <TB0>     INFO:     run 1 of 1
[10:58:03.777] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:58:04.121] <TB0>     INFO: Expecting 5025280 events.
[10:58:39.883] <TB0>     INFO: 867144 events read in total (35047ms).
[10:59:14.883] <TB0>     INFO: 1734112 events read in total (70047ms).
[10:59:49.904] <TB0>     INFO: 2600784 events read in total (105068ms).
[11:00:24.886] <TB0>     INFO: 3457216 events read in total (140050ms).
[11:01:00.199] <TB0>     INFO: 4309816 events read in total (175364ms).
[11:01:29.696] <TB0>     INFO: 5025280 events read in total (204860ms).
[11:01:29.782] <TB0>     INFO: Test took 206006ms.
[11:01:29.969] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:01:30.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:01:31.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:01:33.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:01:35.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:01:36.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:01:38.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:01:39.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:01:41.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:01:42.981] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:01:44.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:01:46.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:01:47.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:01:49.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:01:50.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:01:52.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:01:53.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:01:55.498] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275251200
[11:01:55.500] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.500000 .. 50.581699
[11:01:55.576] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 60 (-1/-1) hits flags = 528 (plus default)
[11:01:55.588] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:01:55.588] <TB0>     INFO:     run 1 of 1
[11:01:55.588] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:01:55.936] <TB0>     INFO: Expecting 1830400 events.
[11:02:35.653] <TB0>     INFO: 1116656 events read in total (39001ms).
[11:03:01.499] <TB0>     INFO: 1830400 events read in total (64847ms).
[11:03:01.519] <TB0>     INFO: Test took 65932ms.
[11:03:01.563] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:03:01.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:03:02.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:03:03.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:03:04.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:03:05.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:03:07.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:03:08.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:03:09.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:03:10.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:03:11.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:03:12.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:03:13.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:03:14.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:03:15.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:03:16.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:03:17.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:03:18.691] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227536896
[11:03:18.772] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.153436 .. 44.110039
[11:03:18.847] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[11:03:18.858] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:03:18.858] <TB0>     INFO:     run 1 of 1
[11:03:18.858] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:03:19.205] <TB0>     INFO: Expecting 1630720 events.
[11:04:00.772] <TB0>     INFO: 1168504 events read in total (40852ms).
[11:04:17.237] <TB0>     INFO: 1630720 events read in total (57317ms).
[11:04:17.254] <TB0>     INFO: Test took 58396ms.
[11:04:17.288] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:04:17.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:04:18.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:04:19.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:04:20.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:04:21.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:04:22.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:04:23.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:04:24.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:04:25.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:04:26.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:04:27.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:04:27.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:04:28.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:04:29.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:04:30.904] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:04:31.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:04:32.849] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 194719744
[11:04:32.929] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.333784 .. 40.329891
[11:04:33.009] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[11:04:33.020] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:04:33.020] <TB0>     INFO:     run 1 of 1
[11:04:33.021] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:04:33.385] <TB0>     INFO: Expecting 1331200 events.
[11:05:15.645] <TB0>     INFO: 1183656 events read in total (41545ms).
[11:05:21.132] <TB0>     INFO: 1331200 events read in total (47032ms).
[11:05:21.144] <TB0>     INFO: Test took 48123ms.
[11:05:21.174] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:05:21.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:05:22.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:05:23.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:05:24.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:05:24.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:05:25.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:05:26.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:05:27.764] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:05:28.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:05:29.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:05:30.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:05:31.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:05:32.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:05:33.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:05:34.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:05:35.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:05:36.147] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 207179776
[11:05:36.229] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.848451 .. 39.356933
[11:05:36.306] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 49 (-1/-1) hits flags = 528 (plus default)
[11:05:36.316] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:05:36.316] <TB0>     INFO:     run 1 of 1
[11:05:36.316] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:05:36.660] <TB0>     INFO: Expecting 1264640 events.
[11:06:19.089] <TB0>     INFO: 1191448 events read in total (41714ms).
[11:06:22.035] <TB0>     INFO: 1264640 events read in total (44660ms).
[11:06:22.045] <TB0>     INFO: Test took 45730ms.
[11:06:22.071] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:06:22.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:06:23.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:06:23.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:06:24.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:06:25.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:06:26.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:06:27.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:06:28.531] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:06:29.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:06:30.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:06:31.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:06:32.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:06:33.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:06:34.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:06:34.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:06:35.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:06:36.803] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 215547904
[11:06:36.885] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:06:36.885] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:06:36.896] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:06:36.896] <TB0>     INFO:     run 1 of 1
[11:06:36.896] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:06:37.244] <TB0>     INFO: Expecting 1364480 events.
[11:07:16.964] <TB0>     INFO: 1076432 events read in total (39005ms).
[11:07:27.800] <TB0>     INFO: 1364480 events read in total (49841ms).
[11:07:27.816] <TB0>     INFO: Test took 50921ms.
[11:07:27.854] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:07:27.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:07:28.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:07:30.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:07:31.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:07:32.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:07:33.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:07:34.347] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:07:35.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:07:36.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:07:37.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:07:38.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:07:39.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:07:40.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:07:41.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:07:42.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:07:43.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:07:44.959] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 321359872
[11:07:45.005] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C0.dat
[11:07:45.005] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C1.dat
[11:07:45.005] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C2.dat
[11:07:45.005] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C3.dat
[11:07:45.005] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C4.dat
[11:07:45.006] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C5.dat
[11:07:45.006] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C6.dat
[11:07:45.006] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C7.dat
[11:07:45.006] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C8.dat
[11:07:45.006] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C9.dat
[11:07:45.006] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C10.dat
[11:07:45.006] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C11.dat
[11:07:45.006] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C12.dat
[11:07:45.007] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C13.dat
[11:07:45.007] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C14.dat
[11:07:45.007] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C15.dat
[11:07:45.007] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C0.dat
[11:07:45.014] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C1.dat
[11:07:45.021] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C2.dat
[11:07:45.028] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C3.dat
[11:07:45.035] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C4.dat
[11:07:45.042] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C5.dat
[11:07:45.049] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C6.dat
[11:07:45.056] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C7.dat
[11:07:45.063] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C8.dat
[11:07:45.071] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C9.dat
[11:07:45.078] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C10.dat
[11:07:45.085] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C11.dat
[11:07:45.092] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C12.dat
[11:07:45.099] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C13.dat
[11:07:45.106] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C14.dat
[11:07:45.113] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C15.dat
[11:07:45.120] <TB0>     INFO: PixTestTrim::trimTest() done
[11:07:45.120] <TB0>     INFO: vtrim:      95  99 104 135 100  93  98  98 114  89  97 103 125 101  91  99 
[11:07:45.120] <TB0>     INFO: vthrcomp:  100 103 104 106 103 100  90  97 103  95  96 100 103  88  97  87 
[11:07:45.120] <TB0>     INFO: vcal mean:  35.01  34.98  35.04  35.05  35.00  35.01  35.01  34.95  34.93  34.99  35.02  34.94  35.04  35.04  34.97  35.03 
[11:07:45.120] <TB0>     INFO: vcal RMS:    0.93   0.92   0.80   0.89   0.91   0.86   0.85   0.95   0.84   0.86   0.88   0.91   0.94   0.78   0.83   0.81 
[11:07:45.120] <TB0>     INFO: bits mean:  10.01  10.38   9.48   9.70   9.68   9.83  10.66  10.75   9.75   9.65  10.07  10.37   9.73   9.64  10.24  10.75 
[11:07:45.120] <TB0>     INFO: bits RMS:    2.82   2.77   2.55   2.50   2.81   2.86   2.29   2.69   2.68   2.74   2.60   2.76   2.75   2.68   2.62   2.44 
[11:07:45.131] <TB0>     INFO:    ----------------------------------------------------------------------
[11:07:45.132] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:07:45.132] <TB0>     INFO:    ----------------------------------------------------------------------
[11:07:45.134] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:07:45.134] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:07:45.145] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:07:45.145] <TB0>     INFO:     run 1 of 1
[11:07:45.145] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:07:45.492] <TB0>     INFO: Expecting 4160000 events.
[11:08:32.564] <TB0>     INFO: 1144085 events read in total (46355ms).
[11:09:18.555] <TB0>     INFO: 2277535 events read in total (92346ms).
[11:10:03.614] <TB0>     INFO: 3399370 events read in total (137405ms).
[11:10:34.814] <TB0>     INFO: 4160000 events read in total (168605ms).
[11:10:34.878] <TB0>     INFO: Test took 169734ms.
[11:10:35.010] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:10:35.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:10:37.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:10:39.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:10:41.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:10:43.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:10:45.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:10:47.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:10:49.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:10:52.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:10:54.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:10:56.766] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:10:58.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:11:00.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:11:02.548] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:11:04.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:11:06.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:11:08.339] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263442432
[11:11:08.342] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[11:11:08.427] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[11:11:08.427] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[11:11:08.439] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:11:08.440] <TB0>     INFO:     run 1 of 1
[11:11:08.440] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:11:08.785] <TB0>     INFO: Expecting 3598400 events.
[11:11:56.804] <TB0>     INFO: 1183220 events read in total (47304ms).
[11:12:43.792] <TB0>     INFO: 2351015 events read in total (94293ms).
[11:13:30.225] <TB0>     INFO: 3511085 events read in total (140726ms).
[11:13:34.012] <TB0>     INFO: 3598400 events read in total (144512ms).
[11:13:34.074] <TB0>     INFO: Test took 145634ms.
[11:13:34.191] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:13:34.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:13:36.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:13:37.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:13:39.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:13:41.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:13:42.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:13:44.649] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:13:46.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:13:48.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:13:49.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:13:51.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:13:53.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:13:54.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:13:56.696] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:13:58.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:14:00.215] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:14:01.980] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261677056
[11:14:01.981] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:14:02.055] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:14:02.055] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:14:02.066] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:14:02.066] <TB0>     INFO:     run 1 of 1
[11:14:02.067] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:14:02.410] <TB0>     INFO: Expecting 3348800 events.
[11:14:51.639] <TB0>     INFO: 1234580 events read in total (48514ms).
[11:15:39.760] <TB0>     INFO: 2447105 events read in total (96635ms).
[11:16:16.650] <TB0>     INFO: 3348800 events read in total (133526ms).
[11:16:16.691] <TB0>     INFO: Test took 134625ms.
[11:16:16.773] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:16:16.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:16:18.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:16:20.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:16:21.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:16:23.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:16:25.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:16:26.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:16:28.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:16:30.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:16:31.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:16:33.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:16:34.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:16:36.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:16:38.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:16:39.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:16:41.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:16:43.226] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281677824
[11:16:43.227] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:16:43.301] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:16:43.301] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[11:16:43.312] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:16:43.312] <TB0>     INFO:     run 1 of 1
[11:16:43.313] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:16:43.662] <TB0>     INFO: Expecting 3390400 events.
[11:17:32.324] <TB0>     INFO: 1224375 events read in total (47947ms).
[11:18:19.870] <TB0>     INFO: 2428200 events read in total (95494ms).
[11:18:58.310] <TB0>     INFO: 3390400 events read in total (133934ms).
[11:18:58.369] <TB0>     INFO: Test took 135057ms.
[11:18:58.464] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:18:58.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:19:00.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:19:01.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:19:03.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:19:05.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:19:06.907] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:19:08.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:19:10.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:19:11.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:19:13.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:19:15.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:19:16.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:19:18.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:19:20.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:19:21.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:19:23.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:19:25.257] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315277312
[11:19:25.258] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[11:19:25.335] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[11:19:25.335] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:19:25.346] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:19:25.346] <TB0>     INFO:     run 1 of 1
[11:19:25.346] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:19:25.691] <TB0>     INFO: Expecting 3348800 events.
[11:20:15.236] <TB0>     INFO: 1232985 events read in total (48830ms).
[11:21:03.065] <TB0>     INFO: 2444110 events read in total (96660ms).
[11:21:38.861] <TB0>     INFO: 3348800 events read in total (132456ms).
[11:21:38.906] <TB0>     INFO: Test took 133561ms.
[11:21:38.990] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:21:39.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:21:40.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:21:42.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:21:44.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:21:45.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:21:47.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:21:48.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:21:50.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:21:52.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:21:53.904] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:21:55.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:21:57.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:21:58.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:22:00.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:22:02.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:22:04.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:22:05.899] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267415552
[11:22:05.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.1457, thr difference RMS: 1.48532
[11:22:05.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.83074, thr difference RMS: 1.51664
[11:22:05.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.69063, thr difference RMS: 1.67803
[11:22:05.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.59076, thr difference RMS: 1.37683
[11:22:05.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.2468, thr difference RMS: 1.28684
[11:22:05.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.75782, thr difference RMS: 1.50516
[11:22:05.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.42119, thr difference RMS: 1.27709
[11:22:05.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.46543, thr difference RMS: 1.5263
[11:22:05.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.08526, thr difference RMS: 1.80652
[11:22:05.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.889, thr difference RMS: 1.54952
[11:22:05.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.71114, thr difference RMS: 1.70234
[11:22:05.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.97137, thr difference RMS: 1.60811
[11:22:05.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.5575, thr difference RMS: 1.42282
[11:22:05.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.06182, thr difference RMS: 1.20196
[11:22:05.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.27814, thr difference RMS: 1.4157
[11:22:05.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.15858, thr difference RMS: 1.34496
[11:22:05.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.1024, thr difference RMS: 1.48539
[11:22:05.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.8108, thr difference RMS: 1.51826
[11:22:05.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.72969, thr difference RMS: 1.67831
[11:22:05.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.4246, thr difference RMS: 1.33673
[11:22:05.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.2134, thr difference RMS: 1.26333
[11:22:05.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.75623, thr difference RMS: 1.49185
[11:22:05.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.50536, thr difference RMS: 1.26686
[11:22:05.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.37323, thr difference RMS: 1.52348
[11:22:05.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.0402, thr difference RMS: 1.80576
[11:22:05.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.94997, thr difference RMS: 1.58142
[11:22:05.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.66277, thr difference RMS: 1.67856
[11:22:05.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.94445, thr difference RMS: 1.6072
[11:22:05.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.5723, thr difference RMS: 1.42723
[11:22:05.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.02102, thr difference RMS: 1.18072
[11:22:05.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.40649, thr difference RMS: 1.41306
[11:22:05.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.0803, thr difference RMS: 1.3536
[11:22:05.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.2366, thr difference RMS: 1.47797
[11:22:05.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.87054, thr difference RMS: 1.52298
[11:22:05.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.82733, thr difference RMS: 1.66461
[11:22:05.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.33846, thr difference RMS: 1.35832
[11:22:05.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.2917, thr difference RMS: 1.27127
[11:22:05.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.8543, thr difference RMS: 1.50169
[11:22:05.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.7516, thr difference RMS: 1.25081
[11:22:05.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.29994, thr difference RMS: 1.52642
[11:22:05.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.12276, thr difference RMS: 1.76982
[11:22:05.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.1511, thr difference RMS: 1.55004
[11:22:05.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.67844, thr difference RMS: 1.68716
[11:22:05.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.94919, thr difference RMS: 1.59095
[11:22:05.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.7468, thr difference RMS: 1.43759
[11:22:05.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.05802, thr difference RMS: 1.19841
[11:22:05.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.60029, thr difference RMS: 1.40033
[11:22:05.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.08423, thr difference RMS: 1.32392
[11:22:05.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.3288, thr difference RMS: 1.48556
[11:22:05.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.96637, thr difference RMS: 1.56255
[11:22:05.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.91504, thr difference RMS: 1.70652
[11:22:05.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.35077, thr difference RMS: 1.34703
[11:22:05.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.4302, thr difference RMS: 1.24913
[11:22:05.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.99876, thr difference RMS: 1.52012
[11:22:05.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.9537, thr difference RMS: 1.24708
[11:22:05.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.28664, thr difference RMS: 1.51298
[11:22:05.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.1871, thr difference RMS: 1.81472
[11:22:05.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.3114, thr difference RMS: 1.54804
[11:22:05.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.76196, thr difference RMS: 1.68575
[11:22:05.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.9292, thr difference RMS: 1.60191
[11:22:05.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.8942, thr difference RMS: 1.4451
[11:22:05.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.14847, thr difference RMS: 1.20057
[11:22:05.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.74425, thr difference RMS: 1.38576
[11:22:05.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.03229, thr difference RMS: 1.32812
[11:22:06.036] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[11:22:06.040] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1979 seconds
[11:22:06.040] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[11:22:06.820] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[11:22:06.820] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[11:22:06.824] <TB0>     INFO: ######################################################################
[11:22:06.824] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[11:22:06.824] <TB0>     INFO: ######################################################################
[11:22:06.825] <TB0>     INFO:    ----------------------------------------------------------------------
[11:22:06.825] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[11:22:06.825] <TB0>     INFO:    ----------------------------------------------------------------------
[11:22:06.825] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[11:22:06.840] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[11:22:06.840] <TB0>     INFO:     run 1 of 1
[11:22:06.840] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:22:07.217] <TB0>     INFO: Expecting 59072000 events.
[11:22:36.708] <TB0>     INFO: 1072800 events read in total (28773ms).
[11:23:04.819] <TB0>     INFO: 2141200 events read in total (56885ms).
[11:23:32.875] <TB0>     INFO: 3210600 events read in total (84940ms).
[11:24:00.788] <TB0>     INFO: 4282600 events read in total (112853ms).
[11:24:28.624] <TB0>     INFO: 5351200 events read in total (140689ms).
[11:24:57.208] <TB0>     INFO: 6421000 events read in total (169273ms).
[11:25:25.499] <TB0>     INFO: 7492600 events read in total (197564ms).
[11:25:54.277] <TB0>     INFO: 8561200 events read in total (226342ms).
[11:26:23.018] <TB0>     INFO: 9633200 events read in total (255083ms).
[11:26:51.490] <TB0>     INFO: 10702800 events read in total (283555ms).
[11:27:20.633] <TB0>     INFO: 11770800 events read in total (312698ms).
[11:27:50.498] <TB0>     INFO: 12842200 events read in total (342563ms).
[11:28:18.865] <TB0>     INFO: 13912000 events read in total (370930ms).
[11:28:47.392] <TB0>     INFO: 14981400 events read in total (399457ms).
[11:29:16.150] <TB0>     INFO: 16054000 events read in total (428215ms).
[11:29:44.598] <TB0>     INFO: 17122200 events read in total (456663ms).
[11:30:13.346] <TB0>     INFO: 18190200 events read in total (485411ms).
[11:30:41.994] <TB0>     INFO: 19263200 events read in total (514059ms).
[11:31:10.599] <TB0>     INFO: 20332000 events read in total (542664ms).
[11:31:39.167] <TB0>     INFO: 21402200 events read in total (571232ms).
[11:32:07.919] <TB0>     INFO: 22473000 events read in total (599984ms).
[11:32:36.443] <TB0>     INFO: 23541000 events read in total (628508ms).
[11:33:05.048] <TB0>     INFO: 24611000 events read in total (657114ms).
[11:33:33.853] <TB0>     INFO: 25682000 events read in total (685918ms).
[11:34:02.291] <TB0>     INFO: 26750200 events read in total (714356ms).
[11:34:30.915] <TB0>     INFO: 27819400 events read in total (742980ms).
[11:34:59.437] <TB0>     INFO: 28891200 events read in total (771502ms).
[11:35:28.082] <TB0>     INFO: 29959600 events read in total (800147ms).
[11:35:56.947] <TB0>     INFO: 31028800 events read in total (829012ms).
[11:36:25.656] <TB0>     INFO: 32099800 events read in total (857721ms).
[11:36:54.403] <TB0>     INFO: 33167800 events read in total (886468ms).
[11:37:23.224] <TB0>     INFO: 34235600 events read in total (915289ms).
[11:37:51.881] <TB0>     INFO: 35306400 events read in total (943946ms).
[11:38:20.570] <TB0>     INFO: 36375600 events read in total (972635ms).
[11:38:49.239] <TB0>     INFO: 37443600 events read in total (1001304ms).
[11:39:18.052] <TB0>     INFO: 38513400 events read in total (1030117ms).
[11:39:46.835] <TB0>     INFO: 39583400 events read in total (1058900ms).
[11:40:15.485] <TB0>     INFO: 40651600 events read in total (1087550ms).
[11:40:44.254] <TB0>     INFO: 41721200 events read in total (1116319ms).
[11:41:13.006] <TB0>     INFO: 42792000 events read in total (1145071ms).
[11:41:41.683] <TB0>     INFO: 43859600 events read in total (1173748ms).
[11:42:10.360] <TB0>     INFO: 44927200 events read in total (1202425ms).
[11:42:39.041] <TB0>     INFO: 45996000 events read in total (1231106ms).
[11:43:07.765] <TB0>     INFO: 47066400 events read in total (1259830ms).
[11:43:36.525] <TB0>     INFO: 48134000 events read in total (1288590ms).
[11:44:05.224] <TB0>     INFO: 49201400 events read in total (1317289ms).
[11:44:33.964] <TB0>     INFO: 50268800 events read in total (1346029ms).
[11:45:02.702] <TB0>     INFO: 51339600 events read in total (1374767ms).
[11:45:31.470] <TB0>     INFO: 52407200 events read in total (1403535ms).
[11:46:00.257] <TB0>     INFO: 53475000 events read in total (1432322ms).
[11:46:28.004] <TB0>     INFO: 54541400 events read in total (1461069ms).
[11:46:57.728] <TB0>     INFO: 55611200 events read in total (1489793ms).
[11:47:26.556] <TB0>     INFO: 56680600 events read in total (1518621ms).
[11:47:55.372] <TB0>     INFO: 57748000 events read in total (1547437ms).
[11:48:24.294] <TB0>     INFO: 58816200 events read in total (1576359ms).
[11:48:31.552] <TB0>     INFO: 59072000 events read in total (1583617ms).
[11:48:31.572] <TB0>     INFO: Test took 1584732ms.
[11:48:31.630] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:48:31.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:48:31.762] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:32.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:48:32.996] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:34.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:48:34.239] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:35.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:48:35.477] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:36.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:48:36.692] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:37.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:48:37.926] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:39.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:48:39.175] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:40.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:48:40.412] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:41.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:48:41.661] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:42.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:48:42.880] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:44.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:48:44.126] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:45.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:48:45.388] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:46.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:48:46.606] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:47.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:48:47.847] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:49.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:48:49.081] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:50.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:48:50.286] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:48:51.427] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501784576
[11:48:51.454] <TB0>     INFO: PixTestScurves::scurves() done 
[11:48:51.454] <TB0>     INFO: Vcal mean:  35.09  35.06  35.05  35.15  35.12  35.07  35.05  35.00  35.09  35.13  35.08  35.02  35.06  35.09  34.93  35.07 
[11:48:51.454] <TB0>     INFO: Vcal RMS:    0.80   0.80   0.66   0.74   0.79   0.72   0.72   0.85   0.70   0.73   0.75   0.79   0.83   0.65   0.70   0.67 
[11:48:51.454] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[11:48:51.527] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[11:48:51.527] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[11:48:51.527] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[11:48:51.527] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[11:48:51.527] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[11:48:51.527] <TB0>     INFO: ######################################################################
[11:48:51.527] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[11:48:51.527] <TB0>     INFO: ######################################################################
[11:48:51.530] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:48:51.874] <TB0>     INFO: Expecting 41600 events.
[11:48:55.996] <TB0>     INFO: 41600 events read in total (3391ms).
[11:48:55.996] <TB0>     INFO: Test took 4465ms.
[11:48:56.005] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:48:56.005] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:48:56.005] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:48:56.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[11:48:56.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[11:48:56.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[11:48:56.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[11:48:56.353] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:48:56.698] <TB0>     INFO: Expecting 41600 events.
[11:49:00.826] <TB0>     INFO: 41600 events read in total (3413ms).
[11:49:00.827] <TB0>     INFO: Test took 4474ms.
[11:49:00.835] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:00.835] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[11:49:00.835] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[11:49:00.839] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.605
[11:49:00.839] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.714
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 191
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.487
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.916
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,53] phvalue 173
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.341
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.257
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 174
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.764
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[11:49:00.840] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.962
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 194
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.713
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.809
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 196
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.25
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.59
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 176
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.556
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.175
[11:49:00.841] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 190
[11:49:00.842] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.356
[11:49:00.842] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 187
[11:49:00.842] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.533
[11:49:00.842] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 195
[11:49:00.842] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[11:49:00.842] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[11:49:00.842] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[11:49:00.934] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:49:01.285] <TB0>     INFO: Expecting 41600 events.
[11:49:05.457] <TB0>     INFO: 41600 events read in total (3457ms).
[11:49:05.458] <TB0>     INFO: Test took 4524ms.
[11:49:05.466] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:05.466] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[11:49:05.466] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[11:49:05.470] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[11:49:05.471] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 59minph_roc = 4
[11:49:05.471] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.0311
[11:49:05.471] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 95
[11:49:05.471] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.4152
[11:49:05.471] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 83
[11:49:05.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9433
[11:49:05.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 84
[11:49:05.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0176
[11:49:05.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[11:49:05.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9083
[11:49:05.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 63
[11:49:05.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9169
[11:49:05.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 76
[11:49:05.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.3171
[11:49:05.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 80
[11:49:05.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.7838
[11:49:05.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 93
[11:49:05.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5734
[11:49:05.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,62] phvalue 77
[11:49:05.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.7123
[11:49:05.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [13 ,30] phvalue 91
[11:49:05.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4427
[11:49:05.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 82
[11:49:05.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7222
[11:49:05.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[11:49:05.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.627
[11:49:05.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 65
[11:49:05.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.3195
[11:49:05.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 88
[11:49:05.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4044
[11:49:05.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 85
[11:49:05.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.8155
[11:49:05.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,43] phvalue 96
[11:49:05.476] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 0 0
[11:49:05.885] <TB0>     INFO: Expecting 2560 events.
[11:49:06.842] <TB0>     INFO: 2560 events read in total (242ms).
[11:49:06.842] <TB0>     INFO: Test took 1366ms.
[11:49:06.843] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:06.843] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[11:49:07.350] <TB0>     INFO: Expecting 2560 events.
[11:49:08.306] <TB0>     INFO: 2560 events read in total (241ms).
[11:49:08.307] <TB0>     INFO: Test took 1464ms.
[11:49:08.307] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:08.307] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 2 2
[11:49:08.814] <TB0>     INFO: Expecting 2560 events.
[11:49:09.771] <TB0>     INFO: 2560 events read in total (241ms).
[11:49:09.772] <TB0>     INFO: Test took 1465ms.
[11:49:09.772] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:09.772] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[11:49:10.281] <TB0>     INFO: Expecting 2560 events.
[11:49:11.237] <TB0>     INFO: 2560 events read in total (241ms).
[11:49:11.238] <TB0>     INFO: Test took 1466ms.
[11:49:11.238] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:11.238] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 4 4
[11:49:11.745] <TB0>     INFO: Expecting 2560 events.
[11:49:12.701] <TB0>     INFO: 2560 events read in total (241ms).
[11:49:12.702] <TB0>     INFO: Test took 1464ms.
[11:49:12.702] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:12.703] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 5 5
[11:49:13.209] <TB0>     INFO: Expecting 2560 events.
[11:49:14.168] <TB0>     INFO: 2560 events read in total (243ms).
[11:49:14.168] <TB0>     INFO: Test took 1465ms.
[11:49:14.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:14.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 6 6
[11:49:14.676] <TB0>     INFO: Expecting 2560 events.
[11:49:15.634] <TB0>     INFO: 2560 events read in total (243ms).
[11:49:15.634] <TB0>     INFO: Test took 1465ms.
[11:49:15.634] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:15.634] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 7 7
[11:49:16.142] <TB0>     INFO: Expecting 2560 events.
[11:49:17.098] <TB0>     INFO: 2560 events read in total (241ms).
[11:49:17.098] <TB0>     INFO: Test took 1464ms.
[11:49:17.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:17.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 62, 8 8
[11:49:17.606] <TB0>     INFO: Expecting 2560 events.
[11:49:18.565] <TB0>     INFO: 2560 events read in total (244ms).
[11:49:18.565] <TB0>     INFO: Test took 1466ms.
[11:49:18.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:18.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 13, 30, 9 9
[11:49:19.073] <TB0>     INFO: Expecting 2560 events.
[11:49:20.031] <TB0>     INFO: 2560 events read in total (243ms).
[11:49:20.032] <TB0>     INFO: Test took 1466ms.
[11:49:20.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:20.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 10 10
[11:49:20.540] <TB0>     INFO: Expecting 2560 events.
[11:49:21.498] <TB0>     INFO: 2560 events read in total (243ms).
[11:49:21.499] <TB0>     INFO: Test took 1467ms.
[11:49:21.499] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:21.499] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[11:49:22.006] <TB0>     INFO: Expecting 2560 events.
[11:49:22.962] <TB0>     INFO: 2560 events read in total (241ms).
[11:49:22.965] <TB0>     INFO: Test took 1466ms.
[11:49:22.965] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:22.966] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 12 12
[11:49:23.470] <TB0>     INFO: Expecting 2560 events.
[11:49:24.428] <TB0>     INFO: 2560 events read in total (243ms).
[11:49:24.428] <TB0>     INFO: Test took 1462ms.
[11:49:24.428] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:24.428] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 13 13
[11:49:24.936] <TB0>     INFO: Expecting 2560 events.
[11:49:25.893] <TB0>     INFO: 2560 events read in total (242ms).
[11:49:25.894] <TB0>     INFO: Test took 1466ms.
[11:49:25.894] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:25.894] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 14 14
[11:49:26.401] <TB0>     INFO: Expecting 2560 events.
[11:49:27.359] <TB0>     INFO: 2560 events read in total (243ms).
[11:49:27.359] <TB0>     INFO: Test took 1465ms.
[11:49:27.359] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:27.359] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 43, 15 15
[11:49:27.867] <TB0>     INFO: Expecting 2560 events.
[11:49:28.824] <TB0>     INFO: 2560 events read in total (242ms).
[11:49:28.824] <TB0>     INFO: Test took 1465ms.
[11:49:28.824] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC5
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC9
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[11:49:28.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[11:49:28.828] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:49:29.334] <TB0>     INFO: Expecting 655360 events.
[11:49:41.204] <TB0>     INFO: 655360 events read in total (11155ms).
[11:49:41.216] <TB0>     INFO: Expecting 655360 events.
[11:49:52.833] <TB0>     INFO: 655360 events read in total (11045ms).
[11:49:52.848] <TB0>     INFO: Expecting 655360 events.
[11:50:04.551] <TB0>     INFO: 655360 events read in total (11135ms).
[11:50:04.571] <TB0>     INFO: Expecting 655360 events.
[11:50:16.085] <TB0>     INFO: 655360 events read in total (10953ms).
[11:50:16.109] <TB0>     INFO: Expecting 655360 events.
[11:50:27.708] <TB0>     INFO: 655360 events read in total (11041ms).
[11:50:27.738] <TB0>     INFO: Expecting 655360 events.
[11:50:39.464] <TB0>     INFO: 655360 events read in total (11185ms).
[11:50:39.498] <TB0>     INFO: Expecting 655360 events.
[11:50:51.031] <TB0>     INFO: 655360 events read in total (10984ms).
[11:50:51.066] <TB0>     INFO: Expecting 655360 events.
[11:51:02.800] <TB0>     INFO: 655360 events read in total (11187ms).
[11:51:02.841] <TB0>     INFO: Expecting 655360 events.
[11:51:14.454] <TB0>     INFO: 655360 events read in total (11071ms).
[11:51:14.499] <TB0>     INFO: Expecting 655360 events.
[11:51:26.144] <TB0>     INFO: 655360 events read in total (11108ms).
[11:51:26.196] <TB0>     INFO: Expecting 655360 events.
[11:51:37.917] <TB0>     INFO: 655360 events read in total (11194ms).
[11:51:37.971] <TB0>     INFO: Expecting 655360 events.
[11:51:49.539] <TB0>     INFO: 655360 events read in total (11041ms).
[11:51:49.597] <TB0>     INFO: Expecting 655360 events.
[11:52:01.392] <TB0>     INFO: 655360 events read in total (11268ms).
[11:52:01.457] <TB0>     INFO: Expecting 655360 events.
[11:52:13.141] <TB0>     INFO: 655360 events read in total (11157ms).
[11:52:13.208] <TB0>     INFO: Expecting 655360 events.
[11:52:24.926] <TB0>     INFO: 655360 events read in total (11192ms).
[11:52:24.001] <TB0>     INFO: Expecting 655360 events.
[11:52:36.563] <TB0>     INFO: 655360 events read in total (11036ms).
[11:52:36.644] <TB0>     INFO: Test took 187816ms.
[11:52:36.740] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:52:37.045] <TB0>     INFO: Expecting 655360 events.
[11:52:48.798] <TB0>     INFO: 655360 events read in total (11038ms).
[11:52:48.809] <TB0>     INFO: Expecting 655360 events.
[11:53:00.391] <TB0>     INFO: 655360 events read in total (11018ms).
[11:53:00.406] <TB0>     INFO: Expecting 655360 events.
[11:53:11.964] <TB0>     INFO: 655360 events read in total (10995ms).
[11:53:11.984] <TB0>     INFO: Expecting 655360 events.
[11:53:23.695] <TB0>     INFO: 655360 events read in total (11150ms).
[11:53:23.723] <TB0>     INFO: Expecting 655360 events.
[11:53:35.263] <TB0>     INFO: 655360 events read in total (10986ms).
[11:53:35.290] <TB0>     INFO: Expecting 655360 events.
[11:53:46.978] <TB0>     INFO: 655360 events read in total (11131ms).
[11:53:47.014] <TB0>     INFO: Expecting 655360 events.
[11:53:58.619] <TB0>     INFO: 655360 events read in total (11061ms).
[11:53:58.655] <TB0>     INFO: Expecting 655360 events.
[11:54:10.401] <TB0>     INFO: 655360 events read in total (11198ms).
[11:54:10.442] <TB0>     INFO: Expecting 655360 events.
[11:54:22.044] <TB0>     INFO: 655360 events read in total (11059ms).
[11:54:22.091] <TB0>     INFO: Expecting 655360 events.
[11:54:33.671] <TB0>     INFO: 655360 events read in total (11052ms).
[11:54:33.721] <TB0>     INFO: Expecting 655360 events.
[11:54:45.406] <TB0>     INFO: 655360 events read in total (11152ms).
[11:54:45.460] <TB0>     INFO: Expecting 655360 events.
[11:54:57.137] <TB0>     INFO: 655360 events read in total (11150ms).
[11:54:57.194] <TB0>     INFO: Expecting 655360 events.
[11:55:08.841] <TB0>     INFO: 655360 events read in total (11120ms).
[11:55:08.903] <TB0>     INFO: Expecting 655360 events.
[11:55:20.522] <TB0>     INFO: 655360 events read in total (11093ms).
[11:55:20.592] <TB0>     INFO: Expecting 655360 events.
[11:55:32.219] <TB0>     INFO: 655360 events read in total (11101ms).
[11:55:32.290] <TB0>     INFO: Expecting 655360 events.
[11:55:43.859] <TB0>     INFO: 655360 events read in total (11041ms).
[11:55:43.942] <TB0>     INFO: Test took 187202ms.
[11:55:44.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[11:55:44.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[11:55:44.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[11:55:44.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[11:55:44.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[11:55:44.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[11:55:44.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[11:55:44.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[11:55:44.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[11:55:44.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[11:55:44.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.121] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[11:55:44.121] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.121] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[11:55:44.121] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[11:55:44.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[11:55:44.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[11:55:44.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:55:44.123] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[11:55:44.123] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.130] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.138] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.145] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.153] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.160] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.168] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.175] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.183] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.190] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.197] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.205] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.213] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.221] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.230] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.238] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:55:44.247] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[11:55:44.282] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C0.dat
[11:55:44.282] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C1.dat
[11:55:44.282] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C2.dat
[11:55:44.282] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C3.dat
[11:55:44.283] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C4.dat
[11:55:44.283] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C5.dat
[11:55:44.283] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C6.dat
[11:55:44.283] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C7.dat
[11:55:44.283] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C8.dat
[11:55:44.283] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C9.dat
[11:55:44.283] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C10.dat
[11:55:44.283] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C11.dat
[11:55:44.284] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C12.dat
[11:55:44.284] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C13.dat
[11:55:44.284] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C14.dat
[11:55:44.284] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C15.dat
[11:55:44.634] <TB0>     INFO: Expecting 41600 events.
[11:55:48.454] <TB0>     INFO: 41600 events read in total (3105ms).
[11:55:48.455] <TB0>     INFO: Test took 4167ms.
[11:55:49.106] <TB0>     INFO: Expecting 41600 events.
[11:55:52.934] <TB0>     INFO: 41600 events read in total (3113ms).
[11:55:52.935] <TB0>     INFO: Test took 4176ms.
[11:55:53.587] <TB0>     INFO: Expecting 41600 events.
[11:55:57.436] <TB0>     INFO: 41600 events read in total (3134ms).
[11:55:57.436] <TB0>     INFO: Test took 4195ms.
[11:55:57.740] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:55:57.873] <TB0>     INFO: Expecting 2560 events.
[11:55:58.829] <TB0>     INFO: 2560 events read in total (241ms).
[11:55:58.830] <TB0>     INFO: Test took 1090ms.
[11:55:58.832] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:55:59.339] <TB0>     INFO: Expecting 2560 events.
[11:56:00.297] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:00.297] <TB0>     INFO: Test took 1465ms.
[11:56:00.299] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:00.806] <TB0>     INFO: Expecting 2560 events.
[11:56:01.762] <TB0>     INFO: 2560 events read in total (242ms).
[11:56:01.763] <TB0>     INFO: Test took 1464ms.
[11:56:01.765] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:02.271] <TB0>     INFO: Expecting 2560 events.
[11:56:03.229] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:03.230] <TB0>     INFO: Test took 1465ms.
[11:56:03.233] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:03.739] <TB0>     INFO: Expecting 2560 events.
[11:56:04.696] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:04.696] <TB0>     INFO: Test took 1463ms.
[11:56:04.698] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:05.205] <TB0>     INFO: Expecting 2560 events.
[11:56:06.163] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:06.164] <TB0>     INFO: Test took 1466ms.
[11:56:06.167] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:06.672] <TB0>     INFO: Expecting 2560 events.
[11:56:07.630] <TB0>     INFO: 2560 events read in total (242ms).
[11:56:07.630] <TB0>     INFO: Test took 1463ms.
[11:56:07.634] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:08.140] <TB0>     INFO: Expecting 2560 events.
[11:56:09.099] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:09.099] <TB0>     INFO: Test took 1465ms.
[11:56:09.103] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:09.608] <TB0>     INFO: Expecting 2560 events.
[11:56:10.566] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:10.566] <TB0>     INFO: Test took 1463ms.
[11:56:10.569] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:11.075] <TB0>     INFO: Expecting 2560 events.
[11:56:12.033] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:12.034] <TB0>     INFO: Test took 1465ms.
[11:56:12.036] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:12.543] <TB0>     INFO: Expecting 2560 events.
[11:56:13.503] <TB0>     INFO: 2560 events read in total (245ms).
[11:56:13.503] <TB0>     INFO: Test took 1467ms.
[11:56:13.505] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:14.012] <TB0>     INFO: Expecting 2560 events.
[11:56:14.970] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:14.971] <TB0>     INFO: Test took 1466ms.
[11:56:14.975] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:15.478] <TB0>     INFO: Expecting 2560 events.
[11:56:16.437] <TB0>     INFO: 2560 events read in total (244ms).
[11:56:16.438] <TB0>     INFO: Test took 1464ms.
[11:56:16.441] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:16.947] <TB0>     INFO: Expecting 2560 events.
[11:56:17.903] <TB0>     INFO: 2560 events read in total (241ms).
[11:56:17.904] <TB0>     INFO: Test took 1463ms.
[11:56:17.906] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:18.413] <TB0>     INFO: Expecting 2560 events.
[11:56:19.371] <TB0>     INFO: 2560 events read in total (244ms).
[11:56:19.371] <TB0>     INFO: Test took 1465ms.
[11:56:19.373] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:19.879] <TB0>     INFO: Expecting 2560 events.
[11:56:20.838] <TB0>     INFO: 2560 events read in total (244ms).
[11:56:20.838] <TB0>     INFO: Test took 1465ms.
[11:56:20.841] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:21.347] <TB0>     INFO: Expecting 2560 events.
[11:56:22.307] <TB0>     INFO: 2560 events read in total (245ms).
[11:56:22.307] <TB0>     INFO: Test took 1466ms.
[11:56:22.311] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:22.815] <TB0>     INFO: Expecting 2560 events.
[11:56:23.774] <TB0>     INFO: 2560 events read in total (244ms).
[11:56:23.775] <TB0>     INFO: Test took 1464ms.
[11:56:23.777] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:24.283] <TB0>     INFO: Expecting 2560 events.
[11:56:25.240] <TB0>     INFO: 2560 events read in total (242ms).
[11:56:25.241] <TB0>     INFO: Test took 1464ms.
[11:56:25.243] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:25.749] <TB0>     INFO: Expecting 2560 events.
[11:56:26.707] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:26.708] <TB0>     INFO: Test took 1465ms.
[11:56:26.710] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:27.215] <TB0>     INFO: Expecting 2560 events.
[11:56:28.173] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:28.174] <TB0>     INFO: Test took 1464ms.
[11:56:28.177] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:28.682] <TB0>     INFO: Expecting 2560 events.
[11:56:29.640] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:29.641] <TB0>     INFO: Test took 1464ms.
[11:56:29.645] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:30.150] <TB0>     INFO: Expecting 2560 events.
[11:56:31.107] <TB0>     INFO: 2560 events read in total (242ms).
[11:56:31.108] <TB0>     INFO: Test took 1464ms.
[11:56:31.111] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:31.616] <TB0>     INFO: Expecting 2560 events.
[11:56:32.574] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:32.575] <TB0>     INFO: Test took 1464ms.
[11:56:32.577] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:33.083] <TB0>     INFO: Expecting 2560 events.
[11:56:34.042] <TB0>     INFO: 2560 events read in total (244ms).
[11:56:34.043] <TB0>     INFO: Test took 1466ms.
[11:56:34.044] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:34.551] <TB0>     INFO: Expecting 2560 events.
[11:56:35.511] <TB0>     INFO: 2560 events read in total (245ms).
[11:56:35.512] <TB0>     INFO: Test took 1468ms.
[11:56:35.515] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:36.022] <TB0>     INFO: Expecting 2560 events.
[11:56:36.981] <TB0>     INFO: 2560 events read in total (244ms).
[11:56:36.981] <TB0>     INFO: Test took 1466ms.
[11:56:36.983] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:37.490] <TB0>     INFO: Expecting 2560 events.
[11:56:38.448] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:38.448] <TB0>     INFO: Test took 1465ms.
[11:56:38.450] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:38.956] <TB0>     INFO: Expecting 2560 events.
[11:56:39.914] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:39.914] <TB0>     INFO: Test took 1464ms.
[11:56:39.917] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:40.423] <TB0>     INFO: Expecting 2560 events.
[11:56:41.381] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:41.381] <TB0>     INFO: Test took 1464ms.
[11:56:41.385] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:41.893] <TB0>     INFO: Expecting 2560 events.
[11:56:42.851] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:42.852] <TB0>     INFO: Test took 1467ms.
[11:56:42.854] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:43.360] <TB0>     INFO: Expecting 2560 events.
[11:56:44.318] <TB0>     INFO: 2560 events read in total (243ms).
[11:56:44.318] <TB0>     INFO: Test took 1464ms.
[11:56:45.344] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[11:56:45.344] <TB0>     INFO: PH scale (per ROC):    67  78  77  70  73  67  78  79  79  76  69  70  64  88  80  83
[11:56:45.344] <TB0>     INFO: PH offset (per ROC):  161 165 166 181 189 176 170 158 173 162 173 175 191 157 162 152
[11:56:45.519] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[11:56:45.522] <TB0>     INFO: ######################################################################
[11:56:45.522] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[11:56:45.522] <TB0>     INFO: ######################################################################
[11:56:45.522] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[11:56:45.535] <TB0>     INFO: scanning low vcal = 10
[11:56:45.877] <TB0>     INFO: Expecting 41600 events.
[11:56:49.605] <TB0>     INFO: 41600 events read in total (3011ms).
[11:56:49.605] <TB0>     INFO: Test took 4070ms.
[11:56:49.607] <TB0>     INFO: scanning low vcal = 20
[11:56:50.113] <TB0>     INFO: Expecting 41600 events.
[11:56:53.829] <TB0>     INFO: 41600 events read in total (3001ms).
[11:56:53.829] <TB0>     INFO: Test took 4222ms.
[11:56:53.831] <TB0>     INFO: scanning low vcal = 30
[11:56:54.338] <TB0>     INFO: Expecting 41600 events.
[11:56:58.064] <TB0>     INFO: 41600 events read in total (3011ms).
[11:56:58.065] <TB0>     INFO: Test took 4234ms.
[11:56:58.066] <TB0>     INFO: scanning low vcal = 40
[11:56:58.569] <TB0>     INFO: Expecting 41600 events.
[11:57:02.810] <TB0>     INFO: 41600 events read in total (3526ms).
[11:57:02.813] <TB0>     INFO: Test took 4747ms.
[11:57:02.816] <TB0>     INFO: scanning low vcal = 50
[11:57:03.232] <TB0>     INFO: Expecting 41600 events.
[11:57:07.470] <TB0>     INFO: 41600 events read in total (3523ms).
[11:57:07.470] <TB0>     INFO: Test took 4653ms.
[11:57:07.473] <TB0>     INFO: scanning low vcal = 60
[11:57:07.893] <TB0>     INFO: Expecting 41600 events.
[11:57:12.158] <TB0>     INFO: 41600 events read in total (3550ms).
[11:57:12.158] <TB0>     INFO: Test took 4685ms.
[11:57:12.162] <TB0>     INFO: scanning low vcal = 70
[11:57:12.583] <TB0>     INFO: Expecting 41600 events.
[11:57:16.836] <TB0>     INFO: 41600 events read in total (3537ms).
[11:57:16.837] <TB0>     INFO: Test took 4675ms.
[11:57:16.842] <TB0>     INFO: scanning low vcal = 80
[11:57:17.264] <TB0>     INFO: Expecting 41600 events.
[11:57:21.519] <TB0>     INFO: 41600 events read in total (3540ms).
[11:57:21.520] <TB0>     INFO: Test took 4678ms.
[11:57:21.523] <TB0>     INFO: scanning low vcal = 90
[11:57:21.949] <TB0>     INFO: Expecting 41600 events.
[11:57:26.187] <TB0>     INFO: 41600 events read in total (3523ms).
[11:57:26.188] <TB0>     INFO: Test took 4665ms.
[11:57:26.192] <TB0>     INFO: scanning low vcal = 100
[11:57:26.615] <TB0>     INFO: Expecting 41600 events.
[11:57:30.002] <TB0>     INFO: 41600 events read in total (3672ms).
[11:57:30.002] <TB0>     INFO: Test took 4810ms.
[11:57:31.005] <TB0>     INFO: scanning low vcal = 110
[11:57:31.424] <TB0>     INFO: Expecting 41600 events.
[11:57:35.674] <TB0>     INFO: 41600 events read in total (3535ms).
[11:57:35.674] <TB0>     INFO: Test took 4668ms.
[11:57:35.677] <TB0>     INFO: scanning low vcal = 120
[11:57:36.101] <TB0>     INFO: Expecting 41600 events.
[11:57:40.348] <TB0>     INFO: 41600 events read in total (3533ms).
[11:57:40.350] <TB0>     INFO: Test took 4673ms.
[11:57:40.354] <TB0>     INFO: scanning low vcal = 130
[11:57:40.777] <TB0>     INFO: Expecting 41600 events.
[11:57:45.032] <TB0>     INFO: 41600 events read in total (3540ms).
[11:57:45.033] <TB0>     INFO: Test took 4679ms.
[11:57:45.036] <TB0>     INFO: scanning low vcal = 140
[11:57:45.460] <TB0>     INFO: Expecting 41600 events.
[11:57:49.719] <TB0>     INFO: 41600 events read in total (3544ms).
[11:57:49.721] <TB0>     INFO: Test took 4685ms.
[11:57:49.724] <TB0>     INFO: scanning low vcal = 150
[11:57:50.144] <TB0>     INFO: Expecting 41600 events.
[11:57:54.386] <TB0>     INFO: 41600 events read in total (3527ms).
[11:57:54.387] <TB0>     INFO: Test took 4663ms.
[11:57:54.390] <TB0>     INFO: scanning low vcal = 160
[11:57:54.812] <TB0>     INFO: Expecting 41600 events.
[11:57:59.065] <TB0>     INFO: 41600 events read in total (3538ms).
[11:57:59.066] <TB0>     INFO: Test took 4676ms.
[11:57:59.069] <TB0>     INFO: scanning low vcal = 170
[11:57:59.491] <TB0>     INFO: Expecting 41600 events.
[11:58:03.739] <TB0>     INFO: 41600 events read in total (3533ms).
[11:58:03.739] <TB0>     INFO: Test took 4670ms.
[11:58:03.744] <TB0>     INFO: scanning low vcal = 180
[11:58:04.167] <TB0>     INFO: Expecting 41600 events.
[11:58:08.416] <TB0>     INFO: 41600 events read in total (3534ms).
[11:58:08.417] <TB0>     INFO: Test took 4672ms.
[11:58:08.420] <TB0>     INFO: scanning low vcal = 190
[11:58:08.840] <TB0>     INFO: Expecting 41600 events.
[11:58:13.118] <TB0>     INFO: 41600 events read in total (3563ms).
[11:58:13.119] <TB0>     INFO: Test took 4699ms.
[11:58:13.122] <TB0>     INFO: scanning low vcal = 200
[11:58:13.540] <TB0>     INFO: Expecting 41600 events.
[11:58:17.806] <TB0>     INFO: 41600 events read in total (3552ms).
[11:58:17.806] <TB0>     INFO: Test took 4684ms.
[11:58:17.810] <TB0>     INFO: scanning low vcal = 210
[11:58:18.228] <TB0>     INFO: Expecting 41600 events.
[11:58:22.466] <TB0>     INFO: 41600 events read in total (3523ms).
[11:58:22.467] <TB0>     INFO: Test took 4657ms.
[11:58:22.471] <TB0>     INFO: scanning low vcal = 220
[11:58:22.893] <TB0>     INFO: Expecting 41600 events.
[11:58:27.161] <TB0>     INFO: 41600 events read in total (3553ms).
[11:58:27.162] <TB0>     INFO: Test took 4691ms.
[11:58:27.165] <TB0>     INFO: scanning low vcal = 230
[11:58:27.589] <TB0>     INFO: Expecting 41600 events.
[11:58:31.836] <TB0>     INFO: 41600 events read in total (3532ms).
[11:58:31.836] <TB0>     INFO: Test took 4671ms.
[11:58:31.841] <TB0>     INFO: scanning low vcal = 240
[11:58:32.264] <TB0>     INFO: Expecting 41600 events.
[11:58:36.506] <TB0>     INFO: 41600 events read in total (3527ms).
[11:58:36.507] <TB0>     INFO: Test took 4666ms.
[11:58:36.510] <TB0>     INFO: scanning low vcal = 250
[11:58:36.933] <TB0>     INFO: Expecting 41600 events.
[11:58:41.186] <TB0>     INFO: 41600 events read in total (3539ms).
[11:58:41.187] <TB0>     INFO: Test took 4677ms.
[11:58:41.191] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[11:58:41.612] <TB0>     INFO: Expecting 41600 events.
[11:58:45.881] <TB0>     INFO: 41600 events read in total (3553ms).
[11:58:45.882] <TB0>     INFO: Test took 4690ms.
[11:58:45.885] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[11:58:46.311] <TB0>     INFO: Expecting 41600 events.
[11:58:50.563] <TB0>     INFO: 41600 events read in total (3537ms).
[11:58:50.564] <TB0>     INFO: Test took 4679ms.
[11:58:50.567] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[11:58:50.986] <TB0>     INFO: Expecting 41600 events.
[11:58:55.222] <TB0>     INFO: 41600 events read in total (3521ms).
[11:58:55.223] <TB0>     INFO: Test took 4655ms.
[11:58:55.226] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[11:58:55.651] <TB0>     INFO: Expecting 41600 events.
[11:58:59.886] <TB0>     INFO: 41600 events read in total (3520ms).
[11:58:59.886] <TB0>     INFO: Test took 4660ms.
[11:58:59.891] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[11:59:00.312] <TB0>     INFO: Expecting 41600 events.
[11:59:04.552] <TB0>     INFO: 41600 events read in total (3525ms).
[11:59:04.553] <TB0>     INFO: Test took 4662ms.
[11:59:05.122] <TB0>     INFO: PixTestGainPedestal::measure() done 
[11:59:05.125] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[11:59:05.125] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[11:59:05.126] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[11:59:05.126] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[11:59:05.126] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[11:59:05.126] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[11:59:05.126] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[11:59:05.127] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[11:59:05.127] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[11:59:05.127] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[11:59:05.127] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[11:59:05.127] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[11:59:05.128] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[11:59:05.128] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[11:59:05.128] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[11:59:05.128] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[11:59:42.956] <TB0>     INFO: PixTestGainPedestal::fit() done
[11:59:42.956] <TB0>     INFO: non-linearity mean:  0.958 0.952 0.958 0.960 0.967 0.962 0.952 0.949 0.957 0.969 0.958 0.963 0.949 0.948 0.958 0.956
[11:59:42.956] <TB0>     INFO: non-linearity RMS:   0.007 0.007 0.006 0.006 0.004 0.006 0.006 0.005 0.006 0.004 0.006 0.006 0.007 0.006 0.005 0.007
[11:59:42.956] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[11:59:42.979] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[11:59:42.003] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[11:59:43.027] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[11:59:43.051] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[11:59:43.075] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[11:59:43.098] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[11:59:43.122] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[11:59:43.145] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[11:59:43.170] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[11:59:43.194] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[11:59:43.217] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[11:59:43.240] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[11:59:43.263] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[11:59:43.287] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[11:59:43.311] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-40_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[11:59:43.334] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[11:59:43.334] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[11:59:43.342] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[11:59:43.342] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[11:59:43.348] <TB0>     INFO: ######################################################################
[11:59:43.348] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[11:59:43.348] <TB0>     INFO: ######################################################################
[11:59:43.354] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[11:59:43.366] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:59:43.366] <TB0>     INFO:     run 1 of 1
[11:59:43.366] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:59:43.709] <TB0>     INFO: Expecting 3120000 events.
[12:00:33.324] <TB0>     INFO: 1250365 events read in total (48900ms).
[12:01:21.831] <TB0>     INFO: 2495480 events read in total (97407ms).
[12:01:46.700] <TB0>     INFO: 3120000 events read in total (122276ms).
[12:01:46.753] <TB0>     INFO: Test took 123388ms.
[12:01:46.841] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:01:46.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:01:48.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:01:49.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:01:51.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:01:53.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:01:54.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:01:55.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:01:57.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:01:58.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:02:00.443] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:02:01.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:02:03.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:02:04.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:02:06.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:02:07.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:02:09.176] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:02:10.605] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 370466816
[12:02:10.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:02:10.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1483, RMS = 1.36733
[12:02:10.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[12:02:10.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:02:10.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.889, RMS = 1.21924
[12:02:10.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:02:10.638] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:02:10.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.1232, RMS = 2.12889
[12:02:10.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[12:02:10.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:02:10.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9962, RMS = 1.45255
[12:02:10.639] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[12:02:10.640] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:02:10.640] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.8049, RMS = 2.18819
[12:02:10.640] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[12:02:10.640] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:02:10.640] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8796, RMS = 1.61395
[12:02:10.640] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[12:02:10.641] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:02:10.641] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8946, RMS = 2.20184
[12:02:10.641] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[12:02:10.642] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:02:10.642] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9397, RMS = 1.71891
[12:02:10.642] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[12:02:10.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:02:10.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7383, RMS = 1.80701
[12:02:10.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[12:02:10.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:02:10.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5111, RMS = 1.41863
[12:02:10.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[12:02:10.644] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:02:10.644] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4322, RMS = 1.66813
[12:02:10.644] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[12:02:10.644] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:02:10.644] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1291, RMS = 1.35753
[12:02:10.645] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[12:02:10.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:02:10.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8628, RMS = 1.56279
[12:02:10.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:02:10.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:02:10.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.3031, RMS = 2.14378
[12:02:10.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:02:10.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:02:10.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3272, RMS = 1.42292
[12:02:10.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[12:02:10.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:02:10.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6591, RMS = 1.2277
[12:02:10.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:02:10.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:02:10.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.3706, RMS = 1.87587
[12:02:10.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[12:02:10.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:02:10.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2381, RMS = 1.61882
[12:02:10.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[12:02:10.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:02:10.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5986, RMS = 1.5054
[12:02:10.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:02:10.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:02:10.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7285, RMS = 1.4956
[12:02:10.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:02:10.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:02:10.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3071, RMS = 1.34482
[12:02:10.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[12:02:10.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:02:10.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.424, RMS = 1.52328
[12:02:10.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:02:10.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:02:10.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1647, RMS = 1.92436
[12:02:10.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[12:02:10.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:02:10.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6109, RMS = 1.78112
[12:02:10.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[12:02:10.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:02:10.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.3205, RMS = 1.70911
[12:02:10.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[12:02:10.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:02:10.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4111, RMS = 1.88585
[12:02:10.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[12:02:10.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:02:10.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7364, RMS = 1.24399
[12:02:10.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:02:10.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:02:10.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2052, RMS = 2.12561
[12:02:10.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:02:10.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:02:10.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1247, RMS = 1.74141
[12:02:10.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[12:02:10.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:02:10.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6898, RMS = 1.45843
[12:02:10.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:02:10.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:02:10.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7604, RMS = 1.56648
[12:02:10.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:02:10.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:02:10.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2471, RMS = 2.08783
[12:02:10.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[12:02:10.662] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[12:02:10.662] <TB0>     INFO: number of dead bumps (per ROC):     1    0    0    0    3    0    0    0    0    0    0    0    0    0    1    0
[12:02:10.662] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:02:10.762] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:02:10.762] <TB0>     INFO: enter test to run
[12:02:10.762] <TB0>     INFO:   test:  no parameter change
[12:02:10.763] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 396.3mA
[12:02:10.764] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[12:02:10.764] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.3 C
[12:02:10.764] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:02:11.261] <TB0>    QUIET: Connection to board 133 closed.
[12:02:11.262] <TB0>     INFO: pXar: this is the end, my friend
[12:02:11.262] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
