
@book{pdf:golson,
	author={Steve Golson},
	title={Oral History of Philip Raymond “Phil” Moorby},
	place={South Hampton, New Hampshire},
	url={http://archive.computerhistory.org/resources/access/text/2013/11/102746653-05-01-acc.pdf},
	publisher={Computer History Museum},
	year=2013,
	pages={23--25}
}


@mastersthesis{ba:mueller,
  type = {Bachelorarbeit},
  author = {Andreas Müller},
  title = {{Ein universales, rekonfigurierbares und freies USB-Gerät zur Timing-, Protokoll-, Logik- und Eventanalyse von digitalen Signalen}},
  school = {Hochschule Augsburg},
  year = {2010},
}

@misc{wiki:Verilog, 
	title = {{Verilog {\textendash} Wikipedia}},
	year = {2018},
	month = {May},
	note = {[Online; accessed 26. May 2018]},
	url = {https://de.wikipedia.org/wiki/Verilog}
} 

@misc{wiki:VHDL, 
	title = {{Very High Speed Integrated Circuit Hardware Description Language {\textendash} Wikipedia}},
	year = {2018},
	month = {May},
	note = {[Online; accessed 26. May 2018]},
	url = {https://de.wikipedia.org/wiki/Very_High_Speed_Integrated_Circuit_Hardware_Description_Language}
} 

@misc{wiki:FPGA, 
	title = {{Field Programmable Gate Array {\textendash} Wikipedia}},
	year = {2018},
	month = {May},
	note = {[Online; accessed 26. May 2018]},
	url = {https://de.wikipedia.org/wiki/Field_Programmable_Gate_Array}
}	

@misc{wiki:CPLD, 
	title = {{Complex Programmable Logic Device {\textendash} Wikipedia}},
	year = {2018},
	month = {May},
	note = {[Online; accessed 26. May 2018]},
	url = {https://de.wikipedia.org/wiki/Complex_Programmable_Logic_Device}
} 

@misc{wiki:API,
	title = {{Programmierschnittstelle {\textendash} Wikipedia}},
	year = {2018},
	month = {May},
	note = {[Online; accessed 31. May 2018]},
	url = {https://de.wikipedia.org/wiki/Programmierschnittstelle}
}


@misc{wiki:UART,
	title = {{Universal Asynchronous Receiver Transmitter {\textendash} Wikipedia}},
	year = {2018},
	month = {May},
	note = {[Online; accessed 31. May 2018]},
	url = {https://de.wikipedia.org/wiki/Universal_Asynchronous_Receiver_Transmitter}
}

@misc{wiki:SPI,
	title = {{Serial Peripheral Interface {\textendash} Wikipedia}},
	year = {2018},
	month = {May},
	note = {[Online; accessed 31. May 2018]},
	url = {https://de.wikipedia.org/wiki/Serial_Peripheral_Interface}
}

@misc{forum:digilent,
	title = {{Advanced triggering and buffer filling}},
	journal = {Digilent Forum},
	year = {2018},
	month = {May},
	note = {[Online; accessed 31. May 2018]},
	url = {https://forum.digilentinc.com/topic/9488-advanced-triggering-and-buffer-filling}
}

@misc{forum:ols_pipistrello_fifo,
	title = {{Open Bench Logic Sniffer with 64MB capture buffer}},
	journal = {Gadget Factory Forum},
	year = {2018},
	month = {May},
	note = {[Online; accessed 31. May 2018]},
	url = {http://forum.gadgetfactory.net/topic/1748-open-bench-logic-sniffer-with-64mb-capture-buffer}
}

@misc{web:blackmesa_sump2,
	title = {{SUMP2 {\textendash} 96 MSPS Logic Analyzer for \textdollar22}},
	journal = {Black Mesa Labs},
	year = {2016},
	month = {Oct},
	note = {[Online; accessed 31. May 2018]},
	url = {https://blackmesalabs.wordpress.com/2016/10/24/sump2-96-msps-logic-analyzer-for-22}
}

@misc{web:ols,
	title = {{Open Bench Logic Sniffer - DP}},
	year = {2016},
	month = {Jun},
	note = {[Online; accessed 31. May 2018]},
	url = {http://dangerousprototypes.com/docs/Open_Bench_Logic_Sniffer}
}

@misc{web:ols_trigger_seq,
	title = {{Logic Analyzer core: Trigger Sequence States - DP}},
	year = {2016},
	month = {Jun},
	note = {[Online; accessed 31. May 2018]},
	url = {http://dangerousprototypes.com/docs/Logic_Analyzer_core:_Trigger_Sequence_States}
}


@misc{web:sigrok_ols,
	title = {{Openbench Logic Sniffer - sigrok}},
	year = {2018},
	month = {May},
	note = {[Online; accessed 31. May 2018]},
	url = {https://sigrok.org/wiki/Openbench_Logic_Sniffer}
}


@manual{TB98,
  title =        {Technische Beschreibung f\"ur System 4711},
  author =       {Fred Stenz and Willi Weich and Dieter Drollig and 
                  Kurt Klein and Guenter Ganz},
  year =         1998
}
