(edif myROM
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 4 25 13 27 56)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure myROM.ngc myROM.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port REGCEA
              (direction INPUT)
            )
            (port CLKA
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port RSTB
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEA "WEA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename ADDRA "ADDRA<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename WEB "WEB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
          )
      )
    )
    (cell RAMB8BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port RSTBRST
              (direction INPUT)
            )
            (port ENBRDEN
              (direction INPUT)
            )
            (port REGCEA
              (direction INPUT)
            )
            (port ENAWREN
              (direction INPUT)
            )
            (port CLKAWRCLK
              (direction INPUT)
            )
            (port CLKBRDCLK
              (direction INPUT)
            )
            (port REGCEBREGCE
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port (array (rename WEAWEL "WEAWEL<1:0>") 2)
              (direction INPUT))
            (port (array (rename DOADO "DOADO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOPADOP "DOPADOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename DOPBDOP "DOPBDOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename WEBWEU "WEBWEU<1:0>") 2)
              (direction INPUT))
            (port (array (rename ADDRAWRADDR "ADDRAWRADDR<12:0>") 13)
              (direction INPUT))
            (port (array (rename DIPBDIP "DIPBDIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DIBDI "DIBDI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIADI "DIADI<15:0>") 16)
              (direction INPUT))
            (port (array (rename ADDRBRDADDR "ADDRBRDADDR<12:0>") 13)
              (direction INPUT))
            (port (array (rename DOBDO "DOBDO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DIPADIP "DIPADIP<1:0>") 2)
              (direction INPUT))
          )
      )
    )
  )

  (library myROM_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell myROM
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename addra "addra<16:0>") 17)
              (direction INPUT))
            (port (array (rename douta "douta<3:0>") 4)
              (direction OUTPUT))
            (designator "6slx9ftg256-2")
            (property TYPE (string "myROM") (owner "Xilinx"))
            (property BUS_INFO (string "17:INPUT:addra<16:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:douta<3:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "myROM,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "myROM,blk_mem_gen_v7_3,{c_addra_width=17,c_addrb_width=17,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=C_/Users/bill/FPGA/myVGA/ipcore_dir/tmp/_cg/,c_enable_32bit_address=0,c_family=spartan6,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=myROM.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=3,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=120000,c_read_depth_b=120000,c_read_width_a=4,c_read_width_b=4,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=120000,c_write_depth_b=120000,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=4,c_write_width_b=4,c_xdevicefamily=spartan6}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "myROM_myROM") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_3 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_4 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_5 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out71 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out71")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out71") (owner "Xilinx"))
              (property INIT (string "10000000") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_5__PWR_16_o_equal_59_o_5_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[5]_PWR_16_o_equal_59_o<5>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0400000000000000") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux2111 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux2111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0080") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out61 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out61")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out61") (owner "Xilinx"))
              (property INIT (string "08") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out51")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out61") (owner "Xilinx"))
              (property INIT (string "08") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out41 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out41")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out41") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out41") (owner "Xilinx"))
              (property INIT (string "08") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out21")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out21") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out11 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out21") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out71") (owner "Xilinx"))
              (property INIT (string "01") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81_renamed_0 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux82_renamed_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux82")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2020A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux83 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux83")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux84 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux84")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61_renamed_2 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux62_renamed_3 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux62")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2020A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux63 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux63")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux64 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux64")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_4 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42_renamed_5 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux42")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2020A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux43 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux43")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux44 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux44")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_6 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22_renamed_7 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux22")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2020A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux23 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux23")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73625140") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux24 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux24")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "00007FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "FFF800000000000000000000000000007FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC2400000000000000000000000003FFF") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000001FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFAE0") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFFFFFFFFFFFFDA00000000000000000000000000FFFFDFFFFFF") (owner "Xilinx"))
              (property INIT_08 (string "00F040000000000007FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFFFFFFFFA0000000000C5C20000000000007FFFBFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "0000000000FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2E0000000020011000") (owner "Xilinx"))
              (property INIT_0D (string "FFFFFFFFFE00E00000008000080000000000007FF7FFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0E (string "00FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000000000000084000000000") (owner "Xilinx"))
              (property INIT_10 (string "FF4009000000000004000000000001FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000024000000000007FFFFFF") (owner "Xilinx"))
              (property INIT_13 (string "000000400000000000000FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00040") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFFFFFFFFFC00000000000004000000000003FFFEFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_16 (string "000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0000000000000") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFFFFFFEE0000000000010800000000000FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_19 (string "0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001000000000") (owner "Xilinx"))
              (property INIT_1B (string "FFFFFDF0000000100000008000080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8F8000020000000000018007FFFFF") (owner "Xilinx"))
              (property INIT_1E (string "FC10000000000000001801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFF070000000000400000FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_21 (string "000004000007FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFEFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE1F81000") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFFFFFFFFFFFFFFFF8000000000400003FFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_24 (string "007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000400") (owner "Xilinx"))
              (property INIT_26 (string "FFFFFFFFF7FFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_27 (string "FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000080003FFFFFF") (owner "Xilinx"))
              (property INIT_29 (string "FFFFFFDC00000000000003FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0008000010003BFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2C (string "0005000800005DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF") (owner "Xilinx"))
              (property INIT_2D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFC000103200000FFFFFFFFFFFDFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2F (string "00007FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F0000000") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFFFFFF000000000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFF") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFFFFFFFFE050800000003FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFE0D0800000007FFFFFFFFFFB") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFF7FFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "00600000FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFFFFFF8000E00401FFFFFFFFFFF7FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001F00703") (owner "Xilinx"))
              (property INIT_3F (string "FFFFFFFFFFFFFFFFFFC003F00FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFC0000000000C0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "00000000000007FFFFFFFFFFFFFFFFFFC0000000001C0003FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "000000060007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE00") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFF7FFFFFFFFFFFFFE000000000000000FEFFFFFFFFFFFFFFFFF0000") (owner "Xilinx"))
              (property INIT_05 (string "00000F9FFFFFFFFFFFFFFFFC0000000000010007BFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFE0000000000") (owner "Xilinx"))
              (property INIT_07 (string "FFF7FFFFFFFFFFFFFEF00000000000003C001FFFFFFFFFFFFF18000000000001") (owner "Xilinx"))
              (property INIT_08 (string "07FFFFFFFFFFFF08000000000003801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFE0000000000001800") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFF008000000000180003FFFFFFFFFFFE04000000000001801F7FFF") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFE00000000000000A03F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFC00000000000300003FFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "FFFFC00000000000300001FFFFFFFFFEFE0000000000000071FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0E (string "0000000000003FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFC00000000000200001FFFFFFFFFEFE00") (owner "Xilinx"))
              (property INIT_10 (string "00000000000001FFFFFFFFFFFE000000000000003FFEFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "00001FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF8180") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFDFFFFFFFFFFFFFFFFF200000000000000000FFFFFFFFFFFF0000000400") (owner "Xilinx"))
              (property INIT_13 (string "0000003FFFFFFFFFFF000000000004001FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFE00000000000") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFCFE000000000000001FFD") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFE7C7E000000000000000FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF") (owner "Xilinx"))
              (property INIT_17 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF000000000000000000F") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFF000000000000000000FFFFFFF1C7E000000000000000FFDFFFFFFFF") (owner "Xilinx"))
              (property INIT_19 (string "3C000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF000000000000000000FFFFFFF00") (owner "Xilinx"))
              (property INIT_1B (string "F000000800000000001FFFFFFF003C000000000000001FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1C (string "000883003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001000000000003FFFFFFC001C000000") (owner "Xilinx"))
              (property INIT_1E (string "00000000003FFFFFF8000C000000000332C07FFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFE0000020") (owner "Xilinx"))
              (property INIT_20 (string "FEFFFFFFFFFFFFFFFFFFF000001000000000001FFFFFF000000000000000CBF0") (owner "Xilinx"))
              (property INIT_21 (string "004FFFFFE00000000000000075F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFFFFFFC00000000000000001FFFFFE0000000000000001CF5FFFFFFFF") (owner "Xilinx"))
              (property INIT_24 (string "E00000000000000007F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFE00000000000000000801FF") (owner "Xilinx"))
              (property INIT_26 (string "FFFFFE000060000000000000007FC00000000008000003F7FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_27 (string "0000000003F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000FFC0000000") (owner "Xilinx"))
              (property INIT_29 (string "000000000000000001FF400000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2A (string "07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFE00") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFBFFFFFFFFFFFFFFFFFFFF00000000000000000001FFC000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000001FFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFFFFFFF20000000020000000001FFC0000000000000000FDFFFFF") (owner "Xilinx"))
              (property INIT_2F (string "01FFC0000000000000000FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF00040000600000000") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFF000C0000800000000001FC0000000000000001FDFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "0000000000003FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800C0000000000000000FC000") (owner "Xilinx"))
              (property INIT_34 (string "FFFC00C0000000000000000FE000000000000000FFBFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "0000FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01800000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "00000000000000000000000000000003FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE100") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFF8700000000000000000000000000000007FFF7F") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000063FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF9F000000000") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFF7F00000000000000000000000000000FBFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "0000000000007FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004000000000000") (owner "Xilinx"))
              (property INIT_3F (string "FFFFFFFFFFF00104000000000000000000000000BFFFFEFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF8000000000003BFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000004001FFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFFF8000000000073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF80000") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFFFFFF3FFFF0000000000003FFFFFFFFFFFFEFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_05 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000020000007FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF000000000000") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFF7FFFE20000800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0") (owner "Xilinx"))
              (property INIT_08 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFC000000000000FFFFFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FE7FFFFC0000000000017F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE200000000") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFFFFFFFFFFFFE0000000002001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFC0000080000007E7FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "00000000000030FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFE00000000000007FFF") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFFFFFD040000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF8") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFFFFFCFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF840000000000007FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "FFC40000000000047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFE00000000") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFDFFFFFE7C000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC800000000001843FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "0000000303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFB800010000000FF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFF9FFFFFFEF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF880000") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFFFFFFFFFFFF9000000000008007FFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF0000000000003FFFFFFFFF") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20000000000000") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFFFFFF400000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF") (owner "Xilinx"))
              (property INIT_1A (string "FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFE00000000000087FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "00000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000000000101FFFFFFF") (owner "Xilinx"))
              (property INIT_1C (string "FFFFF9000000000000103FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFC00") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFF7FFFFFFF9C000000000003FFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1E (string "003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1000000000000003FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1F (string "0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFC000000000") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFE7FFFFFFEFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8240") (owner "Xilinx"))
              (property INIT_21 (string "FFFFFFFFFFFFFFFFFFFFFFFF0780000000480000FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFDFE000000000001FFFFF") (owner "Xilinx"))
              (property INIT_23 (string "EFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F8000000020") (owner "Xilinx"))
              (property INIT_24 (string "FFFFFFFFFFFFFFFF0000000000090001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF000000000000FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_26 (string "FFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFB80000000000004003FFFF") (owner "Xilinx"))
              (property INIT_27 (string "FFFFFF800000000000000803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF8000000000001FFFFFFF7FFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_29 (string "00000000FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001B83FFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2A (string "0000000000001FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFF80000") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFBFFFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFE00") (owner "Xilinx"))
              (property INIT_2C (string "7FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFE000000000000") (owner "Xilinx"))
              (property INIT_2E (string "FFFF3FFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000") (owner "Xilinx"))
              (property INIT_2F (string "FFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFC0000000000007FFFFFFF") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFF0000000000007FFFFFDFFFFFFFFFFFFFFFFFFF8000000000000007FF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFF0006000000003FFFFFDFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "C40F000000003FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "FE0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFEFFFFFFFFFFFFF81E000000001FFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "00000FFFFFBFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFEFC0000") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFDFFFFFFFFFFF7FDF00000000007FFFFFFFFFFFFFFFFFFFFFFF4000000") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE00000000003FF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFC00000000003FFFF7FFFFFFFFFFFFFFFFF8000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFFE0000000000000001E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF000000000003FBFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "FFFFDC00000000001000FFFFFFFFFFFFFFFFFFFF8000000000000003DFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFFFFFFFFFFFFFFFFFFFFFFDF0000000000000FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "1FBFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF806000") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFFFFFFFFFE0010000000003FFFFFFFFFFFFFFFFFFFFEFFFFFFFF") (owner "Xilinx"))
              (property INIT_05 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "FFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003F") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_08 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000000007FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FC000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFE0000000000002FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000033FFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "0000007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003F") (owner "Xilinx"))
              (property INIT_11 (string "FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "FFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_18 (string "FFCF2000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFFFFFFFFFFFFFC000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1E (string "3FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFC40000007FE79FFFFFF") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFFFF7810040001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFFFE0000000000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_21 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98100208007FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "01880002001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000023FFFFFF") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC") (owner "Xilinx"))
              (property INIT_24 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFC00040000000FFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_26 (string "00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000") (owner "Xilinx"))
              (property INIT_27 (string "FFFFFFFFFFFFFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_29 (string "00000FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFF") (owner "Xilinx"))
              (property INIT_2A (string "FFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "FFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFF") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFA0000000000003FEFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2F (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30000000000003FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_31 (string "FFF78000000000003CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000000000000BFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFC30000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE60000") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFFFFFEE00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF000000000000") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFCFE00000000000013FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFE000000000007FFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFDFFFCC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000") (owner "Xilinx"))
              (property INIT_3D (string "F7FFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "00EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFC000000000017FFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "FFFC180000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000003FFFF80000001800003FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "0000000003FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "00000000000000000000000000000000000000000000000000000017FFFF8000") (owner "Xilinx"))
              (property INIT_03 (string "0000008000000000003FFFF800000000000005FFFFFFFFFFFFFFFFFFFFFFFC00") (owner "Xilinx"))
              (property INIT_04 (string "01FFFFFFFFFFFFFFFFFFFFFFFF0000000000200000000005FE00000000000000") (owner "Xilinx"))
              (property INIT_05 (string "C000000001FFFFB8000000000000006000C00000000000FFFFF0000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000003FFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFE07C000000000") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFF000C0000000004000000003FFFFFE00000000000000200280") (owner "Xilinx"))
              (property INIT_08 (string "1FFFFFFFE0000000000000000220000000000FFFFFC000000000000007FFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "1FFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFF000200000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFF8000000000000000000005FFFFFFFFE300000000000000F4000000000") (owner "Xilinx"))
              (property INIT_0B (string "FFF00000000000001D24800000007FFFFF000000000000003FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "0000000000003FFFFFFFFFFFFFFFFFFFFFF000000000000005000003FFFFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "00000000000005A88057FFFFFFFFFFF00000000000001FC000000001FFFFFF00") (owner "Xilinx"))
              (property INIT_0E (string "000000003FC000000003FFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFF0") (owner "Xilinx"))
              (property INIT_0F (string "00001FFFFFFFFFFFFFFFFFFFFFF00000000000000D8912BFFFFFFFFFFFFC0300") (owner "Xilinx"))
              (property INIT_10 (string "000002D911FFFFFFFFFFFFFC0400000000007FC00000000FFFFFFFE000000000") (owner "Xilinx"))
              (property INIT_11 (string "7FD00000000FFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFE000000000") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFFE000000000000004F62FFFFFFFFFFFFFFC000000000000") (owner "Xilinx"))
              (property INIT_13 (string "EFFFFFFFFFFFFFFF000000000001FF800000007FFFFFFFF80000000000001FFF") (owner "Xilinx"))
              (property INIT_14 (string "00FFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFFFFFFE00000000000000FFB") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFE00000600000000DF57FFFFFFFFFFFFFFF8004C0080003FF8A0000") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFC0000030000FFF80000003FFFFFFFFFE0000000000003FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FFFE0000000000003FFFFFFFFFFFFFFFFFFFFFF00000000000003FBFFFFFFFFF") (owner "Xilinx"))
              (property INIT_18 (string "FFF80000000000007FFEFFFFFFFFFFFFFFFFF0000FE0003FFD88000007FFFFFF") (owner "Xilinx"))
              (property INIT_19 (string "FC0004000FFFFF8000000FFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "000000007FFFFFFFFFFFFFFFFFFFFFF80000000000006FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "0000000077FFFFFFFFFFFFFFFFFFFFC000001FFFFFF000007FFFFFFFFFFF8000") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFED80000FFFFFFFFFFFF800000006381FFFFFFFFFFFFFFFFFFFFFFFC0000") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFF03F") (owner "Xilinx"))
              (property INIT_1E (string "7FFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFEB00003FFFFFFFFFFBF00000000F1EF") (owner "Xilinx"))
              (property INIT_1F (string "000FFFFFFFFFFF0E00000000C3FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFFFFC000000000007FFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFF9A") (owner "Xilinx"))
              (property INIT_21 (string "FFFFFFFFFFFFFFFFFD01FFFFFEFA001FFFFFFFFFFE000000002007FCFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "FFFFFC000000022017F8FFFFFFFFFFFFFFFFFFFFFFFFC000000000007FFFFFFF") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFF200000000007FFFFFFFFFFFFFFFFFFFFFFFFBE0FFFFFFCA01FFFFFF") (owner "Xilinx"))
              (property INIT_24 (string "FFFFFFFFFBFF3FFFFFFC21FFFFFFFFFFF800000000204001FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "000000000001FFFFFFFFFFFFFFFFFFFFFFFFF100000000007FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_26 (string "FC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFCFFFFFFFFFFFFF000") (owner "Xilinx"))
              (property INIT_27 (string "FFFFFFFFFFFFFFFFFFFFFFFFF0000000000C0000FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "8000FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_29 (string "00001FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF00000000001") (owner "Xilinx"))
              (property INIT_2A (string "FFFFFFFFFFFFFFFFF000000000003800FFFFFFFFFFFFFFFFFFFFFFFFF8000000") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF") (owner "Xilinx"))
              (property INIT_2C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000010000000007FFF") (owner "Xilinx"))
              (property INIT_2D (string "FFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFC0000000000015FF") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2F (string "FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFEF0000000000000003FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "80000000000000001FFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_31 (string "FFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFDFFFFFFFFFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "000000000FFFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "000000003FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE0000000") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFF80000") (owner "Xilinx"))
              (property INIT_36 (string "03FFFFFFFFFFFFFFFFFFFFC80000100000000FFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFE0000020000000") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFE000004000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFF000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "0000000000003FFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "802000000000003FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF00") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "01C000003FFFC004C0000000000000000000000000000FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "FFFFFFFE0000000000000000000001C000003DFF800020000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "1FFFC00000000000000000000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_04 (string "0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001C00000") (owner "Xilinx"))
              (property INIT_05 (string "80000000000000000000038000001FFEC0001000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "000000000000000000000000000400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFFFFFFFFFFFF80BC0000000000000000000018000003F7E0000") (owner "Xilinx"))
              (property INIT_08 (string "00000000000005000000601E00000000000000000000000000000000007FFFFF") (owner "Xilinx"))
              (property INIT_09 (string "00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00600000000") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFFFFFFC0030000000000000000000001000000000C0000C0000000") (owner "Xilinx"))
              (property INIT_0B (string "000001000000000000038000000000000000004000000000001FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "000000000020001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000C000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "FFFFFFFF000060000000000000000000020000000000040C0A00000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000008000A00000000000000000000000020000FFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000200000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "1000000000000000000000000000000000000000080000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "000100000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000200000000000000000000000000000007") (owner "Xilinx"))
              (property INIT_14 (string "000000000000000000000000000FF7FFFFFFFFFFFFFFFFFFFFFFFFFE00000000") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000C0000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000080000000000000000000000000000000FFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFEFF800000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "F817E00000000000000000000000000000400000000001000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "000000000000000000000000000000000000003DFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "003BFFFFFFFFFFFFFFFFFFFFFFFFF007F0000000000000000000000000000080") (owner "Xilinx"))
              (property INIT_1E (string "00000000000000000000000001C0000100000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "00000000000000000000000000000004FFFFFFFFFFFFFFFFFFFFFFFFE007F000") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFFFFFFFFC007F800000000000000000000000000004000010000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000008000000000000000000000000000000000007FFF") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFC003E00000000000") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFFFFFC001E000000000003E0000000000000000000000A00000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000020B000000000000000000000000000000000003FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "00000000000000003FFFFFFFFFFFFFFFFFFFFFFF0001F0000000000080000000") (owner "Xilinx"))
              (property INIT_26 (string "FFFE0000F0000000000230000000000000000000000020000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "000000000000000000000000000000001400000000003FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "000000007FFFFFFFFFFFFFFFFFFFFFFC00007800000000004000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "3800000000040000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000002100000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000400000000000000200000000100000000000000000000000000001") (owner "Xilinx"))
              (property INIT_2D (string "000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE002010000000") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFFFFE004008000000000000000180000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0100600000000000000000000000000000000000000000000000000FFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000007FC7FFFFFFFFFFFFFFFFFFFFFC00000400000000000000") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFC00000000000000000000000100000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000001FF87FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "0000000007FF01FFFFFFFFFFFFFFFFFFFFFE00000000000000000000000C0000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000060000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000001FFC00FFFFFFFFFFFFFFFFFFFFFE") (owner "Xilinx"))
              (property INIT_36 (string "1FF800FFFFFFFFFFFFFFFFFFFFFE000000000001000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "00000000000000000000000000001FE000FFFFFFFFFFFFFFFFFFFFFE00000000") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "00000000000000000000000000000000000000000000000200000001FF8000FF") (owner "Xilinx"))
              (property INIT_3B (string "0000000000EA00000001FE0001FFFFFFFFFFFFFFFFFFFFFFC000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000001DFF00000001F80001FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "9FFF80000001E00003FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "FFFFF0000000000000000000000000000000000000000000001C000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_05 (string "FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_08 (string "FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF0007FFFFFFFFFFFFFFF7FFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "0000FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF") (owner "Xilinx"))
              (property INIT_0D (string "FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFC") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFFFFFFFFFFFFBFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF00000FFFF") (owner "Xilinx"))
              (property INIT_11 (string "FFFFFFFFBFFFFFFFFFF000007FC7EFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF000006FC1C7FFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "7FFFFFFFFFF000002FC0C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFC0FF000000D8040FFFFFFFFDFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "00B000000D86007FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFFFFFFFFFFFEFFFFFFF0001000000D87003FFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "1B830003FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF000100000") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFFFFFFFFFFFFFFF1800000000B039001FFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC3FFFFBFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1E (string "FFFFFFFFFBF81FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000000000B03A000") (owner "Xilinx"))
              (property INIT_1F (string "FFFDFFFFFFFA000000000B01B0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00006F018FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_21 (string "C0000300007FFFFFFFFFFFFFFFFFFFFDFFFFFE1C00000000034090007FFFFF7F") (owner "Xilinx"))
              (property INIT_22 (string "F0000000000002018A003FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_24 (string "0003FFFFFFFFFFFFFFFFFFFBFFFFC00200000000020000001FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "00000600040003FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF0000000") (owner "Xilinx"))
              (property INIT_26 (string "FFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFBFFFF80020000") (owner "Xilinx"))
              (property INIT_27 (string "FFFFFFFFFFFFFFFBFFFC0002000000000600002040FFFEFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "0040007FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFF") (owner "Xilinx"))
              (property INIT_29 (string "FFFFFFFFFFE00000004000001FFFFFFFFFFFFFFFFFF7FFF80002000000000400") (owner "Xilinx"))
              (property INIT_2A (string "FFFFFFF7FFF800060000000004000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2B (string "FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000004000001FDFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2C (string "BFC00000006000001FE3FFFFFFFFFFFFFFF7FFF000000000000004000000003F") (owner "Xilinx"))
              (property INIT_2D (string "FFE000000000000000000000803FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFF1FD00000006000001BE07FDFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2F (string "004000000600001FFFFFFFFFFFEFFE0000000000000000000000003FFDFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "00000000000000000007FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03802000") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFFFFE01812000004000000E00001FFFFFFFFFFFEFFE000000") (owner "Xilinx"))
              (property INIT_32 (string "1E00003FFFFFFFFFFFFFF800000000000000000000000007FBFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "020000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0080300000000000") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFFFFFFFF00001000000000001800007FF7FFFFFFFFDFF800000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0007FFFFFFDFF0000000000000000600000000007FFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "800037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001000000000001000007E") (owner "Xilinx"))
              (property INIT_37 (string "FFFF0000100000000001100000780007FFFFFC3DE00000000000000006000000") (owner "Xilinx"))
              (property INIT_38 (string "F819E00000000000000002000000800037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000480000000000200000F00003FFFF") (owner "Xilinx"))
              (property INIT_3A (string "000000000000A00000E00001FFFFF801C0000000000000000200000000003FFF") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFFFF9000400000000002000000C00000FFFFF0018000") (owner "Xilinx"))
              (property INIT_3D (string "0004000001C000007FFFE00180000000000000000000000000000FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC200000000000") (owner "Xilinx"))
              (property INIT_3F (string "FFFFFFFFFFFFFFFC0000000000000000000001C000007FFFC000C00000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "FFFFFFFEFFFFFFFFFFFFFFEFFFFFFE5555BFFF9555FFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_05 (string "FFFFFFFFFFFFFFFFFFFFFFF96FFFFFD556FFFFFFFFFFFFFFFFFFFFFFFFFFFDFF") (owner "Xilinx"))
              (property INIT_06 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_08 (string "FFFFFFFFFFFFFFFFFFFFFFF957FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFFFFFFFFFEFBFFFFBFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFEFF") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF") (owner "Xilinx"))
              (property INIT_1F (string "F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "87F39FFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFBED7FF9FFFFF0E3FE107FFFFFFA0") (owner "Xilinx"))
              (property INIT_02 (string "FFDFFFFFE7F3873FC703FE7FFE0887FFBFFFFDFFEDFEFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "FCF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33DBFCDF0631F9F01FE0FFC0C9FFFFFFF") (owner "Xilinx"))
              (property INIT_05 (string "0F18199F3E07FE0078FFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF8051F") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFFFFFFFFFF4025FBFC046FCE407FF2003005FFFF7FFFBEFFFEF") (owner "Xilinx"))
              (property INIT_08 (string "CF0EBFE000007FFFFBFFFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFE021F1") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFFEFEA005FFFF80023B3A35F60F0003FFFF9FFF9FFDFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "FE01FFFFFFFFF9FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00D1FFFC0006D93EEFC3") (owner "Xilinx"))
              (property INIT_0D (string "FFFFFFFC21FF1FFE0039420E77C7FFE3FFFFFFBFF9FBFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0E (string "FF7FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80BF7FFE0303840637BFFFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "00BE76FF03070C1F3A3FFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFD64BC7FFF050F08FF1A3FFF87BFE7FBFFE3FF") (owner "Xilinx"))
              (property INIT_13 (string "00079ABF767FFF033F9DF7FFF3FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD") (owner "Xilinx"))
              (property INIT_14 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFDE830DBBF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFFFFFFDF8B0B3FF3007ABFE267FFF0719A9DFFFE7FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_16 (string "E7FFEF871E997FFFC7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB09BFFB407AF7E") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFFFFFF998739FEFFFA76F47FFFF8F0FF77FFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_19 (string "9BDF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFF78FCFFFA3EF87FFFFCF") (owner "Xilinx"))
              (property INIT_1B (string "FFFFBFEFFF1FDFEFA1FF077BE777FFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1C (string "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF787FFFFDFE07C07FBC7FFFFA7FFFF") (owner "Xilinx"))
              (property INIT_1E (string "83E9FFFFF00187FDF7FFFEBFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FD") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFFFFFFFFFFFFFBFF8F89FFFFF80F03ECFFF387EFFFF77F7FFFFF") (owner "Xilinx"))
              (property INIT_21 (string "FFFC0BE67FFFFFF7FFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "FFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE026FFF") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFFFFFFFFFFBFFFE064FFFFF000BE1FFDFFFFFFFFF5FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_24 (string "0DBFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEE04FFFF9FFF1B60") (owner "Xilinx"))
              (property INIT_26 (string "FFFFFFFFFFFFFF078FFFFE7FBE78FEFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_27 (string "FFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF9F3FFFFEFFF77FFFFFFFFF") (owner "Xilinx"))
              (property INIT_29 (string "FFFFFFA37FFFFFFFFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7") (owner "Xilinx"))
              (property INIT_2A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE779FF7DFFFEFFFFDFFFFFFFFFEFFFF") (owner "Xilinx"))
              (property INIT_2C (string "EFFADFF7FFFFAFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "FFFFFFFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFDFF") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6D4D9FFFF70FFFFFFFFFF7FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2F (string "FFFFBEFFFEFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFE0FF7FFE5") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFDFFFFFFF07FFFFF7FFFF7EFFFCFFFFFDEFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FCFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFEFF") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFFFFFFFFDFAF7FFFFFFFCEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF2F7FDFFFFFBFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FFFFC01FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC7FFFFFFFFF7FFFFFFFFFFBFFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FF9FFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C7F") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFF7FFFFFFF7F7FFF7FFBFEFFFFFFFFFFF7FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFEFFFFFF6FFEFD") (owner "Xilinx"))
              (property INIT_3F (string "FFFFFFFFFFFFFFFDFFBFFFFFF77FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFBF7FE63F031BFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF3FFF030FE7FC1FFFAFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "F070FC7FFFE7FEFFFFFFFFFFFFFFFFFFFE7FFF3F006FFFFF9FBFFFFFEFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "FFFE00FBFFFBF7BF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E060FFBE36F6FFFFFFFFFFFFFFFFFFFE7F") (owner "Xilinx"))
              (property INIT_05 (string "7372757F7FFFFFFFFFFFFE7FFE3F9FE603FFFFFF7FFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "FFFF3EFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFDFFFFE030FC") (owner "Xilinx"))
              (property INIT_07 (string "FFEFFFFFFFFFFFFFFF0FFFC071E0BC7BFFFFEFFFFFFFFFFFFFF7F63FCF8E0FFE") (owner "Xilinx"))
              (property INIT_08 (string "FFFFFFFFFFFEFEB7E71FE7FE1FFDFDEF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF9FF83BB6133ABFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFEFF7010213BEEF7FFFFFFFFFFFFFEFF8B850FE0BE1FFEFFEFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "FFFEFF9F0787E01C1FFD5FD6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFEBFC018231C7D9FFFFFFBFFFF") (owner "Xilinx"))
              (property INIT_0D (string "FFFEB6801823167B4FFFFFF7FFFFFFFFFDFB8383F06C1EFE9FFE7FFFFFFDFFFF") (owner "Xilinx"))
              (property INIT_0E (string "F9FFFFD81FFFDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFC331FFFDFFFFFF7FFFFFFFFFDFF") (owner "Xilinx"))
              (property INIT_10 (string "FE131FFFFFFF1EEFFFFFFFFEFFF007EFF1981EFEDFFFFFFEFFF7FFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "7EFBEFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E7F") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFBFFFFFFFFFFFFFFFFFDF1FFE138673FFCC0FDFFFFFFFFCFEE063C1FA30") (owner "Xilinx"))
              (property INIT_13 (string "FE190FDFFFFFFFFCFEC3FFE800761BF9E7FEFEFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F3FFE19CE03") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFF9FFFF8E0FCFA7F87FC7FFFFFFFFFF7D47DCA400F81FF7ABFF") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFBFFD7FE59300E01FFFBDFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFC0667FA70FE67FF") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFFFF7FE0760DA30E356FFFFFFFFEBB97FC74B81E01FFE77FBFFFDFFFF") (owner "Xilinx"))
              (property INIT_19 (string "FB7FEE55FFF01FF9F3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE07E016194DECFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "EFECFE15F82C1F7FEE6FFFFFFEFFDBBFFE54FFF01FEFEBF7FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1C (string "FFF14CFFEBEBDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFEBFFEEFFDC0F7EEFDFFFFFFBDE2B3FFF93") (owner "Xilinx"))
              (property INIT_1E (string "3F198F7F4FDFFFFFFF9E321FFF139FFC453FF7F7DFBFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1F (string "F7B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCFF99") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFFFFFFFFEFBFFFE0CF060FFF6DF3FFFFFFF83FCFFC13FEFF1DFF") (owner "Xilinx"))
              (property INIT_21 (string "FDBFFFFFFFF01FF7FC37BFFFEAFEF3BBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFE783FFFC00FA0FFF") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFFFFFDBC07FC3801E0FFFFFEF1FFFFFF03FFBFE7E7FFFE7FBF3BFBFFF") (owner "Xilinx"))
              (property INIT_24 (string "DFE07FF9A4FCFFFFFEF1FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC0FFFC00080FFFFFBFFE7D") (owner "Xilinx"))
              (property INIT_26 (string "FFFFFDF9FF903C0C0FFFFFFFFFFEFFC7FFFF8BB1FFFFFF71FF7BFF6FFFFFFFFF") (owner "Xilinx"))
              (property INIT_27 (string "1CC7FFFFFF6F6B33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFDFFFFFCFE060FFF7FFDFFFFFF3FE0FF") (owner "Xilinx"))
              (property INIT_29 (string "FFE7FF83C7FFFFF87EFFBF798C7F1F07FFFEFBA77FB77FFF7FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2A (string "FFA7FFFF7F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFC1F7FFDFFE3EFFFFCFEE6FFC0F3FFE") (owner "Xilinx"))
              (property INIT_2C (string "7FFFDBE79FFFFF1FE3E7FC1E7FFFFCCF77FFF7FFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFC3FFC2") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFFFFFFEDFFF83F7E1BFFFF3FFCFFFFF7F8CE7FC1EFFFFF7277FFF") (owner "Xilinx"))
              (property INIT_2F (string "EFFFFF7F9861FE3DF7FFFFEF7FFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFF87F9911F83F319") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFF06BDB007804630DFFFFFFFBEF0FE39F7FFEFEFFFFFDFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FBB9F878E7EFDFCFEFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF2EFFCE03800678CFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFF3FFFC383803CE04E07CFFFFFBDF030E37F7F8E77FFFEFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "E1FFFF8BFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFEFE7CFBC071FFFDF7EE1FFFEFFF3FE070") (owner "Xilinx"))
              (property INIT_37 (string "FFC021FFDDCF7E3FFFCFFE3FC0387FFDFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EFC") (owner "Xilinx"))
              (property INIT_39 (string "DFFFFFFFFFFFFFFFFFFFFFFFF78FFFC201FFAADFFE7FFFCF7FFFC03CFF8FFFBF") (owner "Xilinx"))
              (property INIT_3A (string "EBCEFCFFFF8FBFCF40F3DFFFFF3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78FFFE200FF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFB6FFFC703FFCFDFF8FFFF8F9F8E83FDF7FFFF3FFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FF8FE13C81FFBFFFFF7F7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFEFFF838FFF8DFFF9EF") (owner "Xilinx"))
              (property INIT_3F (string "FFFFFFFFDEEFFE8BFFFE0CFFF183FF0EFE7083F37FFFFE7FF6FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFFFFFFFFFFFFFFF1F8F4C000FFEFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFF802F4FFF7FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "00CFE7DFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFE478000BFFFFFFBFF") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFFFFFFFFF78001EDF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFF7FFFF") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFFFFF7BFFFFFFFF9014FF7DC7FFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_05 (string "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFDD1FC01FBFFBFFFF7FFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "FF9EEDE03FDFFBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE0FFE701DFE7FF") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFEFFFEFDDFEE01CFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFE7") (owner "Xilinx"))
              (property INIT_08 (string "FFFFDFFFFFFFFFFFFFFFFFFFFFE7FF3FDCE1FE77BFDDFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FC3B7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFC6FFFE41CFFFDF7F7FFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FDFFFFCF9FFC33C7FFBEFEFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFE1FE3FFCE0") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFFFFFFFFFFFFE3FC3E7877D80EEFF7DFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "BFDFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFDADF7FD6DFF77FBDFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "FFFF0E7FFFFBEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC87FF8F1F9FFEFF7") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFFFE02FBE83FF9C3FFFFBFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFBF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF047F9FEFFDFFFFFFFFFFBFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "FFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FF7BEC1FF747FFFFABFFFDFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "FFFBFF013E07FFFB8FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFEFDFFF908BB") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFF9FFFDFD83F14479FEDE01FFFFFFFFFF7FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFA7FF9F7E23FFE7BFFF77FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "FC21FFFCFFF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFBFCF540B22C00F183FF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFF7FFFFFFFF6E111A19FDC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFF") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFFFFFFFFFBFFEFFFF9BC61FF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFE79E02219E65BFFFFFFFFE") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFEFBFF80E31EB3AFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFDFFFF81861FFFD") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFFFFFE3FC7FE1866FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF") (owner "Xilinx"))
              (property INIT_1A (string "FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFDFCFFF183127B7FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "3FF7033FEF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF077F30607FE9EFFFF7FF") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFCFFE37FC0E07FEBDFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFBFC") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFEFFFFFFFF6780FFF03BFEFDBFFFFFFFDFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1E (string "FFC7FFFFFFFDFFFFFFFFFFFFFFFFFFFFECF9FB33C0F07FFFFFEFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1F (string "BF9DE1D03FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFF3F83FE602EF") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFDFFFFFFFFFDDFFE606747FB7FFFFFFFFFFFFFFFFFFFFFFFFFFFF49B2") (owner "Xilinx"))
              (property INIT_21 (string "FFFBFFFFFFFFFFFFFFFFFFFE8C7B769EF3A43FFF7FFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "FFFF3FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFDFFFEE077FFFEFFFFF") (owner "Xilinx"))
              (property INIT_23 (string "DFFFFFFFBFFEFFFF873FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF87FFEDFBF93") (owner "Xilinx"))
              (property INIT_24 (string "FFFFFFFFFFFFFFFEFFFFFEDF7F98FFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFE3FFFE7FFFFF7FFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_26 (string "FFF77FCA7FFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFF5FFFFFFDCF7FF5BFFFF7FF") (owner "Xilinx"))
              (property INIT_27 (string "FFFFFFFFFFFFFD9E7F9FF7FF75FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFE") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFF7FF8D1FFFFFFEFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_29 (string "C7FE1F9F7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF99CFFF3ED7C7FBFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2A (string "FFFFF138FEF9F23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFF5FFFFFFFFFFFFF9A33F11F07FFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2C (string "FFFFFFEFFFFFFFFFFFFFFFFFFEFFFFFFF370FE7EF7C3FFFEEFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "FF7F7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF0901C0BFFF") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFFFFD8020F001FE0FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFBC1") (owner "Xilinx"))
              (property INIT_2F (string "FFFFFFFFFFFFFFFFFFFFFFFFFF81FF7FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFF3C7E0C181F0C7BFFFFFFF") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFEFFE70000FBE3BFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFE01FFFDFBFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFF7FC7FFFC03FFFBFFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE84001F47FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "BBF03F13677FF7FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF803FFFFFFEFFF7FFFFF") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFF9FF003FFF9FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFDFFFFFFFFFFFE07E1FF037FFFF7FFFFBFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "7FFFF7FFFFFFFFFFFFFFFFFFFFFFFDFFFC8FE00FFFFFFFFFBFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "8003F7FD6FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFF803E3FFE3") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFEFFFFFFFFFFE83FAFFFF37FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF0E7") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFC7FFE3F38003F3FFFFFFFFFFF7FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "F7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF8FFFDFFFF33FFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFBFFFF33FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF873F8007F9FF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFF9FFFF031F8127F81F9FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF1BFFFDDF5FF7FFFFF") (owner "Xilinx"))
              (property INIT_3F (string "FFF823DFE7F1FFFFEFFF76FFFFFFFFFFFFFFFFFF7FFFC05F817FE03DBFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "7FFFFFFFFFFFFFFFFFFFFFFFFEEFFFFF01EFFFFF7DFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "E05FBFFFFFFFFFFFFFFFFFFFFFFC7E5FF3FF07FE11C07FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "07F079D57FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFF9FE03FF") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFFFFFFFFFFFFFFEFF9F80FF7EFFEDFFFFFFFFFFFFFFFFFFFFFFFFD7F9FFF") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFFFFFFFFFFFFEFE787E18CCE5FFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_05 (string "F7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF9FDFB9E01FF3F7FFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "FFFFFFFFF7798F003FFFFF00EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1878302CB") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFDFFFFF1C73BE3D8DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_08 (string "FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDF32FF07DFFF9FFEFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FF6376307FFE7FFFFFBFFFFFFFFFFFFFFFFFFFFFFDFBFFD1C667F3E2FFFFFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFDFBFFE7C64FFBDBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB07683CF3FDFEFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "F3FFBFBDDFFFFFFFFFFFFFFFFFFFFFFFFDFFFF0FE6C9FFE1BFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "EF8FE7D1FFC7FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFE07F876") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFFFFFFFFFFFFFFFFFE0FF2E7E1FF7FBDFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFFFFFFFFFEEFFFCFB7F0FFEBFFFFFFFFFFFFFFFFFFFBFFFF") (owner "Xilinx"))
              (property INIT_10 (string "FFAEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFE3E1FFBFFF") (owner "Xilinx"))
              (property INIT_11 (string "FFFFFFFFFFFFFF8FFDC371FFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF9EF8") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFFFFFFE7CF7FFFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFCFDBE13DFFCFBFFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "FFFFFFCFCFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FCFFFFFFD7FFF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFF03E7FF1FFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE1C7FFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FFFF07FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF43E7FC9E7FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_18 (string "FFF7FE41F1FFFC3FBFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFDFF") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFE0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "FFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDF03FFC0FFFFFFFFFFFFFFFFFFFEF") (owner "Xilinx"))
              (property INIT_1B (string "F8007C0FFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFC13DF") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFFFFFFFFFFFFFFFFFFF847FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7F1") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFFFFFFFFBE07FFF07FF8FFF1FFFFFFFFFFFFFFFDFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1E (string "DC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF788FFFF18BE387DF6FFF") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFFFEB8E03BE607EFD8DF7FFFFFFFFFFFFFFFFFFFFFFFFFE1F01FFFFEFFF7") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFF8DF80FF871FFF3C4FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_21 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF977604D141FB7FE1FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "FE41820D7FFBFF9FFFFEFFFFFFFFFFFFFFFFFFFFFE65F9FFF183EC7BDDFFFFFF") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFDFF387F803BC7BFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFB") (owner "Xilinx"))
              (property INIT_24 (string "FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF80018FFFDFFCFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FFF6FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF8072EF9FB7FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_26 (string "FFFFBC077FF9FFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF81F0031") (owner "Xilinx"))
              (property INIT_27 (string "FFFFFFFFFFFFFFFFFFFDF19DF01FFFFC7FBBFDFFFFFFFFFFFFFFFFFFFFFFFFFB") (owner "Xilinx"))
              (property INIT_28 (string "FFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFF1C0D7FFCF7FFFFFFFFFFFFFFFF7FFFFF") (owner "Xilinx"))
              (property INIT_29 (string "BFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFFF83FFFFFF79D") (owner "Xilinx"))
              (property INIT_2A (string "FFFFFFFFFFFFCFF93E7FFFFEF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F1C0D") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFFFFFF7FEFF3E1DFFFEEFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2C (string "FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFB9FE537FFC1FFDFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "FFFF9EC123E381FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF7E1FFFFFE07F") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFF3FFFFFE0FFFFFDFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2F (string "FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEDBEFFA1EF90FFBFECFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "C1FFFEFFF00F7FFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFE0FFFFFFF1FFFFFFFFF") (owner "Xilinx"))
              (property INIT_31 (string "FFE979FFF80FFFFF837FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1DBCD8") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFFFFFFFFFFFFC7FDBC7FC1FFFFFE01DFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFDFFF0060FFFB4FFFFFFFFFFFFFFFDFF") (owner "Xilinx"))
              (property INIT_34 (string "C00700FFFAFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE75FE6FDFFFDEFF") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFFDFE733F83FF3FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFFFFFD7FFFFE003818FF87FFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "F9BFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF3C7DFE21E6BFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFBC7BFC21E1BFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFFC0003F98F") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFF9FFF8800FF3FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFEFFE43E67C1DF7FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "F1E1FC1F1FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE1FFC0207E63F9FFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFBFFFB3EE1F878C7E57FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFDFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFC1F873DA1FF3FFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "875FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF8FFFF918F72BFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "FFFBE7FFF12FBFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF879F9C008F") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FD01F2F86F0FDDFFFFFFFFFFFFFC0000707FC1FE40FFFFDFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "C5F000F7FE7FFFFFFFFFFFFFFFFFFFFFF9FEFECE5C600DFFFFFFFFFFFC000000") (owner "Xilinx"))
              (property INIT_02 (string "F82C2E3819FFFFFFFFFFFFC000107C027E7CC1FFFFFFFFFFFFFFFFE800005873") (owner "Xilinx"))
              (property INIT_03 (string "C87FFD7FFFFFFFFFFFC00007FEF1C6E000FF7ADFFFFFFFFFFFFFFFFFFFFFFEFF") (owner "Xilinx"))
              (property INIT_04 (string "BFFFFFFFFFFFFFFFFFFFFFFFFE3BF0BE2E3F11FFFFFFFFFA01F000103C047F7D") (owner "Xilinx"))
              (property INIT_05 (string "21FFFFFFFE00004403DF8E04FFDFC19FF33FFFFFFFFFFF00000F8FE1C2F001FE") (owner "Xilinx"))
              (property INIT_06 (string "FFFFFFFFFC00003F8FC1EDFF07FEFDFFFFFFFFFFFFFFFFFFFFFD9B9BC0FBEF1F") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFFFF1EBC153FF0F83FFFFFFFC000001FFFF9E08FF9FCFC0057F") (owner "Xilinx"))
              (property INIT_08 (string "E00000001FFE0F087FFFCE0005DFFFFFFFFFF000003E0183D7FFFFFFFBBFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "E00000FC03BFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFC51805FFF0FC3FFFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFF7FF088079FF07C7FFFFFFA000000001C80F087FFFAC0010BFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "000807983FFF980102DB7FFFFFFF800001F803F3F81FFFFFCFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "03F07407FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFE270FEF707C2FFFFFC00000000") (owner "Xilinx"))
              (property INIT_0D (string "CFF118FFC6078A577FA800000000000C03983FFF9001003FFFFFFFFE000025F8") (owner "Xilinx"))
              (property INIT_0E (string "07FF6300C03FFFFFFFFC0000F5F80708300FFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFFFFFFFFF9EF97FE8C7F86078276ED4000004000000000F8") (owner "Xilinx"))
              (property INIT_10 (string "CE0F0D26EE0000057E000003EBF81FFF8800803FFFFFFFF00008FF58060C3007") (owner "Xilinx"))
              (property INIT_11 (string "802FFFFFFFF00004EB7807FC3807FFF9EFFFFFFFFFFFFFFFFFFFFF3F8FFFE7FF") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFFDFBFFFF3F3FFDF0B09D000002FFF5000023FFCFFFE2000") (owner "Xilinx"))
              (property INIT_13 (string "100002FFFFF8000007FFFFFC1802007FFFFFFF800005EFF407763807FFE3FFFF") (owner "Xilinx"))
              (property INIT_14 (string "FF000075EFFB071FFC07FFE7FFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFE0004") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFE393FFFFFFD20A80000FFFFFFFC400401B3FF000040075FFFF") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFE803013FFCC0030007FFFFFFC0001BDBFFD86FFFC07CFEFDFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FBFF8F93FC0FC7FFFEFFFFFFFFFFFFFFFFFFFFFF7FC07FFFE3FFC04000001FFF") (owner "Xilinx"))
              (property INIT_18 (string "FFF73F801FF8F0FF80010000BFFFFFFFFFE80808508000C00277FFFFF80001FF") (owner "Xilinx"))
              (property INIT_19 (string "0331FB880000007FFFFFF00005FFFFFFFF8EFC1EC3FFBEFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "7C3903FFFFFFFFFFFFFFFFFFFFFFFFFF8F801FF0387F90000000FFFFFFFFFFE8") (owner "Xilinx"))
              (property INIT_1B (string "07E0187F88000003FFFFFFFFFFFC003FFDEC2000000FFFFF800027FFFFFF6FFC") (owner "Xilinx"))
              (property INIT_1C (string "00000127FFFF00006FDFFFBFFFFFB8F01C4EFFFFFFFFFFFFFFFFFFFFFFFFC604") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFFFFFFFFFEF0003E38C7F8000000FFFFFFFFFFFFF40000FC0") (owner "Xilinx"))
              (property INIT_1E (string "8000001FFFFFFFFFFFFF40000FE00000014FFFFC00006FFFFF5FFF8131E05EB7") (owner "Xilinx"))
              (property INIT_1F (string "FFF000017FFFFEF7BFE033E03DBF7FFFFFFFFFFFFFFFFFFFFFFFDE0003FFFE7F") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFFE82F0003FC4E7E00000037FFFFFFFFFFFFE0001BF800000065") (owner "Xilinx"))
              (property INIT_21 (string "FFFFFFFFFFFFF8003AFE00000105FFE000097FBFFDFF9FF86780FAFBFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "FBFFFBFFDFFFEDE22FF7FBFFFFFFFFFFFFFFFFFFFFFF3F0003F8237E000000FF") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFF8FFC03E8313E000001BFFFFFFFFFFFFFFC00FDFF00000035FE00000F") (owner "Xilinx"))
              (property INIT_24 (string "FFFFFFC3FBFCC0000003DE00001FFFFFFFFFFFBFDE40AFFEFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FF9FFC21BFFEFFFFFFFFFFFFFFFFFFFFFFFFEEE3C7E8D9FF000000FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_26 (string "FFCF87B8FDFE000011FFFFFFFFFFFFFFFFFFFFFFE00000030000001FFFFFFFFF") (owner "Xilinx"))
              (property INIT_27 (string "F7FFC00000000000005FFFFFFFEFFF87F833FFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7BC7DFD00001BFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_29 (string "FFFCE08007FFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFEFF7FFCFF802") (owner "Xilinx"))
              (property INIT_2A (string "00000000007FFFFFEFFFFEEFF003C7F76FFFFFFFFFFFFFFFFFFFFFFFFFFFC5BF") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFFFFFFFEDFFC59FF9F8700007FFFFFFFFFFFFFFFFFFFFFFF000") (owner "Xilinx"))
              (property INIT_2C (string "17FFFFFFFFFFFFFFFFFFFFFFF0000000000013FFFFF7EFFFFCEFF80FFFEFFEFF") (owner "Xilinx"))
              (property INIT_2D (string "0FFFFFFDFFFFC5FDF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE79FDFF8EA00") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFF7FFFF787FF7080004FFFFFFFFFFFFFFFFFFFFFFFF00000000000") (owner "Xilinx"))
              (property INIT_2F (string "FFFFFFFFFFFFFFFFFD00000000007BFFFFFF3FFF86F8FC1FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "7FFD27F87C3FFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFFFFB8FFFF800025FFFFFFF") (owner "Xilinx"))
              (property INIT_31 (string "FFFDBFF9B59FFFF900041FFFFFFFFFFFFFFFFFFFDFFFFF8000000040FBFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFF8000000008BFFFFFFFFFF97FF87C3FFFE6EFDBFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "7C1FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF002F83FFF80023FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "0CC07FFFC00037FFFFFFFFFFFFFFFFFFFFFFFFE0000000CEFFFFFFFFFFF1DFDC") (owner "Xilinx"))
              (property INIT_35 (string "FFF00000047BFFFFFFFFF7F2E7DC7C1FFFFDF7FFFFFFFFFFFFFFFFFFFFFF67E0") (owner "Xilinx"))
              (property INIT_36 (string "FD7FFFFFFFFFFFFFFFFFFFFF7FE02CE0FFFFF0013FFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FC037FFFFFFFFFFFFFFFFFFFBFFFFFF000000DBFFFFFFFFFFBE3FFDEFC0FFFFB") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFDFFFFFFFFE3FF9EF807FFF7FF7FFFFFFFFFFFFFFFFFFFDFFFF00020FFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFE03E11F7C3FE48BFFFFFFFFFFFFFFFFFFFBFFFFFFE0000") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFBFFFFFFFC27DFFFFFDFFFFFFFFE3FE3C600FFFEFF7FFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFDE3FC38C01FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF0FF9BC7C7FE477FFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFEFF87BCFFE07FFFF03BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFEF1FE3F803FFFFFFFEFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FF7F80F7FFFFDFFBFFFFFFFFFFFFFFFFFFFC7FFFFFFC07FFFF8DFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "73DFE7FE07F063E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "F1BFDFFFFEFFBFFBFFFFE3C3BFD1DFDF8FF863EBFFCFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "67DBFFEFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0EC3C6FA00FFFFF") (owner "Xilinx"))
              (property INIT_02 (string "FFFFFFFFFFFFC18C707F903F3FFFF37FFFFFDFFFFFFFDFFF83C3FF71FFFD8BF1") (owner "Xilinx"))
              (property INIT_03 (string "F7FFBF9FFFFF03E1FC61FFFC8BFBDDCF9FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_04 (string "F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC18C707B103C3FFF62BFFFFF") (owner "Xilinx"))
              (property INIT_05 (string "FFFFF18CE07F01F0FF7F40FFFFFFEFFF7FFFEFF601FFFCE1DF9C47FFFF3C1FFF") (owner "Xilinx"))
              (property INIT_06 (string "FCFF81F7C0E2601C47FEFEE01FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFFFFFFFFFFFF7FD3FFF1F84E2F603E2C7FF467FFFFBDFBF7FDF") (owner "Xilinx"))
              (property INIT_08 (string "FFF60B8183FFC1FFFFF99FFFFFFFFC7FE1B800C2701CC7FFFBF01F9FFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "01C4701CC3EF9F079E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E09C6") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFFFFFFAFFDAF9A0DE5C3FC0F0302FBF9FFFFFFFFF7FFFF3C787DFC") (owner "Xilinx"))
              (property INIT_0B (string "22F3F97FFFBFFFFFFFFC7E30FF9C0180701831A03C1FFF2DFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "18C1F0617FCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFE1DF0BF5F4EFF81F07") (owner "Xilinx"))
              (property INIT_0D (string "FFFFFFFEFF00CF0F3EF662F01A1E03FF9DFFFEFFFFFFFBF3F263C7EE01887319") (owner "Xilinx"))
              (property INIT_0E (string "F87C7FFCF7FFF847E3E7012078F204FFFC509F9FFFF7FFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "8FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBEF0FAC7E3CF0321C837B07FF") (owner "Xilinx"))
              (property INIT_10 (string "EFFF9F0DFC4E0FE0227D43F303FFF030EFFCFFFFF08F9603E3C0380603885EBC") (owner "Xilinx"))
              (property INIT_11 (string "FFFEF89F94927F82380C01F84FEF0FFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFD") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFBE1D9C4F039C6167A7E7E1FFE13BC7FC") (owner "Xilinx"))
              (property INIT_13 (string "FCC7C33EC167AFC7FFFFE11F47FC7FFDF11FF4303F01F81F4010CFFF0FFCFFFF") (owner "Xilinx"))
              (property INIT_14 (string "FC3CFE00183907C0F7F89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FF3FC1F") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFFFFFEEFC83FC1FFFE0FE7F80433F8F2BF7C11FDFFFFFF3F11F") (owner "Xilinx"))
              (property INIT_16 (string "00C0FF0E3DF0C2DFFFFFFFF7F13FFC1E78001C688000FFF8FA7FFEFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "0CC00000F7FFEA7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD069E1FFFE01FF7") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFFFF7FFFD8F9FFFF00FFE00E07F1C46F0247FFFFFFFFFE13FFE300000") (owner "Xilinx"))
              (property INIT_19 (string "06F0187FFFFDFFFFC3B7FC7800000DC00000E7FFCBFF7FFF3FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "E3F989FFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFD77FFFF8FFE3FF001FE007FFE1C") (owner "Xilinx"))
              (property INIT_1B (string "F7FFDFFF4FFF3FE000FF007D1E38B2F018BFFFFFBFFFC2F0FCF8000007800000") (owner "Xilinx"))
              (property INIT_1C (string "FFFEFFFE03F7F9F8000000000000E1FF89F7FFDFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "BFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFF03E00067C03E1B3CF2F00C5F") (owner "Xilinx"))
              (property INIT_1E (string "FC1F8FE00033F037F89AFFF00A1FFFFE7FFCC1FFC7B8000000000000E0FF09E7") (owner "Xilinx"))
              (property INIT_1F (string "E7E71E30000000000000F07FCFC7BF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF8F") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFFFFFFFFFFFDF787FFFFDFE100007E00706BFF38619FFFFE9FFF") (owner "Xilinx"))
              (property INIT_21 (string "F0001FFF8037F919E7EFFFFF5FFFFFE033E00000000000007FFFFF9FBF7FBFFF") (owner "Xilinx"))
              (property INIT_22 (string "0000000000007FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDF8FFC7FBFC3") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFFFFFFFFEFFDFE0379FC3C100021FFC0E010F3CFFFFFF5BEFA39007C0") (owner "Xilinx"))
              (property INIT_24 (string "CE07820C7C7FFFDC0C3C73307E003818000000003C0FF87FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "0000181FF00F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFC027BF8360004203") (owner "Xilinx"))
              (property INIT_26 (string "FFFFFFFF7FFF8023EE014000C2020E01FC18D26FFFEC1C7F16F1FD01FD858000") (owner "Xilinx"))
              (property INIT_27 (string "D16FFFE41CFD97F3F603FBD0284000000BFCFC1FFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "FE1FFFEF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF3C23F007B80064020F0C0038") (owner "Xilinx"))
              (property INIT_29 (string "FEFFFE21E01B800007FC0F039FF9BD67FFD058FDDFE3C803FFF2F04000001F77") (owner "Xilinx"))
              (property INIT_2A (string "19DFFFC1F00FFFF9FC41000006EF9E3FFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFF") (owner "Xilinx"))
              (property INIT_2B (string "CFFFFFFFFFFFFFFFFFFFFFFBFFFFFC3FBE61C008000001E807800FC19EE3FFB1") (owner "Xilinx"))
              (property INIT_2C (string "8000000003A0078003099CE3FCA11F1FDF8FC01FFFFFFFC0180001980E2FFFDE") (owner "Xilinx"))
              (property INIT_2D (string "007FFFFFFFF6120003B42C6FF7B07FFFFFFFFFFFFFFFFFFFFFFDFFDFEE3F9F61") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFFFFFFBBF542F3BE300000000000037C00183FDE19F221EFFFF1F") (owner "Xilinx"))
              (property INIT_2F (string "00019FC00087B7E30C203FFFFFFC003FFFFFFFFAF79006FF1A67FFF7E3FFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFF80C7E72DFF7BFFBFFFFFFFFFFFFFFFFFFFFFFFFFF0E2DEBE300000000") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFEFFF7F09EBC700000000010203E000478F8E08603FFFFFF800FFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "07838FBE00603FFFFFE001FFFFFFFFFFFFF80C1FF3DFEEFD7BFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "180FE79FFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFA758FFC60000F1BCCF1203E0") (owner "Xilinx"))
              (property INIT_34 (string "FFFF80B85F8E0003FF67387003EFFF23DFFE06003FFFFF8003FFFFFFFFFFFFF8") (owner "Xilinx"))
              (property INIT_35 (string "0EFC3FFFFB000FFFFFFFFFFFFFF8187FEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "EFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF80780D0E800FF7FFB68001FFFF11FFFC") (owner "Xilinx"))
              (property INIT_37 (string "BB39C01FFFFFFD0001FFFE1FBFF81FFFFFFFF2001FFFFFFFFFFFFFFC187FFF9F") (owner "Xilinx"))
              (property INIT_38 (string "E207FFFFFFFFFFFFFFFE3FBFFF6FEDDFFF7FFFFFFFFFFFFFFFFFFFFDFFFFC03F") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFF007FFF0F83FFFFFFFFC01FFFC0FE00FFB17FFBF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFF03FFF807E03E3CC1FFBF861FFFFFFFFFFFFFFFFC3FEBFE3E6F7FFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFF1522FFDC7FFDFFFEFFFFFFFFFFFFFFFFFFFFFFBFFFF80F0FE3007F") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFE3FFC0FE600FFFFFFFFFF87FFF007F0703F61FF0E041FFFFF") (owner "Xilinx"))
              (property INIT_3D (string "E07FE003FCE03BF07F0007FFFFFFFFFFFFFFE200B19FF87FF7FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "6000307FE1FFC0FFFDF3FFFFFFFFFFFFFFFFFFFFFFFDBFF30FC801FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "FFFF8FFDFFE3CD2002FFFFFFFFFFF01F8001FFC074F87C010DE3FFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_05 (string "FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_08 (string "FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFB") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFFBFEFFEFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF8FEFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFEFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFEEFFEFF") (owner "Xilinx"))
              (property INIT_11 (string "FFFFFFFFBFFFFFFFFDFE7FAFEEFBD7FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFBEBFBFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "FFFFFFFFFF7FFFFF5DBF3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFF3FFFBFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FF5FFFFFBFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB78FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "AD7CFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "FFFFFFFFFFFFFFFFFDFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFFFFFFFEFFFFFFFE7FFFFFFF7BFC6FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1E (string "FFFFFFFFF77FFEFFEFFFFFFFFFFFFFFFFFFFFFFDFFFFF7F6FFFFFFFFFBFC5FFF") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFFFFFFFDFDFFFFF7FBFE4FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFB6FF77FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_21 (string "FFFFFCFFFFBFFFFFFFFFFFFFFFFFFFFDFFFFFDE3FDFFFFFFFEBF6FFFBFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "EFFFFDFFFFFFF77E75FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF") (owner "Xilinx"))
              (property INIT_24 (string "FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF6FFFFFFE7FFFF7FFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FFFFE2FFFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0FFFFFFF") (owner "Xilinx"))
              (property INIT_26 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFF7FFDFFFE") (owner "Xilinx"))
              (property INIT_27 (string "FFFFFFFFFFFFFFF7FFFFFFFDFFCFFFFFE0FFFFDFBFFFFEFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF7FFF") (owner "Xilinx"))
              (property INIT_29 (string "FFFFFFFFFFFFFFFFFCBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF7DFE6FF") (owner "Xilinx"))
              (property INIT_2A (string "FFFFFFE7FFF7FFF9FFFFF6DFE7FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFDFFFFF6FFFFFFFFF") (owner "Xilinx"))
              (property INIT_2C (string "FFFFFFFFF8DFFFDFFDFDFFFFFFFFFFFFFFE7FFFFFFFFFFFF040FE3FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "FEFF7FFFF3FC0C07C7FFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFEF7AFFFFFF8FFFFFFF7FFFFFFFFFFFFFFFFE7") (owner "Xilinx"))
              (property INIT_2F (string "F8FFFFFBFFFFFFFFFFFFFFFFFFFFFDFF7FFF3BF808F3CFFFFF07FFDFFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "0FF813EF9FFFFE0FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFFFFFFFFE9FFFF8BFFFF1EFFFFFFF7FFFFFFFF7DFFDEFFFFC") (owner "Xilinx"))
              (property INIT_32 (string "D1FFBFFFFFFFFFFFF7CFFF1FFFF807F00787FFFFFC0FFFFA7FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FDFFFE1FDBFF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF8FFFFBFFFFE7") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFFFFFFFFFFFFFFFFEFFFFFFFF7FFFFBE89FFFFFFFFFFF79FFFF807380E06") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFBDFFFDFCFF3FF3C4807F9FFFE1FF1FFF7FFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFDFFFFFFD") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFFEFFFFFFFFFFECFFFFFFFFFFFFFFFFFDFFFFFBFEE6FD613E3F9F0FFBF") (owner "Xilinx"))
              (property INIT_38 (string "FFE7DFFFFFF8C6D26F83FDFC7FBF53BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFB7FFFFBFF0FFCFFFF7EFFFFDFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFF07F0736FFFF7FFFFFEFFFFF7FFFFFFF3F1E3527E47FDF37FFFFD9FE7FF") (owner "Xilinx"))
              (property INIT_3B (string "F3E1C3D13F879FE1B7FFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFFFE6FFFBE7FC187F801FFFFF7FFFFFF7FFFFFFEFFFF") (owner "Xilinx"))
              (property INIT_3D (string "F003FFFFEEFFFFFFFFFFDFFE7FFFF7E189D138CF9FE1F7F7FF8FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "6BCF9FECF3EFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF87C0363") (owner "Xilinx"))
              (property INIT_3F (string "FFFFFFFFFFFFFFFFFFFFF0EC0FD3C807FFFFE5BFDFFFBFFFDFFFFFFFF7C3D9D1") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "78EDE0A0010C4564B37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF7F") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFBFFFFFFFFFFFFFFFFBFFFFB96100EF7F0FC2E7C3D6F81E3E005B") (owner "Xilinx"))
              (property INIT_02 (string "6421F23E590D6AC7B8FC1F8DE17F79E0B0928914F7A767FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "A7BCC9C4E7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFEF2") (owner "Xilinx"))
              (property INIT_04 (string "FFFF7FFFFFFFFFFFFFFFF3FFFDF70C0BB831B20F9DEE60FE0E70021B61E01000") (owner "Xilinx"))
              (property INIT_05 (string "F0E7E47CC1F80F1F8703E3E1E50007ACC195EEFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F75807451A") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFF7FFFF7FB10BC3FC403FE91B13F90E4674CFA7E3FD0106B9407D") (owner "Xilinx"))
              (property INIT_08 (string "370D0F3FFFDFA7C3FF1588499389EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFB01FF1780F1FE22E") (owner "Xilinx"))
              (property INIT_0A (string "FFFFEFFFFFDF3811785FFF87F25C53A39F9F0DDFC787F9140A69719DEFFFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "01FE07F00F10064193DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFF6C04F891FFE3F73956528F7C") (owner "Xilinx"))
              (property INIT_0D (string "FFFDDC03DD8F1FF1E7C437719778001C0CFE00C00A0D827BFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0E (string "00A91C42267BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFBFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFDD9037CA09FF9FCC17EF9C6803E301FFF") (owner "Xilinx"))
              (property INIT_10 (string "FEC1B6F8FCC6E5E0E3DBFFE41FCB03241EC126BBFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "0673FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFCFFFFFFFFBC22") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFCFFFFFFFFBBAA29A4385FCFAEEFF70C1C3FE7A5F1902452111") (owner "Xilinx"))
              (property INIT_13 (string "FFF96DB0ED9BFEFDDE6383420E85D273FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD") (owner "Xilinx"))
              (property INIT_14 (string "FFFFFFFFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFC80160F24BC") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFFEEC82064F4C7CCFF95D9DBBBFFBF8EE568842AF885473FFFF") (owner "Xilinx"))
              (property INIT_16 (string "5A3FB57AE966E918BD8BBB7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFBFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF7FD90034F763C4BF977B1") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFFD6007478C7C10097EE879FE46F0F508A0020D80DEFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_19 (string "642000024D09DEFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBD00040087431897E09F9DC0E34") (owner "Xilinx"))
              (property INIT_1B (string "FF4C62161CE627E85B8AF9149BC8008280103989BEFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1C (string "3923BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFEB000976390FD839B3FD8C392000CA3054") (owner "Xilinx"))
              (property INIT_1E (string "786FFFF82CFE7C8A090801D20140B3C3AFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFDB1602") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFEFFFFFFFFFFFFFFF6800788EFFFC273EF897401C5882200C76CBBFFF") (owner "Xilinx"))
              (property INIT_21 (string "D0FBF0D9C00C0C5AA402D76BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "FFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA60056E5EFFD") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFFFFFFFFEB28001F9B7F63EFFF19E90088430A00272CB7FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_24 (string "F220802400016C97FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFA8011FF0EFE67F8E99F") (owner "Xilinx"))
              (property INIT_26 (string "FFFFFFFFFFC000F0FE7E01804F870020896000808FAEFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_27 (string "48058F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E00078CE3F010014800C208121") (owner "Xilinx"))
              (property INIT_29 (string "EFCC007C8C3FC0003C17FE4111000015A91FFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFDFEFDC01086017FE0FE030C401104801119A9F") (owner "Xilinx"))
              (property INIT_2C (string "1802EFF5E0093601124002081CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF") (owner "Xilinx"))
              (property INIT_2D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFE0202") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFFFFFFFFFCFFF4000920AECD7E06F450102020408D3CFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2F (string "001F810000A00A0D1EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF405EA09C05B") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFF480FB00C088001F758003A14A2895DFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "238525168DFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFDFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFC804705020018381522") (owner "Xilinx"))
              (property INIT_34 (string "FFFFBFFFFF001F8F4F0060000522A5A400085EDFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "4AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FEFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFE403BA01C20F800800204209009") (owner "Xilinx"))
              (property INIT_37 (string "FE802180B809FC008004400896196BB7FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFD013C3C062BC0108444A0802565F7FFFFF") (owner "Xilinx"))
              (property INIT_3A (string "00601C018C24430A0A93DB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF0637C") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFFF000F80090F8039A0C4004280ABB7FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "02888044224CF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFDFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00780288088F") (owner "Xilinx"))
              (property INIT_3F (string "FFFFFFFEFFFFFFFE007E060C03C9008986041675FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "DF7F889319C33CE06023DD282A95EF7FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF669054FCF21A03E0004DFFF7FFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "4F8E03C0071808FFFFFF8FFFFFFDFB7FA58300C00786208719320899BFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "03037F0F00075EF2EF498FEFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFD100") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFEBFFFFFFFFFFFFA0005EDC1F4059C9417FFFFF5FFFFFFFFFFE8583") (owner "Xilinx"))
              (property INIT_05 (string "9C8DFBCEBFFFF7FFFFFEFFB845C3E31BFC000007EE300966DFDFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "2006B5258B76DFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF600439CCF43") (owner "Xilinx"))
              (property INIT_07 (string "FFE7FFFFFFFFFFFFFD4F8738985F638443001FFFFBFFFFFEFC288BC23175F0FE") (owner "Xilinx"))
              (property INIT_08 (string "0FFFFFFEDFFFFE431AE6188DE7FD520E54208866DFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "0D2E55FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFA58C6C4498CC546400") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFF01C00FAE5AC419800007FBFF7F7FFFFE727BF31F41E7E3B01EB76A") (owner "Xilinx"))
              (property INIT_0B (string "FFDEFC6CF9799FE0E403F03D9402056D67FFFFFFFFFFFFFFFFFFFFFFFFC7FFFF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC100386750E382400001FFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "FF016963E79AE9A4B04003FFFDFFFFFFFE147D7C09B0650DA952C43108EBE5FF") (owner "Xilinx"))
              (property INIT_0E (string "06200068E41F409B4AE088D5E9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFF9FFFFFFFFFFFFFFF800107038BA040100009FFFFFEFEFDDEEC") (owner "Xilinx"))
              (property INIT_10 (string "F1E9E0002800E2FFEDFF7FBCFCFBF8700E61EF3D403C564388DEDBFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "8F74399CC946A32CFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF80FE7F") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFBFFFFFFFFFFFFFFF80C0E0F1EC798C1033F18FFEFF3FFEFE7F9CBE0BD3") (owner "Xilinx"))
              (property INIT_13 (string "31E6F0FFFFFFFFFC7C7CE015FF81E276191ECB9CAB68FFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "AD8889AE7FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE040C019E631FC") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFA6101F71F03058A7A0383BFFFFFCFF7DF8215A0327E4E8447A") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFDAF981186CFF3FECC0427FCD02917DFFFFFFFFFFFFFFFFFFFFFFFFFF3F") (owner "Xilinx"))
              (property INIT_17 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000F83F998058F81981E") (owner "Xilinx"))
              (property INIT_18 (string "FBFFFFF40018A1FACF259F1CB91FFFFFFE40798B3AB57E5BE0478875D94AB21D") (owner "Xilinx"))
              (property INIT_19 (string "3B8657AAC00FE006077798DCB3EDFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF0001F01F817E92FF3131EF7FFFF80") (owner "Xilinx"))
              (property INIT_1B (string "001301EA04D224DC19BFD7FFFF001B430DAB702FE0501569CA928DFBFFFFFFFF") (owner "Xilinx"))
              (property INIT_1C (string "1F0672F00C05E4BA98FBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF7FFFFF4") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFE7FFFFFFFFFDFFFFFF21094C00B00207487127F8FFFFC21DAC0086C") (owner "Xilinx"))
              (property INIT_1E (string "C0E7B786B454FFDFE061C1E004AC6186A960080BF876AAF7FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1F (string "2CCBA430A7FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFF670630047") (owner "Xilinx"))
              (property INIT_20 (string "FCFFFFFFFFFFCFFFFFFE7945000E7099030692E5FAFFE007C0B0133C0100700D") (owner "Xilinx"))
              (property INIT_21 (string "1B97F9FEF00FE008024840003115AC07EC382BFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "ABFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFD17C02123B058074") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFF7F7EE3F863F7021C0006396EFFFC00FC00400A180103BAA5C44ECAA") (owner "Xilinx"))
              (property INIT_24 (string "C01F8006DB430071F01E16403022B7FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FFFFFFFFFFFFFFFFFFFFFDFFFFFFFDEFFFFFEFFF9A3F471BFF87D040034400F2") (owner "Xilinx"))
              (property INIT_26 (string "FFFF7906C78FC3E3D018070000FC60381003F4C611E3F65E200F23FBABFFFFFF") (owner "Xilinx"))
              (property INIT_27 (string "E33863C78598F6DD63013BFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFEFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFFFFFBFFFFFFFFDFFFFFFFFFFB01870B01F9D0028402017F00CC1F00") (owner "Xilinx"))
              (property INIT_29 (string "0718F07FB8000807808F80A6F380E03983CD0478C24BE02FF7FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2A (string "003A020AC0D57DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFB83") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFBFFFFFEFFFFC8E033EF83FE800F805C307803311900670C399") (owner "Xilinx"))
              (property INIT_2C (string "9C007C19621700EC1F1800A3838801B18C8AD9C4FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "E8E6FBFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFDB8073C3E3D") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFBFFFFDE0077C0B3C46005C08370F60B87F1802A503A40049404E") (owner "Xilinx"))
              (property INIT_2F (string "170060F06F9E01DA0B700141C14DC47AFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFDA00639E768E37C46E6") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFBFF006F9424409FFA3DFA6106072410F21DE290A126062089C17FFFF") (owner "Xilinx"))
              (property INIT_32 (string "064647B7381130507418FA1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF6606F11130057FBCE57E002062") (owner "Xilinx"))
              (property INIT_34 (string "FD7BFFE0103C4070C7B9FFF81042014281FF7C9CD4F34A4905BEFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "5E0148F646090ADEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFEFFFFFFFFFFFFFFFF7FFFFF3FF83163F8F000E0B5FEC00D200C1992F") (owner "Xilinx"))
              (property INIT_37 (string "023FDF01AA7ECDD000F201413FC7C01342439202309FFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "0B71F13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF7FFFEDADE0B") (owner "Xilinx"))
              (property INIT_39 (string "DFFFFFFFFFFFFFFFF7FFFBF20E30003DBF031D2C4DA00CB084327FC301942012") (owner "Xilinx"))
              (property INIT_3A (string "1C315B400CF441F4FF0CA70201829F3071B7FFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFC8E60101F8F7E") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFF7FFFFFE8C80303EC40B3860D7801CF460757C3E540A9040167237BF") (owner "Xilinx"))
              (property INIT_3D (string "1E701EC37E7FC90C54408272F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFDA8010387F53007601D610") (owner "Xilinx"))
              (property INIT_3F (string "FFFFFFF8C1103E763F01E701CE7C1EF11F8BFC6F408492C02944E3FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFFFFFDFFEF3A400FF77B701F207C36549CE7DFFFFFFFFFFFFFFFFFFFDAE5E") (owner "Xilinx"))
              (property INIT_01 (string "36BDFFFFFFFFFFFFFFFFFFFD9F1FFF8246FC79D9B38CC4BFFFFFFFFFE7FFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "F938DBA4003FFFFFFFFFEFFFFFFFFFFFFFFFDFFEF77C017DBD48038302144784") (owner "Xilinx"))
              (property INIT_03 (string "FFFFF73401F10CCA0289882793252D7DFFFFFFFFFFFFFFFFFEFEFF3FFED8FFF0") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFEFEFEFFFE8E1FDEFCBC0BA4001FFFFFFFFFFFFFFFFFFFF7FFFF") (owner "Xilinx"))
              (property INIT_05 (string "8017FFFFFFFFDFFFFFFFFFFFFFBFFFFFEF7C03A0E47EE70D1F1493E1D4BBFFFF") (owner "Xilinx"))
              (property INIT_06 (string "076B3643CE099E4CAF42DDFBBFFFFFFFFFFFFFFFFFFFF7FFFF820CF8F8241980") (owner "Xilinx"))
              (property INIT_07 (string "FFFBFFFFFE3FFF1C3C11783E030280B7FFFFFFFFDFFFFFFFFFFFFFFFFFFDEFEA") (owner "Xilinx"))
              (property INIT_08 (string "FFFFDFFFFFFFFFFFFFFFFF7F7EFA07DA77061D8AF07B0F42FB5FBFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "7FC2E49BC462ABF7BFFFFFFFFFFFFFFBFFFFFDFFFFEF0C01F830032C002FFFFF") (owner "Xilinx"))
              (property INIT_0A (string "BF7BDFC86603EF38025E812FFFFFFFFFFFFFFFFFFFFFFFFFFFFF76DD07D81B37") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFFFFFFFFFB5FDF8FD9BDB35FF27099EC4657FFBFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FCB257FFFFFFFFFFFFFFFFFFFFFFFCFFFF99248035A00AAAC4DBFFFFFFFFBFFF") (owner "Xilinx"))
              (property INIT_0D (string "0C0191960465588BFFFFFFFFFFFFFFFFFFFFFFFFF9BBDD2BBF9CF57E7600109F") (owner "Xilinx"))
              (property INIT_0E (string "FFDFF7FD0AF99FC0C7BCE01C2026B7926FFFFFFFFFFFFFFFFFFFFFFFF8FFFFDC") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFFFFFBFFFFF80041CB016810020BFFFFFFFFBFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "2000FE03FFFFFFFF7FFFFFFFFFFFFFFFFAA5BE789BE00AB8603FFE2697A9CDEF") (owner "Xilinx"))
              (property INIT_11 (string "BF9C03FECDF8607B876231095FFFFFFFFFFFFFFFFFFFFFFFFDFFFE7E1486C344") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFBFFFCFABA0EA9660121FF83FFFFFFFF7FFFFFFFFFFFFFFFFFF7") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFD450E0BCDC41E7B561ED4A675FFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "3EDE03FCC47C436EEFDFFFFFFFFFFFFFFFFFFFFFF7FFFDFB867F4D63FF0E7D07") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFDFFF7FE5091EEA4E602BF23FFFFFFFF7FFFFFFFFFFFFFFFFFEF7FA61030") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFFFFFFFFE7FB060446588E3F4E002446E66FBFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "8872242D7FBFFFFFFFFFFFFFFFFFFFFFF3F7EFEE009861CDDF61FB43FFFFFFFF") (owner "Xilinx"))
              (property INIT_18 (string "FFFD0004086F9CC16DD6BFFFFFFFFFFFFFFFFFFFFFFFFFEFF70C0337FCBE7A1E") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFEFFEF2D83A0DF1AF78180946E41D3BBFFFFFFFFFFFFFFFFFFFFFE7FF") (owner "Xilinx"))
              (property INIT_1A (string "3FBFFFFFFFFFFFFFFDFFFFFFFBFFFFFE42036C0E7C2D853ABFFFFFFEFFBFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "FB08F802112FBFFFFFFDFFFFFFFFFFFFFFFFFFFFDF10FA8383BBB8661246BEDD") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFE3FDC80AF07B064934C6C56BAFFFFFFFFFFFFFFFFFFFFFFE7FFFFFC8743") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFC3FFFFEF0E87F500F24011C05FFFFFFDFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1E (string "1950FFFFFFFDFFFFFFFFFFFFFFFFFEBFA23E34CC7F639060F274E65AB6FFFFFF") (owner "Xilinx"))
              (property INIT_1F (string "426A3E6FD8E0EA54A5DAFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0027D819F710") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFDFFCFFFFFF79022FC19F38BBB5CCFFFFFFBFFFFFFFFFFFFFFFFFBFE34AF") (owner "Xilinx"))
              (property INIT_21 (string "FFFFFFFFFFFFFEFFFFFFFFFF78549F613CA3D8E1F290268B7EFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "08C3FA96E5CF7DFFFFFFFFFFFFFFFFFFFBFFC7FFFFFEA0003E11F0807B00EFFF") (owner "Xilinx"))
              (property INIT_23 (string "8FFFFFFD2001EC0279C1F3000FFFFFFBFFFFFFFFFFFFFFFFFFFF844805A0D9D6") (owner "Xilinx"))
              (property INIT_24 (string "FFFFFFFFFFFFFF7F07C029A1896680C1948767AEFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "E7AEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA009C600180603080FFFFFFBFFFF") (owner "Xilinx"))
              (property INIT_26 (string "C004803590C0000007FFFFFFFFFFFFFFFFFFFFFFFB9C01FFFAB2820834805DCA") (owner "Xilinx"))
              (property INIT_27 (string "FFFFFB0000CBF3E580627685DF6F6675FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFF9") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFFFFFFFFFFFF3FFFFFF9600B9C7EA004080011FFFBFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_29 (string "B801E06085FFFFF7FFFFFFFFFFFFFFFDEF00004007EF0FCC74C7C1F6617F7FFF") (owner "Xilinx"))
              (property INIT_2A (string "00600FD70F771B362992616FFEFFFFFFFFFFFFFFFFFFFFFF5FFFFFFC9044F876") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFBFFFFFFFF20000654C0EA0F884FFFFEFFFFFFFFFFFFFFFFFFF00") (owner "Xilinx"))
              (property INIT_2C (string "80BFFFEFFFFFFFFFFFFFFFFBFE00000FCCEF1FFD1A208557FF3FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "5EBE866CE11FE72FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF6A000F68A3F4820") (owner "Xilinx"))
              (property INIT_2E (string "FFFEBFFFFFFBF9477FDF0DFEC1F8803FFFEFFFFFFFFFFFFFFFFFDE8000007CE7") (owner "Xilinx"))
              (property INIT_2F (string "FFFFFFFFFFFFFFF7FF8000040706DF8F0254EC1896EF7FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "4C99D65FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF2C381F3E7F0F38401FFFDF") (owner "Xilinx"))
              (property INIT_31 (string "F7FFFEF8101CFEE1041C0027FFFFFFFFFFFFBFFFFFF7FB000008011EC7038645") (owner "Xilinx"))
              (property INIT_32 (string "EFFFFFEFFF803820023DE72402F2E9514F5FFFFFFFFFFFFFFFFFFFFFFFFE7FFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFF1FC11BF600282402FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "3A04C0E8D8A64801FF9FFFFF9FFFFFFFFFEF7F406801041DE0A00CBA88D247D7") (owner "Xilinx"))
              (property INIT_35 (string "FDC0206108FCE08E2E6CB7B4D6DFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFBDF0") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFE7FFFFFFFFFD507BC78FEA12E2001FFBFFFFFF3FFFFFFFFD7") (owner "Xilinx"))
              (property INIT_37 (string "805EB800FF7FFFFFFFFFFFFFFFDEFE60C37191F1E050050CD124CE9FFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "E43C68569C588D2BA3DFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF7744518FC1C") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFAFFFFFFFFFFF8C25BFC0881DE6000151FFFFFFFFFFFFFFFDCFC618F19") (owner "Xilinx"))
              (property INIT_3A (string "1F3FFFFFFFFFFFFFFFFFE0719D8DF8BC6C0A022930365CFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "071123727DFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF76002FFF0DC0805000") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFCFE007E3F8DC70298004FFFFFFFFFFFFFFFFFBE487178C1E0F8F608") (owner "Xilinx"))
              (property INIT_3D (string "FFFFBBFFFFA50870FCE1C8D8F7E1DF73B2C8EBFFFFFFFFFFFFFFFFFFFFFFFFFB") (owner "Xilinx"))
              (property INIT_3E (string "AEDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF41839FCF5F007A084A7FFFFF") (owner "Xilinx"))
              (property INIT_3F (string "FFFF2B219BEFFE206F01AD7FFFCFFFFFFBFBFFBF08323FA90799FFC1FFC82A86") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFEC0000000002008613CF6E400000FE70BFFF5361C7FFFFFFFFFFFFFFBFF5") (owner "Xilinx"))
              (property INIT_01 (string "606E654B42FFFFFFFFFFFFFFFFF8A330CE00FA01EE5F8007FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "F82F864A8007FFFFFFFFFFFFFFFEFFFFF800000000001486E0DF79AC1601FCF0") (owner "Xilinx"))
              (property INIT_03 (string "000000002082F29A7BE60607F0FB320BE842C5FFFFFFFFFFFFFFFFB6FA009902") (owner "Xilinx"))
              (property INIT_04 (string "C7FFFFFFFFFFFFFFFFF6FE01EF1A799E7371A027FFFFFFFFFFFFFFFFFFFFFC00") (owner "Xilinx"))
              (property INIT_05 (string "0807FFFFFFFFFFFFFFFFFFFFFF00000000032192F9B6FB70CE1DE4FC895CE186") (owner "Xilinx"))
              (property INIT_06 (string "718DAD37CF0672F1CCF0E779F815CDFFFFFFFFFFFFFFFFF2FC004E0E7E7CFD74") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFDBE270E0F3CC41C672007FFFFFFFFFFFFFFFDFFFFFF7000000000") (owner "Xilinx"))
              (property INIT_08 (string "FFFFFFFFFFFDFFFFFFCC80020408699DEE3D770DD1819A701E50FB154DFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "F49EA9CFB875A472A8DB0BFFFFFFFFFFFFFFFFFFFE254E2E3D9C1C55000FFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFD440E18B1F00474401EFFFFFFFFFFFFFFFFFFFFFFFC62028C9E4B9548FA") (owner "Xilinx"))
              (property INIT_0B (string "FFF9FFFFFFF6754419144B395AF6F0FAF5C33C7F0264A28A53BFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "2CBC6176662B97FBFFFFFFFFFFFBFFFFEF4006F011BE90FE400FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "14701A6ED3D8001FFFFFFFFFFFFFFFFBFFFFFFFCF923BD1C6BA1D493ED9A67AB") (owner "Xilinx"))
              (property INIT_0E (string "FFFFF36B32787C7BD5B36D924D583EDC8043442EAFFBFFFFFFFFFFFFFFFFE582") (owner "Xilinx"))
              (property INIT_0F (string "012A2FF7FFFFFFFFFFDFFFFFDE940030480F25D4000FFFFFFFFFFFFFFFFBFFFF") (owner "Xilinx"))
              (property INIT_10 (string "48110017FFFFFFFFFFFFFFFBFFFFFFFFF973DF71F679E97DD432C25C3EC04020") (owner "Xilinx"))
              (property INIT_11 (string "D66DEAF7FDDFC172C3FCEEE0F2642D2627FFFFFFFFFDF7FBFFFFBE88E05C610F") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFF61E61E3081800A000FFFFFFFFFFFFFFFF7FFFFFFFFFE73") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFFFFFFFFFFF7FFFFFFFFFFF7ED2DE7F5BDF7F9B0E59EC2E030E40A516F7F") (owner "Xilinx"))
              (property INIT_14 (string "7BF2E9F0F116023007E451194F7FFFFFFFFFFBFFFFFBFFC2067630800806800F") (owner "Xilinx"))
              (property INIT_15 (string "FFBFDFFFFDEF0AF61820EC00201F7FFFFFFFFFFFFFFFFFFFFFFFFFFFDF296DA5") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFEFFFFFFFFFFFEDFF59E9CA53FBECE0DF16380800C011781FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "003E780000509F701EF7FFFFFFFFFFFFFEFFFDBF18B110136D800007FFFFFFFF") (owner "Xilinx"))
              (property INIT_18 (string "F7DC91BF0A03C3C04006BFFFFFFFFFFFFFEFFFFFFFFFFFFFFEDBCC6A53EFF7E0") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFFFFDFFDCDDD63DFFD80007C324081C09274BFFFFFFFFFFFFFFFDFEE") (owner "Xilinx"))
              (property INIT_1A (string "8FDE5275BFFFFFFFFFFFFFFFFFFFFFDC1F938DC003F04000FFFFFFFFFFFFFFEF") (owner "Xilinx"))
              (property INIT_1B (string "C6FF83F0401BFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FBDDFFB71FBEC000322C21") (owner "Xilinx"))
              (property INIT_1C (string "FFFF7EF97DF6B7BBECC00004B9C39BC32AB17DFFFFFFFFFFFFEFFFFDFDA729EF") (owner "Xilinx"))
              (property INIT_1D (string "3FFFFFFFFFFFFFFFFBFE7BF21FBDFEF8007040E3FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1E (string "42C77FFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFDFF6F4FF6BB0300E524586A6F821") (owner "Xilinx"))
              (property INIT_1F (string "EFFFF4BBAF8FCA187A82B06DEE617FFFFFFFFFFF7FFFFFF7FF400FFCF9ED0008") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFEF7EF1A07FDC78F000C0C0AFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFB") (owner "Xilinx"))
              (property INIT_21 (string "FFFFFFFFFFBFFFFFFFFFFFFFFF73DBFFF5FEE2FFF0E1E083B17C06E277FFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "0E3EFDFC81F3A1AA24C7FFFFFFFFFFFFFFFFFDDEF5C80688CE7C13841C02FFFF") (owner "Xilinx"))
              (property INIT_23 (string "FFFFF8AA0E7C673043843E03FFFFFFFFFFFFFFBFFFFFFFFFFFFFFBEFFFBFF5B8") (owner "Xilinx"))
              (property INIT_24 (string "FFBFFFFFFFFFFFFFFABF6FDEEFBA00F3FC6F01F325794894FFFFFFFFFFFFBFDF") (owner "Xilinx"))
              (property INIT_25 (string "01F56780F094FDFFFFFFFFFFFFFFFFFFA74001F0378AD11638097F7FFFFFFFFF") (owner "Xilinx"))
              (property INIT_26 (string "01885384803E28493FFFFFFFFFFFFFFFFFFFFFFFFFFF7CFF6ED8FFF607E698EE") (owner "Xilinx"))
              (property INIT_27 (string "FFFDFFFFFFDFFFDDFBB50E6203E0001CE2A5B345FFFFFFFFFFFFFFFFF7FCDF0C") (owner "Xilinx"))
              (property INIT_28 (string "8854FFFFFFFFFFFFFFFFFFFFDFC80148E3C2807B0001BFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_29 (string "41FD0000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5B7FBBFB7B133F07407C00AF70") (owner "Xilinx"))
              (property INIT_2A (string "FFDB7F3AFFF936C6C09FF903DF490909FFFFFFFFFFFFFFFDFFBBF7900398F3FA") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFF7F3FFD5C0118E1E203FD00023FFFFFFFFFFFFFFFFFFFFFFFFFFD") (owner "Xilinx"))
              (property INIT_2C (string "3FFFFFFFFFFFFFFFFFFFFFFFFFFDFEF6F7BEFBED6E1AC863BE06E60848C9FFFF") (owner "Xilinx"))
              (property INIT_2D (string "FFFD7F3EFC5C7E478D6622CBFBFFFFFFFFFF7FFFFFFFF7C20050E1F307FE9182") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFDFEC700C041F803E180180FFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFEB7") (owner "Xilinx"))
              (property INIT_2F (string "FFFFFFFFFFFFFFFFFFFFFFEEFE75FFC35D005E106F478C33988BFFFFFFFFFFFE") (owner "Xilinx"))
              (property INIT_30 (string "BE00194770159407FEFFFFFFFFFFFFFFFFFFEFBF80C081E0000080A02FFFFFFF") (owner "Xilinx"))
              (property INIT_31 (string "FF6687D007E40008C3802BFFFFFFFFFFFDFFFFFFFFFFFFFDF7FFFE775CE25F2D") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFFFFFFDFFFF7690677906E107C4626ECA553BFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "81D0E157BFFFFFFFFFFFFFFFFDF7FE4703900FC9F078F9000AFFFFFFFFFFFDFF") (owner "Xilinx"))
              (property INIT_34 (string "3F00FF9888003EFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFDC7FBB231B12E11E707") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFBFCFFA0278CC37C00C07A1AB3087FFFFFFFFFFFFFFFFFFFFBFF601B0") (owner "Xilinx"))
              (property INIT_36 (string "DFFFFFFFFFFFFFFFFFFEBFD423701FF47E70978017FFFFFFFFFFFDFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "160007FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFCAF40DFA201DEB950495882297") (owner "Xilinx"))
              (property INIT_38 (string "FFCFF804B8402CE9E50B891052EFDFFFFFFFFFFFFFFFFFFFFFC7AC43FEFC0671") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFF9F72FDFE0777F00C20A8027FFFFFFFFFFFFFFFFFFFFFFFFFFEEFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFE001FC19826ACB0B0B02D0EFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "A63E8468E91B8282D4AFBFFFFFFFFFFFFFFFE7FFFEFFFD9C023DF819C9A007FF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFF8FFF365120787385A006FFFFFFFFFFF7FFFFFFFFFFEFFFFCBF5BD9E000") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFFFFFFFBDFF6F98003E8F8D27E80D353186C926FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "79782904C86DFFFFFFFFFFFFFFFFFFFFFF1FFE80FC7809E78EC806FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "FFC7F4FC38D1431C00FFFFFFFFFFFFFFFFFFFFFFFFFFFDDFBF3E007BEC63E1F0") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "02FA7D37D2F7A27FFFF000000FFC00800F803E00BF0704A7977FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "3A0BFF1B85145EFFFFFFFFFFFFFFFFEF76010131A387F6AD320017FFFFC003F1") (owner "Xilinx"))
              (property INIT_02 (string "07D251C7F7BFA2113FFFFE3001A983F1F5B3FEBF707FFFFC80001FE80056278C") (owner "Xilinx"))
              (property INIT_03 (string "DFFF7E7FFFFC0000FFC02918010E3923FF708A727FFFFFFFFFFFFFFFEF7FF500") (owner "Xilinx"))
              (property INIT_04 (string "5F90F7FFFFFFFFFFFFFFF9FFFFE40F41D3C0DEFFF557FFFA01C80FEFC3FBB892") (owner "Xilinx"))
              (property INIT_05 (string "FFFFFFFFFE000047FCA061F97C31AE4F8F3FFFFB0001FF013BE0705E3D0DFE41") (owner "Xilinx"))
              (property INIT_06 (string "FFF70001FC017FE0703E5A00F8018110EAFFFFFFFFFFFFFBFBFA6FA43F0410E0") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFBE00F763EAC80D0FF7FFFF7FC00000187E5E1F50073B10E017F") (owner "Xilinx"))
              (property INIT_08 (string "E002FF201FFDF0F98097B0030DDFFFFFC0BFF02BFF81FE7C280002800BC4BCFF") (owner "Xilinx"))
              (property INIT_09 (string "E0BFFF43FC40000001C1F0857CFFFFFFFFFFFFFFFBF013BF7DA100D03FFFFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFF800F77DA640C83BFFDFFFA00FFFB001C3F0F18017D40130BFFFFF49FF") (owner "Xilinx"))
              (property INIT_0B (string "0007F861C00FE000E2DB7FFE04FF817FFE87FC0C1FE003C0C30962FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FD0F9BF802C0D311F3FFFFFFFFFFFFFFFFF8001D8D010AC87AFFFFFC00FFFFFE") (owner "Xilinx"))
              (property INIT_0D (string "300EE50139E9FA577FA807FFFFFF8002FC71C00F6FF6E03FFFFFA3FE017FDA87") (owner "Xilinx"))
              (property INIT_0E (string "F8079CFF003FFFFFBFFC03FF0A07F8FFCFF008403410EDFFFFFFFFFFFFFF3FF0") (owner "Xilinx"))
              (property INIT_0F (string "10400214EAFFFFFFFFFFFFFFF4F06801738079E97276ED400FFFBFFFF0603C04") (owner "Xilinx"))
              (property INIT_10 (string "31F17526EE007FFA81FFF9631644E6FE77FF003FFFFFFFF01FF700B7FBF0CFF8") (owner "Xilinx"))
              (property INIT_11 (string "002FFFFFFFF01EFB1487FAC311F81046146AF7FFFFFFFFFFEFEFFE7070801800") (owner "Xilinx"))
              (property INIT_12 (string "37FFFFFFFFFEFFFFFFC040000C0C00227309D001FFD000AFF7E7DD837FFDDDFF") (owner "Xilinx"))
              (property INIT_13 (string "1007FD0000079FFDE9E3FFFBE47C007FFFFFFF806FFA100BFAA9DCF8205C2C79") (owner "Xilinx"))
              (property INIT_14 (string "FF037F8A1004FAE03AF84058293DA7FFFFFFFFFFF7FFFFE0040009000023F004") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFE0001C8E000000320A802FF00000003BFF102B3837F83E0075FFFF") (owner "Xilinx"))
              (property INIT_16 (string "0000017FAC2C7013F810007FFFFFFC07FE4240007B023AF9B05048B49DFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "0403702E63F3B82049E357FFFFFFFFFFFFFFBFE0803F92001C000040003FE000") (owner "Xilinx"))
              (property INIT_18 (string "7F70C07FE2070F04000101FF400000000017EE17A85FFD488277FFFFF80FFE00") (owner "Xilinx"))
              (property INIT_19 (string "F2CE03C7FEC0007FFFFFF01FFA000000823563ED3C009B6AE57FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "A3DEFC00B2238DFFFFFFFFFFFFFFDFB8707FEC0FC780D40087FF000000000017") (owner "Xilinx"))
              (property INIT_1B (string "F81FE781DC002DFC000000000003FE27E2D3FF20000FFFFF801FD8000002D003") (owner "Xilinx"))
              (property INIT_1C (string "FB800127FFFF01DF90200002C080676F59F394A44EFFFFFFFFFFFFFF7FFCB9FB") (owner "Xilinx"))
              (property INIT_1D (string "88641AFFFFFFFFFFFFFEC7F610FFFE1C738581090FF0000000000000BE000060") (owner "Xilinx"))
              (property INIT_1E (string "A20DBFE0000014200000BFC0781FFCC8014FFFFC00FF9000006080FECEFF6E50") (owner "Xilinx"))
              (property INIT_1F (string "FFF007FE80000131405FEE9FCE6AC84A30FFFFFFFFFFFFFBF7F721FFFE00018F") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFF7FFFFFEC94FFFE0BF58FBA016FC80000CF3EE0001FFDE403FD400065") (owner "Xilinx"))
              (property INIT_21 (string "000FFFFFF20007FFC683FF080105FFE00FF68040030060079B6F0F26109134DF") (owner "Xilinx"))
              (property INIT_22 (string "040037002000D84CD8550D8135FFFFFFFFFFFFFFEFFEB2FFC607FE8FED9B7F00") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFCBE3EC3FDFCFF537FE40007FFFFFFF0003FF0611FFC00035FE001FF0") (owner "Xilinx"))
              (property INIT_24 (string "FF80003C0C02FFC00003DE001FE000003000044025CB31F8E1232AFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "006002DF5FF0654049FFFFFFFFFFDFFFFF7FEE3D20BF3708EB77FF0001FFFFFF") (owner "Xilinx"))
              (property INIT_26 (string "CA3060E713015ED5EE0001FFFFFFFFE0000000001FA800030000DFE000002800") (owner "Xilinx"))
              (property INIT_27 (string "00003FFC00000003FFA00080601000780DD67FA1C14465FFFFFFFFFF7FFFFEAF") (owner "Xilinx"))
              (property INIT_28 (string "FFA0D20447BFFFFFFFFEFFFFF9FFFBFE30E3C3125CEFE4001FFFFFFFFFFA0000") (owner "Xilinx"))
              (property INIT_29 (string "41833E6FF8000F7FFFFFFFFFC00054001FFD000000037F80004650080030211F") (owner "Xilinx"))
              (property INIT_2A (string "4000003FFF800080C0000150387C47C87681257FBFFFFFFFFFFFEFFFFD803BD0") (owner "Xilinx"))
              (property INIT_2B (string "61FFFFFFFFF7FFFFFFFFE2C07BE8470793FFF80057FFFFFFFFFFF2009E800FFA") (owner "Xilinx"))
              (property INIT_2C (string "E80037FFFFFFFFFFFFCDE7800FFFC000007FEC000008D000E33839F0BF500571") (owner "Xilinx"))
              (property INIT_2D (string "F000000100003A1A3FE3FE4044CA40DFFFFFFFFFFFFFF7FFE70019A023072AFF") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFF7DFFFB880099C339F3D3FB000BFFFFFFFFFFFFFFDEFC00FFFC00003FF") (owner "Xilinx"))
              (property INIT_2F (string "FFFFFFFFFFFFFFC002FFD0003F7F84000011500179571BE7F84C22331FEFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "7003FE479FC7F8480071355FFFFFFFFFFFFEBFDF2080049004377BFDA000BFFF") (owner "Xilinx"))
              (property INIT_31 (string "7F7C40864AC80837F3FBE000B7FFFFFFFFFFFFFFEFF8007FC913FF7F04000019") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFE007FFFF7FFF740000A2138078CCF9FC006FB027F39EFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "97E00164086222EFFFFFFFFFFFFFFFEC008FFDE7D812FB7DC001FFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "F97FB4007BFFC801FFFFFFFFFFFFFFFFFFFC001FFFFFFF310000000B784E202B") (owner "Xilinx"))
              (property INIT_35 (string "000FFFFFFB840008002A508D392B8FE0007A019476EFFFFFFFFFFFFFEFF0981F") (owner "Xilinx"))
              (property INIT_36 (string "02D040BFFFFFFFFFFFFFFDF0811FC21F640003FEC003FFFFFFFFFFFFFFFFDFFE") (owner "Xilinx"))
              (property INIT_37 (string "07FC8001FFFFFFFFFFFFFFFFBFFC000FFFFFF2400100113ADD1D82390FF00064") (owner "Xilinx"))
              (property INIT_38 (string "000003201142B61CE07915FC006805A860EFFFFFFFFFFFFFFFC0090FDEDF8400") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFBFFC0091F81EF0C3C1B374001FFFFFFFFFFFFFFFFBFFF8001FFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFE00003D820000062096634C1C31D3B0F000100222EBFF") (owner "Xilinx"))
              (property INIT_3B (string "38F57A1C03F7606CC0001BD6B2FFFFFFFFFFFFFFFFE00C0F84643F3800B88002") (owner "Xilinx"))
              (property INIT_3C (string "FFFFDFF067853101FA0801FC4006FFFFFFFFFFFFFFFF7FFFC000000000000201") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFF7FFEC800000000000A6129E6DB0E01E1C0F0800008F2D1FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "21C407788000145E7CFFFFFFFFFFFFFFFFFBFC0018C3FA0080720013FFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "0C401E05FA0F9C5E0017FFFFFFFFFFFFFFFFFFFFD00000000000002E286B7F48") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0F5FEB886F4D4402F0C01C2C4B22602173A69D7CCBB0C7FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "986500919FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF5FE001F13C3905FF00006") (owner "Xilinx"))
              (property INIT_02 (string "FFFFEF7178003E738F8067C8C0020C1FC0084B4C80064EE07C2C00826F837DAE") (owner "Xilinx"))
              (property INIT_03 (string "16DD806423C0F81E03D20203D42462BC681B0FFFFFFFFFFFFFFFFFFFFFFEDFFF") (owner "Xilinx"))
              (property INIT_04 (string "B7F7FFFFFFFFFFFFFFFFFFFEFFFFFFFBFF9D00003E738E04E243C0069E1FE078") (owner "Xilinx"))
              (property INIT_05 (string "00002E731880FB4F0086BCBFF0F03899080C0009FA20035320738C000EC3EA07") (owner "Xilinx"))
              (property INIT_06 (string "1B0878383FD39FF2CB05211FE802617FFFFFFFFFFFFFFFFFFFFDFFFF7FFFFC3F") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFBFFFFE7FFFFFFBF0050000F07B1D19FC1D3808B98FF1B40DBAA128") (owner "Xilinx"))
              (property INIT_08 (string "0029F47E7C083A8591C63B15E5C01BA01857FFA5AFE3E980050FEC70603FFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FEA1BFE36CD068F863C0203FFFFFFFFFFFFFFFFFFFFFBFFFFFF7E8080061F639") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFFFFFF90029065F21A7C23F0D4C5140C000000100811803787820B") (owner "Xilinx"))
              (property INIT_0B (string "D18C0680004008021B846DCF6067FF6DBFE7C69FCBE200F2203FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "873EAC9E8016602FFFFFFFFFFFFFFFFFFFFFFFFFFFFD8C1EA0F40A0B1067E088") (owner "Xilinx"))
              (property INIT_0D (string "7FFFFFFE30FF50F0C1099D6FE5C1F8206100010000049B13CF5DF813FF51BCF6") (owner "Xilinx"))
              (property INIT_0E (string "07838007763FC77A9D18FED8B70D0B0001A168406007FDFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "78607007FFFFFFFFFFFFFFFFFFFFFFFFFFF2041410F95381C3CFCDE30984F800") (owner "Xilinx"))
              (property INIT_10 (string "800070FA0BB1F09FDD82AE0CFC000FCF10037E7F8176F9FC1E3FF7F944776142") (owner "Xilinx"))
              (property INIT_11 (string "2CF0C16C7F659451D7824267F212F8006C87FFFFFFFFFFFFFFFFFFFFFFEFFFFB") (owner "Xilinx"))
              (property INIT_12 (string "BFFFFFFFFFFFFFFFFFFEFFFFFFFD080041EA63B0BD639AB85C181E801ED63B6B") (owner "Xilinx"))
              (property INIT_13 (string "03B83EC13898503800101FEBBF5B900588EC1FCFC0868800B9EF7109F823600D") (owner "Xilinx"))
              (property INIT_14 (string "06CB010EEC568AB0EB07702010079FFFFFFFFFFFFFFFFFFFFFFFFFEFBE0C03EC") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFBFFFFBFFE637D63EA009B098071ACC470D4083EED3F07FF030AF8") (owner "Xilinx"))
              (property INIT_16 (string "F12F0CF1D20F3D2E9F887C070AD81E6586100BB60070E187A580B52FCFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "0F60003888A01D82317B9EFFFFFFFFFFFFFFFFFFFFFFFFF606F961E0011C2008") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFFFFF0202B264008C3001F02790E22107FE8E7FF0001E1BD0F44B0000") (owner "Xilinx"))
              (property INIT_19 (string "C1A3F6817FF200383E58122000000240001858603401BBDBF7FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "5C36F641049E37FFFFFFFFFFFFFFFFFFFFFFD93F010058C1C08C3E01F88001E0") (owner "Xilinx"))
              (property INIT_1B (string "FE2BC400B800C1D83F00F882E1C44D2177007FF44FF8381F72C0000008000008") (owner "Xilinx"))
              (property INIT_1C (string "C7E930F1F11BE783F172A08000045E097E1903B3F6FFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "470DDDFFFFFFFFFFFFFFFFFFFFFFEC13E8006801FF985F9B3CC1F4E03D6030A0") (owner "Xilinx"))
              (property INIT_1E (string "13E077998FCD8E480775202014600081840337003A457108DFC000047F00F638") (owner "Xilinx"))
              (property INIT_1F (string "1A18E1D1100FFFE000032F80B438CB9B6FFFFFFFFFFFFFFFFFFFFFFFD821F071") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFFFFFFFFF052B07801C02E15F7FFF97F8F9C60D59F670001E000") (owner "Xilinx"))
              (property INIT_21 (string "0FFE20007FC806C218770000E000011FCC30003FFFF000018000006046806FBF") (owner "Xilinx"))
              (property INIT_22 (string "167FFFFE00020002000001006DBFFFFFFFFFFFFFFFFFFFFFF015D47003985031") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFFFFFF70BC0203FCAE02DC038F16003D1FE90C30700008C105E6FFA20") (owner "Xilinx"))
              (property INIT_24 (string "21C87D93838700026BC38ECF8D80C7E7FFFF0007C3F0078100807DFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "8007E7F00FF4803048FFFFFFFFFFFFFFFFFFFFFE008AF01020F8405F6001B1FC") (owner "Xilinx"))
              (property INIT_26 (string "FFFC0089F801787C11FC8C0335FD31CE03072D900031FBA8EB4E1A00027A7FFF") (owner "Xilinx"))
              (property INIT_27 (string "AED0009AEB6A6CBC2884042FD7BFE007EA2303E800004AFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "01E0001033FBFFFFFFFFFFFFFFFFFFFE0068F003DA7C08FA640197FE00C3FE07") (owner "Xilinx"))
              (property INIT_29 (string "F1060D7610634000F80670E46004C2D8012EAFCA25945F04000D0FBFFC00E008") (owner "Xilinx"))
              (property INIT_2A (string "BEAD8BFE3940000603BEFF81791867D0002896BBFFFFFFFFFFFFFFFFFFF40010") (owner "Xilinx"))
              (property INIT_2B (string "AFBFFFFFFFFFFFFFFFFFFFFE023033C7479E700000240420FC73F03F653C014E") (owner "Xilinx"))
              (property INIT_2C (string "E4000000FD81F871FCF3735C015C69E4EF8860600000003FE7E2F277F5F00020") (owner "Xilinx"))
              (property INIT_2D (string "908000000009EDF1FC4BD3B0084E8A37FFFFFFFFFFFFFFEFFFFE04503DC762DB") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFFFEE05B0ABDCC65DE48000000180C8387E7D02DEE0DC29020721") (owner "Xilinx"))
              (property INIT_2F (string "06E09C3E0171489EF75604300E3A204000000005086A7900E5D8407922FBFFFF") (owner "Xilinx"))
              (property INIT_30 (string "00000001B389ADE0080120BFEFFFFFFFFFFFFFFEFFFE03E2F1DE16DE63C00000") (owner "Xilinx"))
              (property INIT_31 (string "FFFEFFFC13C68AFE17B8D7E983F03FFE841FCFB177777716400FCEF441000000") (owner "Xilinx"))
              (property INIT_32 (string "F874F4587E3640039C308200000000000000F3E08CA0575BC2FBEFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "6F7019E0249080F7FFFFFFFFFFFFFFFEFFFC4F8658AF033DFFFF0E4334E1041F") (owner "Xilinx"))
              (property INIT_34 (string "0C0C7377A174BFFC0098C78F0010009420401834400119400000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "00A24000341910400000000001F427801940220301EDFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "011600633FFFFFFFFFFFFFFFFFFE00087097F3F87FF00800497F0200002E0002") (owner "Xilinx"))
              (property INIT_37 (string "44D6BFE0000002FF820000004006000000000F34EC000000000045FC27801860") (owner "Xilinx"))
              (property INIT_38 (string "1FF03C8000000000DFFE00407091060C01E37FFFFFFFFFFFFFFFEFF900183040") (owner "Xilinx"))
              (property INIT_39 (string "BFFFFFFFDFFFFFFFFDEF80380838820F174000000003820000139FF005E80040") (owner "Xilinx"))
              (property INIT_3A (string "00000000C6200C085FC1E39E00407AEFFD8000000003FFFD2014C1C29D8C01F3") (owner "Xilinx"))
              (property INIT_3B (string "0000003FFF157D00A382900800C3BDFFFFFFFFFFFFFFFDFFE0380712F015FF00") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFE3B1C013F815FF428000000061F01C880F8FE0E610F1FBFFFFE0") (owner "Xilinx"))
              (property INIT_3D (string "11F8DA64031E742BB0FFFFFFFFA0000000FFE2006E6107808010004A5FFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "60006FA01E003F00012D2FFFFFFFFFFFFFFFFFFFA003400CF83FFE0090000000") (owner "Xilinx"))
              (property INIT_3F (string "FFFF4802401C32DFFD844100002A08EF4172043EB937A3FEF22BFF64000003FF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_05 (string "FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_08 (string "FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFE4FEFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFF801EFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFE800FFFBFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "0001FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "FFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFE") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFFFFFFFFFFFFDFFFFFFFF7F80181FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF90113FFDF") (owner "Xilinx"))
              (property INIT_11 (string "FFFFFFFF7FFFFFFFFDFB815F67FBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_12 (string "FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFB401F35BE83FFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "FFFFFFFF3FF3E7BC9CB185FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFE03F3E7BCDF7583FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "0173F3605161C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF8") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFFFFFFFFFFFF7FFFFFF82011200043E8C0E7FFFFFF9FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "595C947FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF9FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "FFFFFFFFFFFFFFFFF7F973FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF8D0130098") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFFFFFFFCFFFFF7F870120000BDBC206EFFFFFFEFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFA3DFFFDFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1E (string "FFFFFFFFF7F42F7FF1FFFFFFFFFFFFFFFFFFFFFCFFFFFFFAE8400000677C504F") (owner "Xilinx"))
              (property INIT_1F (string "DFFDFFFFF7FDEA480008075E42C3FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF010068008FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_21 (string "F0182000081FFFFFFFFFFFFFFFFFFFFBFFFFE9FBCAC000000B1F6EC1FFFFFF7F") (owner "Xilinx"))
              (property INIT_22 (string "FC7FCB8100000ADE7041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_23 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEE3C0400102FFFFFFFFFFFFFFFFFFFF9EFFF") (owner "Xilinx"))
              (property INIT_24 (string "1007FFFFFFFFFFFFFFFFFFF3FFFFF03D818100200F7FFE80FFFFFE7FFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "00201D3FFBA07DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4F3FCC00") (owner "Xilinx"))
              (property INIT_26 (string "FFFFFFFFFFFFFFFFFFFBFFFF78002903FFFFFFFFFFFFFFFFFDB3FFFFE01DC301") (owner "Xilinx"))
              (property INIT_27 (string "FFFFFFFFFFFF7BF7FFF9C011F23000001F287DC03F7FFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "3E20CFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF723FC70005603CFFF") (owner "Xilinx"))
              (property INIT_29 (string "FFFFFFFFFFCF0BE063006FA20FFFFFFFFFFFFFFFFF69FFFC4015E00008301378") (owner "Xilinx"))
              (property INIT_2A (string "FFFEFE7FFFF010318000092015823FE085FFFDFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2B (string "FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF10F087406E020DEFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2C (string "DF9F389087400E2A12D67FFFFFFFFFEFFEDFFFE008300000FBF01E011F81C3FF") (owner "Xilinx"))
              (property INIT_2D (string "FFD088300C03F3F83C008E0B01DFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFFFFFFFFFFFFFFFFDFFFFFE78E3C09074002F017E08F9FFFFFFFFFEFC7") (owner "Xilinx"))
              (property INIT_2F (string "176000053700801FBFFFFFFFFFCFFE008080C407F70C3C104FFB070FFBFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "F007FD146C100DF61E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDE0C09") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFFF7FFEDE7C0017A0100E3E21203FFFFFFFDFD5AFF4180083") (owner "Xilinx"))
              (property INIT_32 (string "AE36603EFFFFFDFFFF9FFEE80047F80FF878060107F440077FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "04208DE0A4417FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF9E4C0004000018") (owner "Xilinx"))
              (property INIT_34 (string "FFFFDFFFFFFEFF9E28021802001D1079303F6AFBBFFFB3BFF1788007F8C671F9") (owner "Xilinx"))
              (property INIT_35 (string "0073FBDFBB3D89B2340C00C217F8004043E38E42B3FFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "0001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFDE98003801000130FE303C") (owner "Xilinx"))
              (property INIT_37 (string "FFF6FFDE980000010000206E30F00003FBFDFDDFD0CC5411D429ACDF084F2247") (owner "Xilinx"))
              (property INIT_38 (string "3CF2C0EFC017396F97ED0C4783472C40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE43C6100000408F0190381870000BFFBB") (owner "Xilinx"))
              (property INIT_3A (string "600000F88F8F023828E10008FF77F8E2E7EF8C2A9EED9D330D0C910382E057FF") (owner "Xilinx"))
              (property INIT_3B (string "0C12AC6ED87B671ED963DEA047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7F82") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFBFE6FC301803E7987FDC11C29C100087FBC6087FFFF") (owner "Xilinx"))
              (property INIT_3D (string "1FFB003011C30408666EB104F03F0806F2EEF731671E09299CF07FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "94B167330D300F707FFFFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFEDF000783FC9F") (owner "Xilinx"))
              (property INIT_3F (string "FFFFFFFFFFFFFFFC7E000F13F02F37FC00001ADFA70876EDA2068070082C27A6") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 4) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 4) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "DDEDDCEDDEDDCDEEDDDEEDEEEEEDEEEEFEEEEFFF4EEFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEFEEEEEEEEEEDDEEDEE9DDDEECDEEDDDED") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_05 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_08 (string "DDDEEEEDEEEEEEEEEFEEEEFE8EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFFFFFFFEFFFEEEEEEEEEEDEEDEEDCDDDEDDDEDDDDEDDEDDCEDDEDDDDEE") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0E (string "FFEFFFF7CEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FEEEEEEEEEEDEEEEEEADEEEDDDEEDECEDDEDEDEDDEEDEEEEEDEEEEEEEEEEEEEE") (owner "Xilinx"))
              (property INIT_10 (string "FFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "5A5A693A99EAEFFEFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "FFFFFFF8FFFFBFFFBAEAAA79655506EAA6860665555A15865615559955595655") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_04 (string "DAEEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF") (owner "Xilinx"))
              (property INIT_05 (string "AFFFBBFFEBBAAA6A655550428265167A559A5646562556255565955A565AA4AA") (owner "Xilinx"))
              (property INIT_06 (string "FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_08 (string "FFBAEAAAA955515555655667A956561666655A565865559A6A96A5AEABFBEFFF") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFF") (owner "Xilinx"))
              (property INIT_0B (string "AA69555555555656625656D492555656596559956AAAB9EAEBFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFEFEEAA") (owner "Xilinx"))
              (property INIT_0D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0E (string "59A95614995655585656565655655995AAAAAEFEABFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAA955") (owner "Xilinx"))
              (property INIT_10 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "995615555256555655615969AA6AB6BEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE7FFFFFFFFFFFFFAFAAAAAAA59AAA8561A") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "5286689555665669AAAAFBBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFEAAAAAAAA6AA86A5995661559") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "A5955569AAAABAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_18 (string "FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFAAAAAAAAAA9A58A1559565A52465BA8") (owner "Xilinx"))
              (property INIT_19 (string "FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "AAABDAFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "FFFFFFBFFFFFFFFFFFFFFFFFFFAAAAABAAAA698AC55A56194616595961A96AAA") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF") (owner "Xilinx"))
              (property INIT_1E (string "FFFFFFFFFFFFFFFFFFFEAAABAAAA969AB5A956595659585956696AAAAAAB6AFF") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2F") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "B92D7F5FFE5BA88A44C1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C6CA84") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFBFFFFFFFD15AC302A4A10046DFE7526CFC24D0C23FF821C1FF4C") (owner "Xilinx"))
              (property INIT_02 (string "9AE6CE399ACCD04C28FC20921F857A10076D74C31A419813BDFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "5A0A143B182BFBFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF60EC2005B88084") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFBFDE80086D808208F34C2D38324EF46907FE33B01FF76617CFFF") (owner "Xilinx"))
              (property INIT_05 (string "F0E65E721F3C32EF80405C3E28FFFD133C480123FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "1187FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC12049B04A08A186C115") (owner "Xilinx"))
              (property INIT_07 (string "FFFFEFF9F24AE8AA40804E837B824E3E37124C3992D9A8B1E85C7AFEFC548F80") (owner "Xilinx"))
              (property INIT_08 (string "9B0BB20007E3D9DCF8EA73205C7401EF7FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFDBF30811998101224FFD2DB4D09C1CDB") (owner "Xilinx"))
              (property INIT_0A (string "B3B791810022D7FDDB27EE672D9F52A293FF0AA3F9E3F8CBF716AF00145FFFFF") (owner "Xilinx"))
              (property INIT_0B (string "FDE639083F6FF7BCC460027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFCF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFFFFFFFFFFFFDFFFFFFFFFBFFD47F74D2000492E97ED1E79328C5429EFA4C") (owner "Xilinx"))
              (property INIT_0D (string "601E23D213F3178D9F03288D2079FF24B3310277FBF43584917FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0E (string "00D6F0F99184A57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFCFC5D5B4") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFDFFF33AE080200226663790ABC580B6431D240BC1C9A3FA") (owner "Xilinx"))
              (property INIT_10 (string "F4A0D0E684DCD2E0A9DC0F07A38F02DBEB1E994486EFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "A98E8DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFE3CDFAE3D1AD02085346") (owner "Xilinx"))
              (property INIT_12 (string "FFFFFFFFF7CFFF32C0B168355144892AE3F2D2FD8E0CD0DC0019E79D85BAD6E6") (owner "Xilinx"))
              (property INIT_13 (string "B7EC49B8AAA4F81EC4C21CBDE75A8D8D0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9") (owner "Xilinx"))
              (property INIT_14 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF8FFFFE621D66C10236F557E6732") (owner "Xilinx"))
              (property INIT_15 (string "F9CFB9F4009984D1177E460F4E3AEFE456F9BFC3FEFBF6DE97BD50768B8F1BFF") (owner "Xilinx"))
              (property INIT_16 (string "EB477BF8E56616E7662544839DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FFFFFFFFFFFEFFFFFFF3FFFFFFBFFF9FE1E680450938026E926F643A4F0C58C1") (owner "Xilinx"))
              (property INIT_18 (string "4C5C492482169657BA6E27614822288401F6FAC8DFFDC41F2123BBFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_19 (string "67207FFDAAB42305BFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF3FFFFFFFFFFC7FA1E") (owner "Xilinx"))
              (property INIT_1A (string "FFFFFFFFFFFFFFFFFFFFFFEFFFFFFEB90884642FDA58287C6E7845034C60C0F0") (owner "Xilinx"))
              (property INIT_1B (string "04A3C119E0EBB80976518D2C1EC000627FEF06168547BBFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1C (string "960C400F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFE7FFFFDF4D2420") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFF6FFFDDB6B890004FBCD631EB030978348B4A836075DCFAB") (owner "Xilinx"))
              (property INIT_1E (string "742E0004AB7B9DA2E273FE0DFEBF8A3C590EFFFFFFFFFFFFFFFFFFFFFFFDFFFF") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFBFF7E9EFFE4D855000469F6") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFF15BFEEFD9582000097F071BE380054D419FB0665673DDFFB01B1418E") (owner "Xilinx"))
              (property INIT_21 (string "2C07F38FAAF3F3A95BFC09B8059FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "FFFFFFFFFFFFFFFBFFFFFFDFFFFFFFFFFFFFFF3FFFCAA22484045DF64B9DAE80") (owner "Xilinx"))
              (property INIT_23 (string "8C7F3E7B75A61000497F0141FC8919FFFECF6CF77B8F5FFC4C14A29FF7FFFFFF") (owner "Xilinx"))
              (property INIT_24 (string "F2DF7F9BFFFF7368139DFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFF26716C001057E11C3B7416AC4E3FF") (owner "Xilinx"))
              (property INIT_26 (string "E99310200C3E80FC61ED01805DB742DF721FFF7E47111BBDFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_27 (string "B7FAB2C893FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFF777FF8") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFF9FFFFFFFFFFFFFFFFDFB38CE258800181FF06589FCD100209033DF7EDC") (owner "Xilinx"))
              (property INIT_29 (string "0033FC1D9B9F3E07DC280ABCEEFFFFE39F6027FFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2A (string "55BFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF7FD773D74D1040") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFFF7BF3974D12708023FD0AFF07A1F3200F2FFEEFB7FEEEA164") (owner "Xilinx"))
              (property INIT_2C (string "D782CE1330F6EBFEECBFFDF787084DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F") (owner "Xilinx"))
              (property INIT_2D (string "FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFE7AC5940821001F882") (owner "Xilinx"))
              (property INIT_2E (string "FFCFFFFF7FEF8CFA04233000BF83298AA8D66090FBFEF8FDFBF524389FAFFFFF") (owner "Xilinx"))
              (property INIT_2F (string "81E08FFFFC5FF5F2E8202BEFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFDFFFFFFF7FFFFFFFFFFFFFFFFFBFD78896A50510000BE6CDC9819B") (owner "Xilinx"))
              (property INIT_31 (string "7FAF7DFCE87590000B74E8CB2F4877615A7FFD5EB5D17E22EF7FFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "DE7ADAEF7006EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFED") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFE7FFFFFFFFFFFFEFF5AFFFEFB39CB26100003746AFAFD84E7C7EBDC") (owner "Xilinx"))
              (property INIT_34 (string "D14E040000FC025C30819C03FBDD5A5BFFF18162BFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "AD15BFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFE7FFFFFFFFFFFFEFFF5FF6E7FEE") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFF9FEDE7F7D94FE650001BE2F4766FBE4077EFDF9DF6FFE") (owner "Xilinx"))
              (property INIT_37 (string "017F086FD046F0077EDBBFF768EA954DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBEFFF3FEEFFBE9C2600") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFDFFFDFFFFFFB67C8080002E33FC7004580EE3B9B1F7FDABA184FFFF") (owner "Xilinx"))
              (property INIT_3A (string "01529B3E77D9BCF5F56824A6FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFEFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF776C4180000FA303") (owner "Xilinx"))
              (property INIT_3C (string "FFFFF7FFFBFDF8CE2780000FF08783680BFD41F3BFFBD7FD479CFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FD177FB9DDAB4A3D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFDFFAFDA8A480001F047A5F71F76") (owner "Xilinx"))
              (property INIT_3F (string "FBFBF7FD7B2C4801FF01FD63BC3A777679F3E992813FFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "208064A0592CC43B80400297806A0080FFFFFFFFFFFFFFFFFFC9315CC4001000") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFF96F10A0000400000099AC88FCDDDD08AE40720008000000000") (owner "Xilinx"))
              (property INIT_02 (string "AF2943A0689C0400000070000002049029B0671EF9BB9F00E6A5F762500017FF") (owner "Xilinx"))
              (property INIT_03 (string "84FD8714BE04800D82B670183FFFFFFFFFFFFFFFEFFBC0268004200000002F0B") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFDEA70000E0428000005F0C3E3BBF2E65CB34900000A0000000000319B0") (owner "Xilinx"))
              (property INIT_05 (string "6CBFACB0800008000001016603DC6D7D1CFEE00890CFB48920313FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "D01949D056802091BFFFFFFFFFFFFFFFFFFEAAB59411002000000B83E0529193") (owner "Xilinx"))
              (property INIT_07 (string "3D43308000000000018E68B68718CBAE7E8F20000400000202B989CDF6F3F702") (owner "Xilinx"))
              (property INIT_08 (string "380000012001005718E1D943E03EE21168766F9800017FFFFFFFFFFFFFFFFFFE") (owner "Xilinx"))
              (property INIT_09 (string "E2D3AB233FFFFFFFFFFFFFFFFFEF7ECE4860000040000055735546F7BC5CB306") (owner "Xilinx"))
              (property INIT_0A (string "2200000000EEBEFC4D770D1537801C000080800401727EB43F59E81D8020C894") (owner "Xilinx"))
              (property INIT_0B (string "00202468F80E3037E81C8E63EAFDB89098073FFFFFFFFFFFFFFFFFFF73CFA142") (owner "Xilinx"))
              (property INIT_0C (string "DFFFFFFFFFFFFFFFFFFF3E5C83800010000000296FA794BE339AFF001E040000") (owner "Xilinx"))
              (property INIT_0D (string "00F949DC46753D55B9BCFE0802000001027C7C0FC697A913C6C83ACEF5121205") (owner "Xilinx"))
              (property INIT_0E (string "3F9C60278A2FE861A51E77201A07FFFFFFFFFFFFFFFFFFFF53A9450008800000") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFEFBE4120181000000007820F8CB4460A607C39608000101032032") (owner "Xilinx"))
              (property INIT_10 (string "099EA8082706E5001200004201640B910FB621592D80A8AF772D2805FFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "891C846336BB08C3803AFFFFFFFFFFFFFFFFFFFFEC92D018008000000078BE7F") (owner "Xilinx"))
              (property INIT_12 (string "FFFFF9FC5C7600000000007E98E30999398C2C3BF6600100C00300C3943671CF") (owner "Xilinx"))
              (property INIT_13 (string "41F6B64000000000800D17527CA8E4A728E295621486007EFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "D3752651413FFFFFFFFFFFFFFFFFFFFFF73DB14180000000001D18D825C311F4") (owner "Xilinx"))
              (property INIT_15 (string "4841128000000052584CF9CF57505798BE44000000018299E3D5FD04EA3A6983") (owner "Xilinx"))
              (property INIT_16 (string "0000012506F202EE835DE221560030FF2E82027FFFFFFFFFFFFFFFFFFFFFEFBF") (owner "Xilinx"))
              (property INIT_17 (string "0DBFFFFFFFFFFFFFFFFFFFFFC763718810241000001F88C543CD89C5EC47FC21") (owner "Xilinx"))
              (property INIT_18 (string "2600000BA86B49C1132549C16D300000003A1CB02928FE2DE489938EA6B549E2") (owner "Xilinx"))
              (property INIT_19 (string "02B989082061E4C66C8EE7214C12157FFFFFFFFFFFFFFFFFFFFFFAED95401082") (owner "Xilinx"))
              (property INIT_1A (string "FFFFFFFFFFFFFFFFFE7CEC0022002020000FEC4FE9CE59F8F6925B210800004E") (owner "Xilinx"))
              (property INIT_1B (string "F8DBD9F78B3F6900819028000084007CB3978FD4E1B03A9AB164220426FFFFFF") (owner "Xilinx"))
              (property INIT_1C (string "A8FE352827F63B2043144FFFFFFFFFFFFFFFFFFFFFFFDE6CE10401100840000B") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFCFFC260866A2080000DEC17182C7FEA9A7D0C20700007A1D3DFF495") (owner "Xilinx"))
              (property INIT_1E (string "309048ACB26B00201FE1CBEFEA5C6E53FF5CE38827C955085FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1F (string "522C19A75002FFFFFFFFFFFFFFFFFFFFFFFFDDFFE0A0A022010000098D53F840") (owner "Xilinx"))
              (property INIT_20 (string "FFBEDBA140C07A000001965A8319067FBC80967805001F07CC31EAED8D0026E1") (owner "Xilinx"))
              (property INIT_21 (string "023806010F0FE0C8BBFB5C080BEB5AFC50815400FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_22 (string "9066FFFFFFFFFFFFFFFFFFFFFFFFFDF7EA639488820000003E7E0591D5C7778A") (owner "Xilinx"))
              (property INIT_23 (string "120080480C08113FA1A3CFE137DC9019A0001F0FDFE483459C2FFF5EAF735355") (owner "Xilinx"))
              (property INIT_24 (string "1F1FFFF65A8B39AE13E4E2FFC7956802FFFFFFFFFFFFFFFFFFFFFFFFEBFDC468") (owner "Xilinx"))
              (property INIT_25 (string "FFFFFFFFFFFFFFFFFFFFF9FFACC562F112A01800673F268B0E762181C8D4060D") (owner "Xilinx"))
              (property INIT_26 (string "00008686A48E531A31E010D001839E3B89E8775E621DE98F4AB010945C03FFFF") (owner "Xilinx"))
              (property INIT_27 (string "E338807B46EB1CEA182EC685FFFFFFFFFFFFFFFFFFFFFFFFF9FBFBE95A1600A0") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFFFFFDDF759682212500400004E3609B79CD307D8BE200803FD2BF4C") (owner "Xilinx"))
              (property INIT_29 (string "829B0D64083F8A378370BED613C2E4D8C0910783BD581B8088C5FFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2A (string "0BC470B5BEBE02ADFFFFFFFFFFFFFFFFFFFFFFFFFBEF7FFC802A026000000477") (owner "Xilinx"))
              (property INIT_2B (string "FFFFB3FFF74D88E46E001000037506C6463018012001C1F87AB451D189B3C481") (owner "Xilinx"))
              (property INIT_2C (string "E001F43A66E8F0F194F87F65847009047B740A22118DFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "1F0B056FFFFFFFFFFFFFFFFFFFFFFFFFFFF5F36A541900060000025C028545F9") (owner "Xilinx"))
              (property INIT_2E (string "FED9540401084400031C02CA58B05901DB86F2F09E8673780D7914401FBABFA0") (owner "Xilinx"))
              (property INIT_2F (string "36AF9E8B77FE108228C61EB4BA13A3A5A6FDFFFFFFFFFFFFFFFFFFFFFFFFD7FF") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA8001E200000034E01E216FDCC7C29EF") (owner "Xilinx"))
              (property INIT_31 (string "FA800900400F893D33F7CE7FB96F2E2F9E01CB575A6A0AD03DA709B463E881DF") (owner "Xilinx"))
              (property INIT_32 (string "54D6B0015B7C6FFE9B63A5E129DFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF9FF910") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFE7FFFFFFE22014F082000099F9F500A5CBBE4986141FFF81") (owner "Xilinx"))
              (property INIT_34 (string "028401869BB4354F4C5EADF77FA03E0B7E411CA3AB1B9514FB014BFF7FFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "2E83373D25E674414BFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFF7E9024007D00000") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFF4BFFFFFFE79028081C00000C818765318871F0CC0DEBFF14461E67D9") (owner "Xilinx"))
              (property INIT_37 (string "013A5C1E26308BEE643460DEC155806C3D88C43D6F6805FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "E4C68EC035FFFFFFFFFFFFFFFFFFFFFFFFFF4FFFEFFEB3045800340001250203") (owner "Xilinx"))
              (property INIT_39 (string "DFBFDFFFD0C020306020040DF0F81F3A188C776011D80037BB418FDF6623DF4D") (owner "Xilinx"))
              (property INIT_3A (string "D6F1A72014714E231F7D50FDFFF060478E088BFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "BFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFAADB3030600000033A780F177081") (owner "Xilinx"))
              (property INIT_3C (string "FDBA00224981000174800E267DB4B5B82D00017063135CC22BF54E7FE909C041") (owner "Xilinx"))
              (property INIT_3D (string "01945E8D7E93B6E3ABA7FC858C90BFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFBFFFFFFFDC40417028000025660046407CC66E222290") (owner "Xilinx"))
              (property INIT_3F (string "709100073E99D079C0F5DF00237C219D61BD3C9D7B7B6D1F5EB31601BFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "E000000020010C5BC0279080F2F403191E96318280FFFFFF02101800010551A1") (owner "Xilinx"))
              (property INIT_01 (string "C95283FFFFFFA0001008000A70E0007D390277C6D19EFB4002FFF7FFFFFFFBF9") (owner "Xilinx"))
              (property INIT_02 (string "EF543C2CDFC0007FFFFFEFFFFFD12802000020010883833DBC77E5839FE3B87B") (owner "Xilinx"))
              (property INIT_03 (string "000408C304E21CB5FCA65DB2684AD08223FFFFFF56840284038108010127228C") (owner "Xilinx"))
              (property INIT_04 (string "FFFFF0080000410139E0017131A6E2C06462FFE0027FFFF7FFFFFF2F10080000") (owner "Xilinx"))
              (property INIT_05 (string "5FE8001FFFFFDFFFFFE2000000400000108F012404A12AA8E0E9640E2B4523FF") (owner "Xilinx"))
              (property INIT_06 (string "13739E5D540661A3583CA2042FFFFFFF20880900010030400074431BA74CDE44") (owner "Xilinx"))
              (property INIT_07 (string "880402088000011D135D6751B8CD5F48007FFBFFFFFEBF52000000002002101C") (owner "Xilinx"))
              (property INIT_08 (string "7FFFDFFF9FF0000000000480851B0A402B7A2F9D4782E02D04B12BFFFFFF0302") (owner "Xilinx"))
              (property INIT_09 (string "1BC902421A0D54187FFFFFFFFAC0500400010BA000018B09E74FC8233F100083") (owner "Xilinx"))
              (property INIT_0A (string "50442000E91B26498162CE500037EDFFF7FFFE5C40200000000089350E409159") (owner "Xilinx"))
              (property INIT_0B (string "FD40000000000004A03D04CFE6CC9FF61F2E32B9A8007FFFFFFFF24120046010") (owner "Xilinx"))
              (property INIT_0C (string "404DA840AEFFFFFFE19748004000038000010A9827686CD04A24000BBFFF99FF") (owner "Xilinx"))
              (property INIT_0D (string "423AE56812839074001ABEFFFBFEFBC104000000064422D47CA36E8A8601F368") (owner "Xilinx"))
              (property INIT_0E (string "00200900F69258DF37D530E29A910A4D90007FFFFFFFC2699040CA0006800020") (owner "Xilinx"))
              (property INIT_0F (string "EBFFFFFFDA82940888A0228000C63F30B2A6E7D0037400B9E57F7FFEFAC80000") (owner "Xilinx"))
              (property INIT_10 (string "D038FFFC000BFFFFFFFAF9C000080000056A40F672E00F89A0CC15892A543298") (owner "Xilinx"))
              (property INIT_11 (string "40E2E4FEDC6983B9804DCEE62000BFFFFFFFCB850101100002000101EB75B625") (owner "Xilinx"))
              (property INIT_12 (string "D415300080404600030779EC1AC601A3FE7C000BFFFFFF6E3EC9000000000008") (owner "Xilinx"))
              (property INIT_13 (string "0033F7EFFFE9BAC06000000000000044A3A0B94C8223A8069AA498B0BFFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "3B46CDD4AB8BBCD11231DFFFFFFF5CE4B30500020700060678BDCCB3FF8FBC78") (owner "Xilinx"))
              (property INIT_15 (string "000081000001B0D9EE4F67827F1C0015FF7FFFEDFE8200000000005080D98AC8") (owner "Xilinx"))
              (property INIT_16 (string "FBE2F5A300000000005C043183A67F32CF7B0AD3315990009FFBFFFFFBC17808") (owner "Xilinx"))
              (property INIT_17 (string "179D5BD28049BFFFFFFFFFEA402400000E5C1011F01B71B95E619B9C0007E3FF") (owner "Xilinx"))
              (property INIT_18 (string "0002F5E7E6781DB14CD94000F93FFFC7500000000000801008820657FF181D4E") (owner "Xilinx"))
              (property INIT_19 (string "8000000010010D843873169D3879BE280BE30441BFFFFFFFFFF0C2C000011600") (owner "Xilinx"))
              (property INIT_1A (string "C043BFFFFFFFFFED22CC00040A801001B9C31BC17BEB17D9400277DDFFF86401") (owner "Xilinx"))
              (property INIT_1B (string "44CAF7E01EC040000EDBFFFA60000000000004002628F8AC7CC4D02A25B84922") (owner "Xilinx"))
              (property INIT_1C (string "0400038387A3715890ED08239BA94503FFFFFFFFEECEF38500001C0100037882") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFE3C4142001A1200010F4A71884ECAE9ED7A0042557FFEEE40000000000") (owner "Xilinx"))
              (property INIT_1E (string "028B0001017FFFF7E800000000000140432707DCA30CB8F2099B19254923FFFF") (owner "Xilinx"))
              (property INIT_1F (string "597256C0606491AB5BA50187BFFFFFFFFFDFAB0A00083C042040E007471DED30") (owner "Xilinx"))
              (property INIT_20 (string "481A0600380000087582039DE9EB847330010D7DFFF704200000000004019C41") (owner "Xilinx"))
              (property INIT_21 (string "71F33ECFC000010000000001C2C6EB6F0D33C0188D4FD174814F7FFFFFFFFFD5") (owner "Xilinx"))
              (property INIT_22 (string "112040288A309249FFFFFFFFFFFDB29884042A0400013E7E1919EFBD843F1000") (owner "Xilinx"))
              (property INIT_23 (string "08284002DF71138DE6C2083FB0000FF3FD8FC4000000000000023453772F02EC") (owner "Xilinx"))
              (property INIT_24 (string "8400000000000000834FD4A61A797D1FEA799051004EFFFFFFFFFFFF978B82C4") (owner "Xilinx"))
              (property INIT_25 (string "08510009FFFFFFFFFFFFD7972001900000005F7DD10DDF79F89EF0001BF3FF91") (owner "Xilinx"))
              (property INIT_26 (string "3FFA9736AF3FC4027800016FFA1980000000000004D78381D2B4880AB9CD2024") (owner "Xilinx"))
              (property INIT_27 (string "000004EF01F40BEB9F6C91CEAA91898A012DFFFFFFFFFFFFFF7B012040000006") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFFFFA7AF4012B02000069F706372EFE236038E000507FA0B00000000") (owner "Xilinx"))
              (property INIT_29 (string "0B836C631A0020470E2280000000000211C701B3E563102CA3ABB8488E8080CF") (owner "Xilinx"))
              (property INIT_2A (string "00908FF7118E6ACAD64C9E9009EFFFFFFFFFFFFFAEAA2451100400036FB90663") (owner "Xilinx"))
              (property INIT_2B (string "FFFFF4740820400008000DEEFC60C40F78FB9B0012432A5020000000000008E6") (owner "Xilinx"))
              (property INIT_2C (string "1F404498202000000000000400EC003029E743F981D0F8C910C000D7FFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "819E8980146008D0029FFFFFFFFFFFFFFAD2042480400000095C00E0FE3FF451") (owner "Xilinx"))
              (property INIT_2E (string "14A7A000400406AB7FD962F33F1107C0001280280000000000102160003F869B") (owner "Xilinx"))
              (property INIT_2F (string "004E4000000000280060000BF87A0093087911E7491281AFFFFFFFFFFFFFFBEA") (owner "Xilinx"))
              (property INIT_30 (string "902629A011AFFFFFFFFFFFFF7FEC3123C010800000DB381CBB80898487E00020") (owner "Xilinx"))
              (property INIT_31 (string "280001062F18D1DEB1D2A7D80030000700004000000804E000130FA7B83E09F2") (owner "Xilinx"))
              (property INIT_32 (string "1000001000E03BC33BCC08165D0D20AAB0A057FFFFFFFFFFFFFFDFE1634548A0") (owner "Xilinx"))
              (property INIT_33 (string "423FFFFFFFFFFFFF7FF8F40342010000000EDB1400BE296067D0000000000000") (owner "Xilinx"))
              (property INIT_34 (string "B98B9E06AC812BFE0040000060402000001090006400B7EC075C764471ECB828") (owner "Xilinx"))
              (property INIT_35 (string "036010608F1D0377390208C30924537FFFFFFFFFFFFFFDFD8521A0010000420F") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFF19000A8000000002B265306E0CA01E1FE006000000C200000012C") (owner "Xilinx"))
              (property INIT_37 (string "7FA161F700C0000000000000012102802B701E3201AD3350621B316013FFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "5BCC88A2838756D04C201FFFFFFFFFFFFFFF7FFD4201C0240800088CA0190392") (owner "Xilinx"))
              (property INIT_39 (string "FFFC3A5080010000001B4650C3CE3E20B5FFEAE0000010000000002388987358") (owner "Xilinx"))
              (property INIT_3A (string "E0000000000000000008140A5C54475D9C561C96CEC9AB000FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "909E8C8D920087FFFFFFFFFFFFFFFFF54089000000004019B817E0EA617C7ECF") (owner "Xilinx"))
              (property INIT_3C (string "111100000301FE29986888FAC88FB080000000000000004134037AC25B0B0617") (owner "Xilinx"))
              (property INIT_3D (string "000044010051E403CCBA365B0FEE40A80532040157FFFFFFFFFFFFFFFFD39297") (owner "Xilinx"))
              (property INIT_3E (string "4120F7FFFFFFFFFFFFFFFFB5B25D420000000000BC270C2C00DFE3CFB5000001") (owner "Xilinx"))
              (property INIT_3F (string "0002A22B591C211848FF1B800030000004054241C4413F227AB259D260158471") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "F40013FDC829FFDDFF79EC3091AF20FE1EB84003268E38245FFF08000000409A") (owner "Xilinx"))
              (property INIT_01 (string "C74112A0BD04BF7F00000800028B1CA92F86FD81FE3F82F8002FFFFFFFFFFFFE") (owner "Xilinx"))
              (property INIT_02 (string "FE5FA60A81F8003FFFFFFFFFFFFFC40007FFBF7EFFFFEB791F20864006FC3D04") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFFFFDF7D0D6504089FF4373CAD7403A93A003FFF00000000145347E61680") (owner "Xilinx"))
              (property INIT_04 (string "18007FFF0000010008044B5A84997C507701A6D8001FFFFFFFFFFFFFEE0003FE") (owner "Xilinx"))
              (property INIT_05 (string "0DF80077FFFFFFFFFFFDFE0000FFFFFFFFFCDE6D064144B0561A690D46001E79") (owner "Xilinx"))
              (property INIT_06 (string "8E7252C020C7F4CE55071E3017E032005FFF00044008100C4376278F7945A720") (owner "Xilinx"))
              (property INIT_07 (string "00000804108645D8C70E229736A325F80037FFFFFFFFFFFCFE00008FFF7FFFFF") (owner "Xilinx"))
              (property INIT_08 (string "FFFFFFFFFF79FE4000337FFDFBF7966211C2880C5E5EAE8C2AAF14AAB2005FFF") (owner "Xilinx"))
              (property INIT_09 (string "0B9D99F980898A844644F4007FFF00084804001091C4A52EA31A2EDD05F00037") (owner "Xilinx"))
              (property INIT_0A (string "000024A4F5182FAC36E457E1002BFFFBFFFFFFFFFD1000039DFD7361B46AB705") (owner "Xilinx"))
              (property INIT_0B (string "FF3FFF0000098ABBE6EBB4C6A5090A91929F5D8235915D759C430FFF00008004") (owner "Xilinx"))
              (property INIT_0C (string "4D40544B99D4281E37FF00100004010090A1CCF44E576FFE45F0020FFFFFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "9674779F3FD80DE0002FFFFFFFFFFFBEFE80000306DC42E3944E2B6C076C45CD") (owner "Xilinx"))
              (property INIT_0E (string "00000C94CD8783842A4C9164FC7A5E618C7E9BD1500437FF0000000020011E45") (owner "Xilinx"))
              (property INIT_0F (string "DCD5D01ABFFF0000002022202953BE3450DB1AD409F0006FFFFFFFFFFEB7FBE8") (owner "Xilinx"))
              (property INIT_10 (string "249107E8014EFFFFFFFDFE7FFDA80000068C208E0986168222D454465E7F5CD7") (owner "Xilinx"))
              (property INIT_11 (string "2992150802203E1C5A209E230A93D2D9F81337FF00020808022049151E426937") (owner "Xilinx"))
              (property INIT_12 (string "37FF000000004200031BF008259E4A2A0DF0009FFFFFEFBFFBF7FF700000018C") (owner "Xilinx"))
              (property INIT_13 (string "00CFFFFFFFFFEDF7FFF80000000812D2180A4208063F3653CE313009F5AE10C1") (owner "Xilinx"))
              (property INIT_14 (string "840D0237369AE5C0FA19AEE690803FFF00000600000402359875240106008BF0") (owner "Xilinx"))
              (property INIT_15 (string "0040680012D484EF8840E40129E08017FFBFFF7FF7EFF7820000000020D6925A") (owner "Xilinx"))
              (property INIT_16 (string "FFFFE7EFFFC04000001200A61635AC04130700DBBB76013FEE87E0017FFF0008") (owner "Xilinx"))
              (property INIT_17 (string "F8C19B0181AF240FE918FDFF0100000001442244F68E982B798081F8001BFFFF") (owner "Xilinx"))
              (property INIT_18 (string "88B6AFA2C60C3BC09FF9402FFFFFFFFF7FCFFFAB4000000001243385AC10021F") (owner "Xilinx"))
              (property INIT_19 (string "FF9810000000200232229C20077B8381C1C3077F298A80057FFF200002102055") (owner "Xilinx"))
              (property INIT_1A (string "F2152D8800029FFF00800000090020826C726BC013F0CB7900B7FFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "357FA3F1BBDC0017FFFFFFFFFFFFFFF0000000006804A20048E04031E1C9E5E6") (owner "Xilinx"))
              (property INIT_1C (string "0000810682094844100031F36E81FA0C954C02049FFF00000010001202DA2B18") (owner "Xilinx"))
              (property INIT_1D (string "4002BFFF000081100C05840E1FC2070947F1A9DC0059FFEFFFFFFFDFFFFC1100") (owner "Xilinx"))
              (property INIT_1E (string "A0788017FFFFFFFFFFFEFFFD88000000010020010B00957030EB395F367996DE") (owner "Xilinx"))
              (property INIT_1F (string "10000B445D6FF5198769261291968006BFFF00008820010801A00FE31C90B039") (owner "Xilinx"))
              (property INIT_20 (string "00000000010C10A707F2268A491CD875005DFFFFFFFFFFBFFEEF800000000004") (owner "Xilinx"))
              (property INIT_21 (string "FBFFFFFFFFBFFFFCC0000000008C240008068DCBF0D763E4076371158807BFFF") (owner "Xilinx"))
              (property INIT_22 (string "9D844D2C8E2C1E14DB290006BFFF0000020002210BB206F72E1198C4E4FD0015") (owner "Xilinx"))
              (property INIT_23 (string "018483750D4BD7EF7494C0F80024FFFFFFFFFFBFFFF680000000041000400A40") (owner "Xilinx"))
              (property INIT_24 (string "FFBFFFF9A00000000540902110440179039F3E1ECA96B56B0007FFFF00026220") (owner "Xilinx"))
              (property INIT_25 (string "3E0B9E2F0B6D0307FFFF0000C000200958BE05F66E70B95EC2F680B7DFFFFFFF") (owner "Xilinx"))
              (property INIT_26 (string "0E445A7810565396C0047FFFFFFFFF37FFFFC800000083009123000907AB672E") (owner "Xilinx"))
              (property INIT_27 (string "E20A00000020002204480E626CA043E315464EBC001FFFFF00004800080320FA") (owner "Xilinx"))
              (property INIT_28 (string "67B9400FFFFF00000000020000341DB4FB3AC7B73BFE4002BFFFFFFFFF7FFF7B") (owner "Xilinx"))
              (property INIT_29 (string "5E1831FF4000BFFFFFFFFF7FFFF7B200000000A480440480144ECDC3920118E3") (owner "Xilinx"))
              (property INIT_2A (string "002480C50000393243F076C500F2F6E6001F7FFF04005002004C0A6C2BF4EB80") (owner "Xilinx"))
              (property INIT_2B (string "FFFF0081100181C200B3C970D1983C0B3079C00187FFFFFFFE7FFFFFD0000002") (owner "Xilinx"))
              (property INIT_2C (string "C00027FFFFFFFF7FFFFDE002000201090841041270EA09AC669839379736003F") (owner "Xilinx"))
              (property INIT_2D (string "0002617E1CBC4E995390DD14042BFFFF0000A00082020A31C4E8918CF80128CD") (owner "Xilinx"))
              (property INIT_2E (string "602182024104D07AB987FC1EC0DFF0021FFFFFEFFFFFFFF7E400000208000148") (owner "Xilinx"))
              (property INIT_2F (string "FBFFFEFFFFF5A00000000011818A000641442EF0EF19D2C36754023FFFFF0001") (owner "Xilinx"))
              (property INIT_30 (string "66F125388730CBD8035FFFFF0100400000025054D1BF71980FE7400FD0008F7F") (owner "Xilinx"))
              (property INIT_31 (string "009B960C07100397C46FD402EF3FFBFFFCFFF71FC800000208000188A0DF6D77") (owner "Xilinx"))
              (property INIT_32 (string "FFDFD000800000200008BEBB59C892E1A2185A315A8D40FFFFFF100040010030") (owner "Xilinx"))
              (property INIT_33 (string "3A2D5EA8403FFFFF00448104020801A6136C0C3FF004F66FF500B39FFFF3FDFF") (owner "Xilinx"))
              (property INIT_34 (string "3DFBFF66CC5F41001FFFFFFFEFFFFFFFE000002000000238040A049481402958") (owner "Xilinx"))
              (property INIT_35 (string "0000000040100501DEDE4E5B0E9A7E44CC78013FFFFF000102000200403A124C") (owner "Xilinx"))
              (property INIT_36 (string "E13FFFFF0400148110054021938C1C0CFFF74A5EE800697FFFFFF9FFFFFFA000") (owner "Xilinx"))
              (property INIT_37 (string "89CEF8001BBFEFFFF9FFFEFEC0008000080000350A1E0827F47193190A36DC68") (owner "Xilinx"))
              (property INIT_38 (string "00300C010BC01739F63432EBAD0020FFFFFF04046402100800085BB3E1187472") (owner "Xilinx"))
              (property INIT_39 (string "08000800040408E8501E608907D10FFE98000BEFEFFFFBFFFFFE580080023100") (owner "Xilinx"))
              (property INIT_3A (string "4BFF7FFFF7FFFFFF8400000000208000080925D987B6087C30FD2D1000FFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "585C7BA412E0F91C2D50C0FFFFFF4000080018012140035B8BC5FB5FF5A6F800") (owner "Xilinx"))
              (property INIT_3C (string "0406205000F3AFFF3676260EF90005FBBF7FFFFFFAFC800210000340A421D000") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFF0000000042021063F03714A0B5243ECA0A1236FD01FFFFFF80090041") (owner "Xilinx"))
              (property INIT_3E (string "7AB756DB379228FFFFFF8000010002002090017F438786E55BCAF90003BF7FFF") (owner "Xilinx"))
              (property INIT_3F (string "0038460236FA65ACFF0007FDBBFFF7FFFFF630000000022040C1E047EBEE7A3E") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "3AE5098EB0BA5ABF400FFFFFF07C195FAC60661DBF180930688BFFFF00000000") (owner "Xilinx"))
              (property INIT_01 (string "1A0C7F284FC3A14BFFFF00000000001093C14165E79A0152CDFFE800003FFC3F") (owner "Xilinx"))
              (property INIT_02 (string "C7F995D608405DEEC05FFF8FFE66BB8F820A36468E7F40037FFFE3E92FA854CC") (owner "Xilinx"))
              (property INIT_03 (string "BC288276E003FFFF07C156E0090E391C7F01B69D800BFFFF0000000010A01A71") (owner "Xilinx"))
              (property INIT_04 (string "622F0807FFFF00000000060122C60EF1914223000AA807FA01B7F08F4BC2C082") (owner "Xilinx"))
              (property INIT_05 (string "609040002E0077C3BD7679E600E157906B3FC404FFFE0F06E500799E8C4A1EBB") (owner "Xilinx"))
              (property INIT_06 (string "A808FFFE3C3E832070BEBFA2F9F5248F150DFFFF00000004040164B63CD41A23") (owner "Xilinx"))
              (property INIT_07 (string "5FFF00000000442C0EE538FC5333E3D1080A7C0FFFF1291A69E37F6156F1FB7F") (owner "Xilinx"))
              (property INIT_08 (string "E0FD00DE1FCD48F7BD6317FCF5DFD0003F40F09403C1FF7CDA00657F84794301") (owner "Xilinx"))
              (property INIT_09 (string "E1407503FD407001FE06173A8301DFFF000000000418039A7BE2B3A380F6623D") (owner "Xilinx"))
              (property INIT_0A (string "0000000C1C8CFAC627BBC27BF4F7A7F0004FC1CC08FF806853FFD0BFC000B601") (owner "Xilinx"))
              (property INIT_0B (string "F8480477C0106FFEA6DA6801FB038E86F6E7FEAC67E03C014CB69D093FFF0000") (owner "Xilinx"))
              (property INIT_0C (string "FC1FABF81D01246A0C017FFF0000000010080D042A3D8CBB88FFD7FC1F00FF01") (owner "Xilinx"))
              (property INIT_0D (string "BC0C3F023FDA48575FA8380FFFC07BE90066C010F08AB03FFC005C161E87D267") (owner "Xilinx"))
              (property INIT_0E (string "78189CC5083FFA80403C3C2F0A27FAF0F0F01783EB631221EBFF00000000C010") (owner "Xilinx"))
              (property INIT_0F (string "6F803CEB150467FF000000000F1068814680FFDA8036ED41F17FBFF80E93C393") (owner "Xilinx"))
              (property INIT_10 (string "BDC2CE26EE0787FA81FC069CD83769397401403F690000F0E2F700F7F98318F8") (owner "Xilinx"))
              (property INIT_11 (string "D02F790003F1E3F314EFFD0ECE78E0863B11080037FF00001010018071418000") (owner "Xilinx"))
              (property INIT_12 (string "C801EF7F00010000008251C0100CFFA0C309D09E0FD000AFFA5A127081FBC200") (owner "Xilinx"))
              (property INIT_13 (string "12B87D000007EFE293952079E381C07FF780078397FA142BFCCD2779C09C4382") (owner "Xilinx"))
              (property INIT_14 (string "0F08B78A9864FCA2213BA098D6CA580046FF00000800000644001CFF80419204") (owner "Xilinx"))
              (property INIT_15 (string "000000000011031C3FE080376A1AC5D2F00000003BFC6FC337CB07C00075F340") (owner "Xilinx"))
              (property INIT_16 (string "AC00017EC3C1381207DEA07FFF81FC58764346FE7900433AB0B0A54362001FFF") (owner "Xilinx"))
              (property INIT_17 (string "1F5D734C3A343840971CA800DFFF000000004010F03F89C05C3E84F057C7E000") (owner "Xilinx"))
              (property INIT_18 (string "C088D47FFD870F1B2BE2D807407FFF98001591E62D6C07162277FF93F8F07E09") (owner "Xilinx"))
              (property INIT_19 (string "EFAE0330893FC07FFFBFF1E17A28D7FE81591AE5BC6121851A808FFF00000000") (owner "Xilinx"))
              (property INIT_1A (string "D3E6FC0188DC72001FFF00000000200C747FF38FC79F1397781F01FFFFFFD017") (owner "Xilinx"))
              (property INIT_1B (string "FF1FE79E39BDD23C0BFFFFFFDB036018DA5AC0DFD00FFFFF87E6D822FEFD135B") (owner "Xilinx"))
              (property INIT_1C (string "446FC527FFFF0E2F913BFFBD31004610F573695B910007FF00000000A00639FB") (owner "Xilinx"))
              (property INIT_1D (string "379BE5000FFF00000001380830FFE11CF79AEA74B0F01FFFFFFFFFC0B9E06C47") (owner "Xilinx"))
              (property INIT_1E (string "9DF04BE07FFFEBDFFFD8BC3F9FB6C337C54FFFFC0F1F913BFF1FF97EFF048CAF") (owner "Xilinx"))
              (property INIT_1F (string "FFF0383E82BEFD535C9FDD68F280B2A1CF0027FF00000004180839FDC10CF190") (owner "Xilinx"))
              (property INIT_20 (string "07FF00008000000090F67813B19145FE9FC87FFF30C11FF21C0263E282BED065") (owner "Xilinx"))
              (property INIT_21 (string "FFF000000DFA0701CF60C0E7C105FFE0F07688F5FE816C77FCF981CD6F6A4320") (owner "Xilinx"))
              (property INIT_22 (string "0E7BCC802C3F14314644F62A8A000DFF0000000050003BFC387F54901261CF00") (owner "Xilinx"))
              (property INIT_23 (string "00000002D7FA76542AD119CCBE43FF80000000FEC3BD0BD8F03FC035FE01E0F0") (owner "Xilinx"))
              (property INIT_24 (string "007F803C63F2543FD403DC07E5E01EFBCF804943F9D5160C1EC8D5000BFF0000") (owner "Xilinx"))
              (property INIT_25 (string "0D609D73E0589A9FB6006BFF00002000008026149C13BD1624801F0FFE000000") (owner "Xilinx"))
              (property INIT_26 (string "33B7F4CF431D21674E07FE000000001FFC00F7F81A57F803000F2FE09D7FD700") (owner "Xilinx"))
              (property INIT_27 (string "F7FC3D03E800003C07A4BE7F9E1011FB6AC8806036BB9A0049FF000080204150") (owner "Xilinx"))
              (property INIT_28 (string "40C725BBB8400FFF0001000046810D81A5DB930E673B640FE00000000005FF83") (owner "Xilinx"))
              (property INIT_29 (string "001F013BB83FF080000000003FDFA3FE1F02EC00017C9F807DB9BE086277DEFC") (owner "Xilinx"))
              (property INIT_2A (string "BF800FC06F837F0F3C00C511C6DC992A893C5A8069FF000000001082407FCE26") (owner "Xilinx"))
              (property INIT_2B (string "9E000BFF000800008102823FE63186BB866BFA3FA800000000000DFF617F0F05") (owner "Xilinx"))
              (property INIT_2C (string "E87FC800000040000032007F0F803FABFF81AC077FF32C001340C6F74182D38A") (owner "Xilinx"))
              (property INIT_2D (string "F0245FF8F801AA7240AC0A6E3A309F200BFF00000000080288FFE04CA037285F") (owner "Xilinx"))
              (property INIT_2E (string "000000182400D44010694CEF639FB07F40000E3824000002003F8FF03FFFFC0D") (owner "Xilinx"))
              (property INIT_2F (string "3CBCF0600000003FC2F82FFFC03F842673EF641081AF64E804F25DC8C0100BFF") (owner "Xilinx"))
              (property INIT_30 (string "D022D98BE1D800FA2F88CAA013FF0000000040A62C400DF1C2C72E5CA07F4000") (owner "Xilinx"))
              (property INIT_31 (string "80A25F664EE617475871E27F48083FFDFF6800003007C07E36EC00FF062A5EA6") (owner "Xilinx"))
              (property INIT_32 (string "C8003001D07F00081EF5426FB5DEE0264017E0CFF8192DA4461017FF00000100") (owner "Xilinx"))
              (property INIT_33 (string "EAE3FE8035D1DD1017FF000000000034074FFB07E30D62FDC0DE00002FFFFFED") (owner "Xilinx"))
              (property INIT_34 (string "FA87C301E977897E00427FFFFF7FB1026003F81F8008FF3122FFBFF4900EE7B3") (owner "Xilinx"))
              (property INIT_35 (string "F80FED5FFB84C7B7FFD4A84DDA37B061FF861863091035FF0000000010A89DDF") (owner "Xilinx"))
              (property INIT_36 (string "1D2B3F4033FF000002008610ECDBD1409300167E417C0003EFFFFFEFF0060001") (owner "Xilinx"))
              (property INIT_37 (string "097C837E000AFFFFFF6FEF072003F80FFFDFF2434CBFEEC520DC7C243070FF94") (owner "Xilinx"))
              (property INIT_38 (string "00014E9FEEBD49DD10702E3A038818D39F10A2FF00000000000050CEFD616300") (owner "Xilinx"))
              (property INIT_39 (string "0FFF000000052150469D71F8CB3C0597427E0013FFFFFFFBF78200007E01FFFF") (owner "Xilinx"))
              (property INIT_3A (string "001FFFFFFFFFFFAF0001FF803D820001CBDF699CB79DC9CA9F1F80F011D91400") (owner "Xilinx"))
              (property INIT_3B (string "C70A859DFFC71F9100800C214D012FFF00000000011873CDF36738BBFE1882FD") (owner "Xilinx"))
              (property INIT_3C (string "0000211F96A63187FDF6005C43F9001FFFFFFFFFF32F00003F800000010EEDFE") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFBD400137E0000002EFF19ED619258AFFC07F50400026152E000FFF0000") (owner "Xilinx"))
              (property INIT_3E (string "C0AB79281F00CBA583003FFF00000000020243CEE43FFDF100E000EC000FFFFF") (owner "Xilinx"))
              (property INIT_3F (string "0CD79919FDCFBC9602E8043FFFDFFFFFFFFED8002FFC002033EFFFD1D79480B7") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "CEA1B410C1B282030BF6145550BCBCA170693695247378176FBFFFFFFFFF0000") (owner "Xilinx"))
              (property INIT_01 (string "86268F52D047FFBFFFFFFFFF0000000000000200000A01071F1B93B3460E0402") (owner "Xilinx"))
              (property INIT_02 (string "0000108087063E7BAC036824C00E0DE1EFB082B30C0DB5907035FACC1242C663") (owner "Xilinx"))
              (property INIT_03 (string "E1221C6E3520F472DB94BD9365D6AA0267E5F0147FFFFFFFFFFF000000012000") (owner "Xilinx"))
              (property INIT_04 (string "4C2C6BFFFFFFFFFF000000010000000403C1FE9F3E7BED86EDDBC0099DA07B80") (owner "Xilinx"))
              (property INIT_05 (string "80610F731732F69F7789BE401D08D766C08000C9EE078316A262F8F837B3E504") (owner "Xilinx"))
              (property INIT_06 (string "031547083F05BFE3347B5CDFE7FB1E88ABFFFFFFFFFF00000002000080000440") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFF004000018000000400088024E97FD549CBC5B896B2F0084CF004FEE4") (owner "Xilinx"))
              (property INIT_08 (string "809D834804923CBA6E3614EA1B8C33985C6FFF7483F3124204C8E06C9F80DBFF") (owner "Xilinx"))
              (property INIT_09 (string "FF16C0EA355066FE6D10C7D093FFFFFFFFFF0000000040000008142460739F39") (owner "Xilinx"))
              (property INIT_0A (string "000000000000000016C15467839E7C1382AAB987EB3FFFC7EFFB3845AE77B413") (owner "Xilinx"))
              (property INIT_0B (string "DD3F0DBF8F780009BD6C50EF03EAFED69C1CAA3FF22D675EC1D093EFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "69FE5B339B12871411EFFFFFFFFF0000000000000000A31F88F70A0F501782FF") (owner "Xilinx"))
              (property INIT_0D (string "800000000EFF08FA80CCAD8F0728148161FFC1501F002283B09C7B10022A9CA4") (owner "Xilinx"))
              (property INIT_0E (string "C7F3A223873F24FDD60903958705FF063EDEE0C4883412FFFFFFFFFF00000000") (owner "Xilinx"))
              (property INIT_0F (string "74A6881B105FFFFFFFFF000000000000000CBB1428F01601432E0B7D5CE5F9FF") (owner "Xilinx"))
              (property INIT_10 (string "6E0068D0E773315C3133FC4EBDFF8FFF52EF10404ED9618480404000BB76AEA3") (owner "Xilinx"))
              (property INIT_11 (string "520E8EA53869AB2D687B3E9695A062469E9901AF7FFFFFFF0000000000100006") (owner "Xilinx"))
              (property INIT_12 (string "E1EFFFFFFFFF00000001000000035438598577E1D4E8140E2BDB9E7F1E8D789B") (owner "Xilinx"))
              (property INIT_13 (string "CB738CE1664E13BF0CC01F34F827EDFD4EF1E847CED8779937EEF6D5A247887A") (owner "Xilinx"))
              (property INIT_14 (string "FB5509F513A305620CF6E204E03868AFFFFFFFFF0000000000000010C9EC7B91") (owner "Xilinx"))
              (property INIT_15 (string "FFFF0000000400004010977D5FD4181407C36EF4A37ED5583F1230F9FEF38DE2") (owner "Xilinx"))
              (property INIT_16 (string "CEF302FC021F3F3101F783568FC3C2A084EFE1DD402E123C0FA64B50208EBDFF") (owner "Xilinx"))
              (property INIT_17 (string "F33FFE074969D7A04D04418BBFFFFFFF0000000000000009A2F935DDE0DB6008") (owner "Xilinx"))
              (property INIT_18 (string "0000000000090202D5580E6B7001CF1B8CCFDDB9EBB180A8FC291ED3089C0BFF") (owner "Xilinx"))
              (property INIT_19 (string "381C00FE800E004733782ECC0FFFFEBFFF179992793AC404CC0AFFFFFFFF0000") (owner "Xilinx"))
              (property INIT_1A (string "1DC66A927A20480B7FFFFFFF0000000000002408C2E0E31FC16B1E05C7B819BB") (owner "Xilinx"))
              (property INIT_1B (string "01C0430EC006403E5F06E71AF9F41CD6803F8008500436BF8B0CFFFFF57FFFAF") (owner "Xilinx"))
              (property INIT_1C (string "38154D09ED0C060C1E8D5F7FFFFB3E74C20ABCA80908FFFFFFFF000000000000") (owner "Xilinx"))
              (property INIT_1D (string "F882220A3FFFFFFF00000000000003E826009002FC50AF9CB34C05970593F7BF") (owner "Xilinx"))
              (property INIT_1E (string "EBE3F073FFCC4D8B31CC191BE32FFF5CB8332803F953AFF7283FE1FB170E9E5B") (owner "Xilinx"))
              (property INIT_1F (string "5978EDCEEFF7FFDF8016DB8D18F9749B00027FFFFFFF00000000000027DE0C72") (owner "Xilinx"))
              (property INIT_20 (string "7FFFFFFF0000000000002FA1CC7FF223211BCBFF86B98FD49CAAC888FFDC2A1F") (owner "Xilinx"))
              (property INIT_21 (string "C8FDEFFE7F8BD7AF5A28FFB0C0E1A0DF4D0FFFDFFFDF83E2FFF81F60D9839046") (owner "Xilinx"))
              (property INIT_22 (string "EDFFFFF8FFFFEC0278039E0392421DFFFFFF0000000000000FED307F9BA7CFAC") (owner "Xilinx"))
              (property INIT_23 (string "00000000000088F7103F10ED67125DC700A003B9FE72DB40FF9024175F69F99F") (owner "Xilinx"))
              (property INIT_24 (string "F1B2636FE048FF03A3DE86CBB07F47E7FFFEFFF873FDE7820F4182003BFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "FFFC17A22FF08FC3B70431FFFFFF000000000000EF74000EDF49CE21D806A504") (owner "Xilinx"))
              (property INIT_26 (string "0001E177001CA78DD903642135DDC9B236FC7C57FF52AB9CBD3261FE027A7FFF") (owner "Xilinx"))
              (property INIT_27 (string "56137E5B5AA20FCC4578042FD7BFDFFC084B7BE007FBD50133BFFFFF00000000") (owner "Xilinx"))
              (property INIT_28 (string "07F8805FAC0523FFFFFF000000000005E01508192185C7843BA39BFDDCF3FFF1") (owner "Xilinx"))
              (property INIT_29 (string "493B38DEFFA0BFF13C0484DD61C372B9F9EF99424F6CBCFC000D0FBFF3FF0CCA") (owner "Xilinx"))
              (property INIT_2A (string "C3A00632D6B0000603BEFE7E80946240C037E14003F7FFFF000000000003F02F") (owner "Xilinx"))
              (property INIT_2B (string "104005FFFFFF000000000001F51C4FFAF5328DF7FFDAF9C7026DF438E95C631E") (owner "Xilinx"))
              (property INIT_2C (string "187FFFFF03BE076E7DE66B34C30E70FD3261BFF00000003FE7DD08E67050403F") (owner "Xilinx"))
              (property INIT_2D (string "6F0000000009EDFE06800650C85535C807F7FFFF000000100001FA98112C72B6") (owner "Xilinx"))
              (property INIT_2E (string "FFFF00000000001145AABF3745121B7FFFFFFE7FCF378140621B6420F71434FC") (owner "Xilinx"))
              (property INIT_2F (string "FA1F93B9FEC8CB55B2C9DBCF65C7DFF800000005086D85E6DC9800F29C04047F") (owner "Xilinx"))
              (property INIT_30 (string "000000064EB5DE20EBCECB40326FFFFF00000001000141D0F9321D179C3FFFFF") (owner "Xilinx"))
              (property INIT_31 (string "000100079520AC36E27F2C167FFBDFE3FB9C33C8F0F8B8A99F300D0FBFFE8000") (owner "Xilinx"))
              (property INIT_32 (string "F82D724795E99EBC4B577FFEC000000003531861666030822104105FFFFF0000") (owner "Xilinx"))
              (property INIT_33 (string "85B71460CA0E4708015FFFFF000000010001B04850E778BE08010E413AF0FB9F") (owner "Xilinx"))
              (property INIT_34 (string "F3C26D43A87378041098C7A8FD900F68BCBDEBCB9F7EA07FFFFBEC0000004FFF") (owner "Xilinx"))
              (property INIT_35 (string "7B5BDF0E47E6EFBFC08000017E0FD8801640E9D882120037FFFF000000000041") (owner "Xilinx"))
              (property INIT_36 (string "E0E0031CC017FFFF000000000005DF166F0EF2F470100A00497CFF807EDA1381") (owner "Xilinx"))
              (property INIT_37 (string "57E3FC21E88002FF7F01FFEC4005EA015C01EDCB33FFF000000DBA27E8B02760") (owner "Xilinx"))
              (property INIT_38 (string "9E8BC377FE0C003F24ADCB400E9663F2029C803BFFFF000000001004E0363F93") (owner "Xilinx"))
              (property INIT_39 (string "4013FFFF200000000210603007F96463A0D1F0808003FF3FFFE41FF034E83843") (owner "Xilinx"))
              (property INIT_3A (string "D7B40800BCDFF3FFBFD183AE18447908827FFF9027FC0EFCC8142DCDF0F0020C") (owner "Xilinx"))
              (property INIT_3B (string "FFEC3FC15F159D1C2B9C2C3006344307FFFF0000000002009C2206F5FFFAC0AB") (owner "Xilinx"))
              (property INIT_3C (string "000000000000544BD80BF7CE003D3DD9D8605A0FEF73FF8E09DE26F1EE30801F") (owner "Xilinx"))
              (property INIT_3D (string "CE872595C85D84D588FFECF5805FFFBEFF0BE208CE6437BF702806A5A12BFFFF") (owner "Xilinx"))
              (property INIT_3E (string "71AD0D9F723FDF2004CFD00BFFFF00000000000017FA502CD19C01FF6FFF6EFF") (owner "Xilinx"))
              (property INIT_3F (string "00012602A056A6E3026BBEF3BFD5F710FE8678B94204C3FECE71409BFFFFFC5B") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFE7FFFF7FFFFFFFFFDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFFFBFFFFFFFFFFFF2402C211AD8DDFCF97D27CBFBF1FFFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "67EFDEDFBFB7FF7F9F1FFFFFFFFFFFFFFFFFFFFFFFFFEEEFF7FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFFF75DDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFF21001015") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFF95FFFFFFFFFFF6600600CE2C88DFB747BFCFFFB2EFFFFDF7FDFA3FFFF") (owner "Xilinx"))
              (property INIT_05 (string "FF64EFFFFF3BFFFFFFFFF7F4FFFFEFFFFFFFFBDBDF3FFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "9BD5DF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF02003136CE85EDA8") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFF01200416233BCF96F6D8EEFFFFBFFFBFFFFFFFBFF7FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_08 (string "FD7FFFFFFFFFFFBFFFFFFFFFFFFBF799FEFFFFFFFFFFC39FFEFFFFFFFFFFFFFA") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFFBFFEFFFFFFFFFFFFFFFBFFFF7FFFFFFF0D804EBBD6C2FFB3EE9FFFFD") (owner "Xilinx"))
              (property INIT_0A (string "FFFF02A0A423977133EFFFFFCFFFFE7FFFFFFFFFFFFFFFFFFFFFF7F37C178DFF") (owner "Xilinx"))
              (property INIT_0B (string "FFFFF7DFFFFFFFFFEEFE7263BCF7FFFFFFFEFFFDFFFFFFFFFFFFFFF7FFFF7FFF") (owner "Xilinx"))
              (property INIT_0C (string "83A3FEBFFFFFFFFFFFF7FFFFFFFFFFFF20105B0F87A403D7FC7FFFFDFEFFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "414A49DA65EFFCE5FFF3FCFFFFFFFFFFFFFFFFFFFFFFFED6E0EF3CD7FFFFFFF9") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFFFFCDFEC404C867DFFFFFF603A2FFDFFFFFFFFFFFF6FFFFFFFFFFFF2C40") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFF7FFFFFFFFFFFF0C018030827C24C15DF5FFEF396FFFFFBFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "089377B9FFFB797FFFFFFFFFFFFFFFFFFFFFEDE40480200EFFFFFDFD0534FFFF") (owner "Xilinx"))
              (property INIT_11 (string "FEE46004F084FFFFFDF184D067A787FFFFFFFFFFFFFFFFFFFFFF0880000000C8") (owner "Xilinx"))
              (property INIT_12 (string "FFDFFFFFFFFFFFFF000000F4057F390227F3FFF7FB7BFFFFFFFFFFFFFFFFFFFE") (owner "Xilinx"))
              (property INIT_13 (string "FFFDF0FFFFFFFFFFFFFFFFFFFFFDDBD45440A0093FFFFDFC87004FA1FBFFFFFF") (owner "Xilinx"))
              (property INIT_14 (string "000006FFDEF41843853E39FFFFFFFFCFFFFFFFFFFFFF000041E8078ED76E3B9F") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFF40008094002949FFBEEFF7FFC05FBFFFFFFFFFFFFFFE7FFFBA088000") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFFFFFFFFF3B5040401400043B9F3301842FCFEADFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FE400C995F79FEFFFFFFFFDFFFFFFFFFFFFF103940000200424D7FF777FBE47F") (owner "Xilinx"))
              (property INIT_18 (string "88088000003140905F2B5FFFECFF7FFFFFFFFFFFFFFFFFF3330010010800003F") (owner "Xilinx"))
              (property INIT_19 (string "FDFFFFFBFE7F420000018000043FDFE6DFEE5118FF53FFFFFFBFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "4B2C5381FFFFFFFFFFFFFFFFFFFF0000000018004128E78977FFD37CFFFFFF7F") (owner "Xilinx"))
              (property INIT_1B (string "000040002659BFFFBBE4A7FFFB7FFFFFFFFFFF6404800000800000377EE4FF64") (owner "Xilinx"))
              (property INIT_1C (string "93EE40000000000000166965FEF8D75C2F92FFFFFF9FFFFFFFFFFFFF24000040") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFFFFFFFFFFFFFF800000000000024004D7FFFFFF7EF9BFD9FFFFFFFFF7") (owner "Xilinx"))
              (property INIT_1E (string "59D37FFFE6BC66FCFEFFFFFFFFF7AD0EC900000000001804903BFFF08B0C1BB1") (owner "Xilinx"))
              (property INIT_1F (string "2000000018E98293FF8BEA6E0A3CFFFFFF7FFFFFFFFFFFFF4040000002000001") (owner "Xilinx"))
              (property INIT_20 (string "FFFFFFFFFFFF80000000C000001000A1FF7DEC04037FB7FFFFFFFFFFEE408200") (owner "Xilinx"))
              (property INIT_21 (string "AC2003FE42FBFFFFFFDFB908808000020000132B229CFE0FE32F207EFFFFFF5F") (owner "Xilinx"))
              (property INIT_22 (string "138F235CF81FE7EE74FE1FFFFFDFFFFFFFFFFFFF1020040000000000604B417F") (owner "Xilinx"))
              (property INIT_23 (string "FFFF60000000000000000000020FF41A63FC09CBFFFFFF7C3189980000001000") (owner "Xilinx"))
              (property INIT_24 (string "20B9EFFFFFC95A400100000A00002FC1EA4E785FE70CFEE313FFFFBFFFFFFFFF") (owner "Xilinx"))
              (property INIT_25 (string "F0FDF3501803A4FFFEDFFFFFFFFFFFFF00000000000000000024390A80421080") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000001685CA00084C0499CBFFFFF95100800000242000083F3E0CF") (owner "Xilinx"))
              (property INIT_27 (string "9F8400000000840C000283EE0132E160F5178E0F803FFFFFFFFFFFFFFFFF0000") (owner "Xilinx"))
              (property INIT_28 (string "C8AFF0BFFFFFFFFFFFFFFFFF80000000000000000000049EDC0388C0306A0F3C") (owner "Xilinx"))
              (property INIT_29 (string "0000000848FCF41F93B068422F3D159000000000008E0008A3E216030A30DD87") (owner "Xilinx"))
              (property INIT_2A (string "0001019C000C4BC441880908DD7DC1D7FAFFFFFFFFFFFFFFFFFF000000000000") (owner "Xilinx"))
              (property INIT_2B (string "FFFFFFFFFFFFFFFF00000000000000000080406CE30F7719A3D237DF40080000") (owner "Xilinx"))
              (property INIT_2C (string "C838C76F6759402027C58100080000100120001C03E98098FBD851FEE071BC5F") (owner "Xilinx"))
              (property INIT_2D (string "0178A7C80CFBF3042BC371AB7EFFFCFFFFFFFFFFFFFF04000000000000002000") (owner "Xilinx"))
              (property INIT_2E (string "FFFFFFFF08000000000000200001006983F6C75C9D0A2BFF17E0000000001020") (owner "Xilinx"))
              (property INIT_2F (string "C79ECEF40F3563B040000000000803E1A758C48FFF7A23CDB0FE18DFF9FFFFFF") (owner "Xilinx"))
              (property INIT_30 (string "F0041C9A57AEF3F031DFFBFFFFFFFFFFFFFF00000000000000000001DE79F376") (owner "Xilinx"))
              (property INIT_31 (string "000000000000000000827D30C23BD71FEF8FCF100050000000202A700992A67B") (owner "Xilinx"))
              (property INIT_32 (string "6249506100000200006005E943B7F818267827327FF8607FFBFFFEBFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "CC11920DE45EF37DFFFFFFFFFFFF000000000000000000000F61F2E79D8FE719") (owner "Xilinx"))
              (property INIT_34 (string "0000200000008071B7FDDE01E0229F0C00A1C81440004C400EEB0B4408D5A5F8") (owner "Xilinx"))
              (property INIT_35 (string "FF88042044B2442D3BCD59D1BFEA88608F2B8E857FFFFFFFFFFFFFFF00000000") (owner "Xilinx"))
              (property INIT_36 (string "028639FFFFFFFFFFFFFF00000000000000000004802100FFF802FFFD7F4100C3") (owner "Xilinx"))
              (property INIT_37 (string "0009802195FFD0008F190691C14FFFFC0402020039126C9D90B8DD00810F4542") (owner "Xilinx"))
              (property INIT_38 (string "C3153017E304772C395285ABA4402DC3037FFFFFFFFFFFFF0000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "F7FFFFFFFFFF00000000000000000010BC39843F88410F012CD72910FE960044") (owner "Xilinx"))
              (property INIT_3A (string "D01800F90F8E31C75B01EF1400880B1C1F904C0454AE8EA885EFA324BE63AB7F") (owner "Xilinx"))
              (property INIT_3B (string "CC3F1E02F878EFBE4A841B23933FFFFFFFFFFFFF000000000000000002030F7D") (owner "Xilinx"))
              (property INIT_3C (string "FFFF000000000000000004004C34E1983EFA07FA3EE3C903033580439B403018") (owner "Xilinx"))
              (property INIT_3D (string "8FD2F8CFF00489B1999162864FD0C85B761343B273EEDACE4571A01FF7FFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "B63070E04EDFF073A033FFFFFFFFFFFF040000000000400000011CF3878BFD9C") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000003FD878F1BF4ECA7879827DB402810C9126105B3CF0C45A83A") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_3))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_4))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_5))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 3))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux24))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 2))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux44))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 1))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux64))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 0))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux84))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_3))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_4))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_5))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 16))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 15))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 14))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 13))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 12))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 11))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 10))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 9))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 8))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_9_ "addra<9>")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_10_ "addra<10>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_11_ "addra<11>")
              (joined
                (portRef (member addra 5))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef I0
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_5__PWR_16_o_equal_59_o_5_1))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_12_ "addra<12>")
              (joined
                (portRef (member addra 4))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out71))
                (portRef I1
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_5__PWR_16_o_equal_59_o_5_1))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_13_ "addra<13>")
              (joined
                (portRef (member addra 3))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out71))
                (portRef I2
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_5__PWR_16_o_equal_59_o_5_1))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_14_ "addra<14>")
              (joined
                (portRef (member addra 2))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_3))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out71))
                (portRef I5
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_5__PWR_16_o_equal_59_o_5_1))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out61))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out41))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out11))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out1))
              )
            )
            (net (rename addra_15_ "addra<15>")
              (joined
                (portRef (member addra 1))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_4))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out71))
                (portRef I4
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_5__PWR_16_o_equal_59_o_5_1))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out61))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out41))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out11))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out1))
              )
            )
            (net (rename addra_16_ "addra<16>")
              (joined
                (portRef (member addra 0))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_5))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out71))
                (portRef I3
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_5__PWR_16_o_equal_59_o_5_1))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out61))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out41))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out11))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out1))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux211 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux211")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux2111))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux82_renamed_1))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux62_renamed_3))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42_renamed_5))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22_renamed_7))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<5>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_5))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux2111))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81_renamed_0))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux83))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61_renamed_2))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux63))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_4))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux43))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_6))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux23))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<4>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_4))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux2111))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81_renamed_0))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux83))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61_renamed_2))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux63))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_4))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux43))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_6))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux23))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_3))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux2111))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux84))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux64))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux44))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux24))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux2111))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux82_renamed_1))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux62_renamed_3))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42_renamed_5))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22_renamed_7))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<0>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux82_renamed_1))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux62_renamed_3))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42_renamed_5))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22_renamed_7))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out71))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out61))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out41))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out11))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out1))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_58_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<58>")
              (joined
                (portRef O
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_5__PWR_16_o_equal_59_o_5_1))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81_renamed_0))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux83))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81_renamed_0))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux83))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81_renamed_0))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux83))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81_renamed_0))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<0>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux62_renamed_3))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<1>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux82_renamed_1))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61_renamed_2))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux63))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61_renamed_2))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux63))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61_renamed_2))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux63))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61_renamed_2))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_4))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux43))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_4))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux43))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_4))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux43))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_4))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<0>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22_renamed_7))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<1>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42_renamed_5))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<2>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux62_renamed_3))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<3>")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux82_renamed_1))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<0>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22_renamed_7))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<1>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42_renamed_5))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_6))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux23))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_6))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux23))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_6))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux23))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_6))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux8 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux8")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81_renamed_0))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux84))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux82_renamed_1))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux84))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux82 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux82")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux83))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux84))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux6 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux6")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61_renamed_2))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux64))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux61")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux62_renamed_3))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux64))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux62 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux62")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux63))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux64))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux4 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux4")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41_renamed_4))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux44))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux41")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42_renamed_5))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux44))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux42 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux42")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux43))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux44))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux2 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux2")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21_renamed_6))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux24))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux21")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22_renamed_7))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux24))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux22 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux22")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux23))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux24))
              )
            )
          )
      )
    )
  )

  (design myROM
    (cellRef myROM
      (libraryRef myROM_lib)
    )
    (property PART (string "6slx9ftg256-2") (owner "Xilinx"))
  )
)

