

================================================================
== Vitis HLS Report for 'conv_Pipeline_ReadActivationsLOOP'
================================================================
* Date:           Thu Apr 18 02:58:07 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mixed_conv_w4a8
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.665 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadActivationsLOOP  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%saveAddr = alloca i32 1"   --->   Operation 4 'alloca' 'saveAddr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 5 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 6 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%id_save_5 = alloca i32 1"   --->   Operation 7 'alloca' 'id_save_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%id_save = alloca i32 1"   --->   Operation 8 'alloca' 'id_save' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%readLines = alloca i32 1"   --->   Operation 9 'alloca' 'readLines' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%yPadUpperLimit_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %yPadUpperLimit"   --->   Operation 10 'read' 'yPadUpperLimit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%xPadUpperLimit_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xPadUpperLimit"   --->   Operation 11 'read' 'xPadUpperLimit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%paddingIters_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %paddingIters"   --->   Operation 12 'read' 'paddingIters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln298_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln298"   --->   Operation 13 'read' 'zext_ln298_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inputMapLineAddr_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputMapLineAddr_4_reload"   --->   Operation 14 'read' 'inputMapLineAddr_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputMapLineAddr_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputMapLineAddr_3_reload"   --->   Operation 15 'read' 'inputMapLineAddr_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%inputMapLineAddr_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputMapLineAddr_2_reload"   --->   Operation 16 'read' 'inputMapLineAddr_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inputMapLineAddr_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputMapLineAddr_1_reload"   --->   Operation 17 'read' 'inputMapLineAddr_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%streamsPerInputLine_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %streamsPerInputLine"   --->   Operation 18 'read' 'streamsPerInputLine_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%readLimit_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %readLimit"   --->   Operation 19 'read' 'readLimit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inputMapLineAddr_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputMapLineAddr_reload"   --->   Operation 20 'read' 'inputMapLineAddr_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln298_cast = zext i3 %zext_ln298_read"   --->   Operation 21 'zext' 'zext_ln298_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 22 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_V_last_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_strb_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_keep_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %strm_in_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %readLines"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %id_save"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %id_save_5"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %idx"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %i_3"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %inputMapLineAddr_reload_read, i32 %saveAddr"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i2971"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.66>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = load i32 %i_3" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 34 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%idx_load = load i32 %idx" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 35 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%readLines_3 = load i32 %readLines" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 36 'load' 'readLines_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.99ns)   --->   "%icmp_ln95 = icmp_eq  i32 %i, i32 %readLimit_read" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 37 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.01ns)   --->   "%i_4 = add i32 %i, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 38 'add' 'i_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.body.i2971.split, void %_Z16read_feature_mapP6ap_intILi128EEjjjjPijPjS3_S3_RN3hls6streamINS4_4axisIS0_Lm0ELm0ELm0EEELi0EEE.exit.loopexit.exitStub" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 39 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [sources/mixed_conv_w4/mixed_conv.cpp:97]   --->   Operation 40 'specpipeline' 'specpipeline_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sources/mixed_conv_w4/mixed_conv.cpp:329]   --->   Operation 41 'specloopname' 'specloopname_ln329' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.99ns)   --->   "%icmp_ln98 = icmp_ult  i32 %readLines_3, i32 %zext_ln298_cast" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 42 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.99ns)   --->   "%icmp_ln98_1 = icmp_ugt  i32 %paddingIters_read, i32 %idx_load" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 43 'icmp' 'icmp_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.99ns)   --->   "%icmp_ln98_2 = icmp_ult  i32 %idx_load, i32 %xPadUpperLimit_read" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 44 'icmp' 'icmp_ln98_2' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%xor_ln98 = xor i1 %icmp_ln98_2, i1 1" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 45 'xor' 'xor_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.99ns)   --->   "%icmp_ln98_3 = icmp_ult  i32 %readLines_3, i32 %yPadUpperLimit_read" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 46 'icmp' 'icmp_ln98_3' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%xor_ln98_1 = xor i1 %icmp_ln98_3, i1 1" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 47 'xor' 'xor_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%or_ln98 = or i1 %icmp_ln98, i1 %icmp_ln98_1" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 48 'or' 'or_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%or_ln98_1 = or i1 %xor_ln98, i1 %xor_ln98_1" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 49 'or' 'or_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln98_2 = or i1 %or_ln98_1, i1 %or_ln98" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 50 'or' 'or_ln98_2' <Predicate = (!icmp_ln95)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%saveAddr_load_2 = load i32 %saveAddr" [sources/mixed_conv_w4/mixed_conv.cpp:61]   --->   Operation 51 'load' 'saveAddr_load_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %or_ln98_2, void %if.else.i2976, void %if.then.i2973" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 52 'br' 'br_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 53 'read' 'empty' <Predicate = (!icmp_ln95 & !or_ln98_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i161 %empty"   --->   Operation 54 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln95 & !or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %saveAddr_load_2" [sources/mixed_conv_w4/mixed_conv.cpp:71]   --->   Operation 55 'zext' 'zext_ln71' <Predicate = (!icmp_ln95 & !or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%inputMap_V_addr_1 = getelementptr i128 %inputMap_V, i64 0, i64 %zext_ln71" [sources/mixed_conv_w4/mixed_conv.cpp:71]   --->   Operation 56 'getelementptr' 'inputMap_V_addr_1' <Predicate = (!icmp_ln95 & !or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln71 = store i128 %tmp_data_V, i11 %inputMap_V_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:71]   --->   Operation 57 'store' 'store_ln71' <Predicate = (!icmp_ln95 & !or_ln98_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1360> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i2978_ifconv"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!icmp_ln95 & !or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %saveAddr_load_2" [sources/mixed_conv_w4/mixed_conv.cpp:61]   --->   Operation 59 'zext' 'zext_ln61' <Predicate = (!icmp_ln95 & or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%inputMap_V_addr = getelementptr i128 %inputMap_V, i64 0, i64 %zext_ln61" [sources/mixed_conv_w4/mixed_conv.cpp:61]   --->   Operation 60 'getelementptr' 'inputMap_V_addr' <Predicate = (!icmp_ln95 & or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln61 = store i128 0, i11 %inputMap_V_addr" [sources/mixed_conv_w4/mixed_conv.cpp:61]   --->   Operation 61 'store' 'store_ln61' <Predicate = (!icmp_ln95 & or_ln98_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1360> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln99 = br void %if.end.i2978_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:99]   --->   Operation 62 'br' 'br_ln99' <Predicate = (!icmp_ln95 & or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%saveAddr_load = load i32 %saveAddr" [sources/mixed_conv_w4/mixed_conv.cpp:103]   --->   Operation 63 'load' 'saveAddr_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%id_save_5_load = load i32 %id_save_5" [sources/mixed_conv_w4/mixed_conv.cpp:107]   --->   Operation 64 'load' 'id_save_5_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%id_save_load_1 = load i32 %id_save" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 65 'load' 'id_save_load_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.01ns)   --->   "%saveAddr_6 = add i32 %saveAddr_load, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:103]   --->   Operation 66 'add' 'saveAddr_6' <Predicate = (!icmp_ln95)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.01ns)   --->   "%add_ln104 = add i32 %idx_load, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:104]   --->   Operation 67 'add' 'add_ln104' <Predicate = (!icmp_ln95)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.99ns)   --->   "%icmp_ln105 = icmp_eq  i32 %streamsPerInputLine_read, i32 %add_ln104" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 68 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %id_save_5_load" [sources/mixed_conv_w4/mixed_conv.cpp:107]   --->   Operation 69 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.01ns)   --->   "%id_save_6 = add i32 %id_save_5_load, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:107]   --->   Operation 70 'add' 'id_save_6' <Predicate = (!icmp_ln95)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.67ns)   --->   "%add_ln329 = add i3 %trunc_ln107, i3 1" [sources/mixed_conv_w4/mixed_conv.cpp:329]   --->   Operation 71 'add' 'add_ln329' <Predicate = (!icmp_ln95)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.01ns)   --->   "%readLines_4 = add i32 %readLines_3, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:108]   --->   Operation 72 'add' 'readLines_4' <Predicate = (!icmp_ln95)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.99ns)   --->   "%icmp_ln109 = icmp_ugt  i32 %id_save_6, i32 4" [sources/mixed_conv_w4/mixed_conv.cpp:109]   --->   Operation 73 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.20ns)   --->   "%id_save_7 = select i1 %icmp_ln109, i3 0, i3 %add_ln329" [sources/mixed_conv_w4/mixed_conv.cpp:112]   --->   Operation 74 'select' 'id_save_7' <Predicate = (!icmp_ln95)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i3 %id_save_7" [sources/mixed_conv_w4/mixed_conv.cpp:329]   --->   Operation 75 'zext' 'zext_ln329' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.57ns)   --->   "%saveAddr_5 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %inputMapLineAddr_reload_read, i32 %inputMapLineAddr_1_reload_read, i32 %inputMapLineAddr_2_reload_read, i32 %inputMapLineAddr_3_reload_read, i32 %inputMapLineAddr_4_reload_read, i3 %id_save_7" [sources/mixed_conv_w4/mixed_conv.cpp:112]   --->   Operation 76 'mux' 'saveAddr_5' <Predicate = (!icmp_ln95)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.44ns)   --->   "%readLines_5 = select i1 %icmp_ln105, i32 %readLines_4, i32 %readLines_3" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 77 'select' 'readLines_5' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.44ns)   --->   "%id_save_8 = select i1 %icmp_ln105, i32 %zext_ln329, i32 %id_save_load_1" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 78 'select' 'id_save_8' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.44ns)   --->   "%id_save_9 = select i1 %icmp_ln105, i32 %zext_ln329, i32 %id_save_5_load" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 79 'select' 'id_save_9' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.44ns)   --->   "%select_ln105 = select i1 %icmp_ln105, i32 0, i32 %add_ln104" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 80 'select' 'select_ln105' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.44ns)   --->   "%saveAddr_7 = select i1 %icmp_ln105, i32 %saveAddr_5, i32 %saveAddr_6" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 81 'select' 'saveAddr_7' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln95 = store i32 %readLines_5, i32 %readLines" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 82 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln95 = store i32 %id_save_8, i32 %id_save" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 83 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln95 = store i32 %id_save_9, i32 %id_save_5" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 84 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.42>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln95 = store i32 %select_ln105, i32 %idx" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 85 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln95 = store i32 %i_4, i32 %i_3" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 86 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.42>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln95 = store i32 %saveAddr_7, i32 %saveAddr" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 87 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.42>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.body.i2971" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 88 'br' 'br_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%id_save_load = load i32 %id_save"   --->   Operation 89 'load' 'id_save_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln98 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %readLines_out, i32 %readLines_3" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 90 'write' 'write_ln98' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %id_save_out, i32 %id_save_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln98 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %idx_out, i32 %idx_load" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 92 'write' 'write_ln98' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputMapLineAddr_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ readLimit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ streamsPerInputLine]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputMapLineAddr_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputMapLineAddr_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputMapLineAddr_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputMapLineAddr_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputMap_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln298]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ paddingIters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xPadUpperLimit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yPadUpperLimit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ strm_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ readLines_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ id_save_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ idx_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
saveAddr                       (alloca             ) [ 011]
i_3                            (alloca             ) [ 011]
idx                            (alloca             ) [ 011]
id_save_5                      (alloca             ) [ 011]
id_save                        (alloca             ) [ 011]
readLines                      (alloca             ) [ 011]
yPadUpperLimit_read            (read               ) [ 011]
xPadUpperLimit_read            (read               ) [ 011]
paddingIters_read              (read               ) [ 011]
zext_ln298_read                (read               ) [ 000]
inputMapLineAddr_4_reload_read (read               ) [ 011]
inputMapLineAddr_3_reload_read (read               ) [ 011]
inputMapLineAddr_2_reload_read (read               ) [ 011]
inputMapLineAddr_1_reload_read (read               ) [ 011]
streamsPerInputLine_read       (read               ) [ 011]
readLimit_read                 (read               ) [ 011]
inputMapLineAddr_reload_read   (read               ) [ 011]
zext_ln298_cast                (zext               ) [ 011]
specaxissidechannel_ln0        (specaxissidechannel) [ 000]
specinterface_ln0              (specinterface      ) [ 000]
specinterface_ln0              (specinterface      ) [ 000]
specinterface_ln0              (specinterface      ) [ 000]
specinterface_ln0              (specinterface      ) [ 000]
store_ln0                      (store              ) [ 000]
store_ln0                      (store              ) [ 000]
store_ln0                      (store              ) [ 000]
store_ln0                      (store              ) [ 000]
store_ln0                      (store              ) [ 000]
store_ln0                      (store              ) [ 000]
br_ln0                         (br                 ) [ 000]
i                              (load               ) [ 000]
idx_load                       (load               ) [ 000]
readLines_3                    (load               ) [ 000]
icmp_ln95                      (icmp               ) [ 011]
i_4                            (add                ) [ 000]
br_ln95                        (br                 ) [ 000]
specpipeline_ln97              (specpipeline       ) [ 000]
specloopname_ln329             (specloopname       ) [ 000]
icmp_ln98                      (icmp               ) [ 000]
icmp_ln98_1                    (icmp               ) [ 000]
icmp_ln98_2                    (icmp               ) [ 000]
xor_ln98                       (xor                ) [ 000]
icmp_ln98_3                    (icmp               ) [ 000]
xor_ln98_1                     (xor                ) [ 000]
or_ln98                        (or                 ) [ 000]
or_ln98_1                      (or                 ) [ 000]
or_ln98_2                      (or                 ) [ 011]
saveAddr_load_2                (load               ) [ 000]
br_ln98                        (br                 ) [ 000]
empty                          (read               ) [ 000]
tmp_data_V                     (extractvalue       ) [ 000]
zext_ln71                      (zext               ) [ 000]
inputMap_V_addr_1              (getelementptr      ) [ 000]
store_ln71                     (store              ) [ 000]
br_ln0                         (br                 ) [ 000]
zext_ln61                      (zext               ) [ 000]
inputMap_V_addr                (getelementptr      ) [ 000]
store_ln61                     (store              ) [ 000]
br_ln99                        (br                 ) [ 000]
saveAddr_load                  (load               ) [ 000]
id_save_5_load                 (load               ) [ 000]
id_save_load_1                 (load               ) [ 000]
saveAddr_6                     (add                ) [ 000]
add_ln104                      (add                ) [ 000]
icmp_ln105                     (icmp               ) [ 000]
trunc_ln107                    (trunc              ) [ 000]
id_save_6                      (add                ) [ 000]
add_ln329                      (add                ) [ 000]
readLines_4                    (add                ) [ 000]
icmp_ln109                     (icmp               ) [ 000]
id_save_7                      (select             ) [ 000]
zext_ln329                     (zext               ) [ 000]
saveAddr_5                     (mux                ) [ 000]
readLines_5                    (select             ) [ 000]
id_save_8                      (select             ) [ 000]
id_save_9                      (select             ) [ 000]
select_ln105                   (select             ) [ 000]
saveAddr_7                     (select             ) [ 000]
store_ln95                     (store              ) [ 000]
store_ln95                     (store              ) [ 000]
store_ln95                     (store              ) [ 000]
store_ln95                     (store              ) [ 000]
store_ln95                     (store              ) [ 000]
store_ln95                     (store              ) [ 000]
br_ln95                        (br                 ) [ 000]
id_save_load                   (load               ) [ 000]
write_ln98                     (write              ) [ 000]
write_ln0                      (write              ) [ 000]
write_ln98                     (write              ) [ 000]
ret_ln0                        (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputMapLineAddr_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputMapLineAddr_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="readLimit">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readLimit"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="streamsPerInputLine">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamsPerInputLine"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputMapLineAddr_1_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputMapLineAddr_1_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputMapLineAddr_2_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputMapLineAddr_2_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inputMapLineAddr_3_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputMapLineAddr_3_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inputMapLineAddr_4_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputMapLineAddr_4_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inputMap_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputMap_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln298">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln298"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="paddingIters">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="paddingIters"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="xPadUpperLimit">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xPadUpperLimit"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="yPadUpperLimit">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yPadUpperLimit"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="strm_in_V_data_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="strm_in_V_keep_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="strm_in_V_strb_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="strm_in_V_last_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="readLines_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readLines_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="id_save_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id_save_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="idx_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i32.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="saveAddr_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="saveAddr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_3_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="idx_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="id_save_5_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="id_save_5/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="id_save_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="id_save/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="readLines_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readLines/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="yPadUpperLimit_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="yPadUpperLimit_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="xPadUpperLimit_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xPadUpperLimit_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="paddingIters_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="paddingIters_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln298_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln298_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="inputMapLineAddr_4_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputMapLineAddr_4_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="inputMapLineAddr_3_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputMapLineAddr_3_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="inputMapLineAddr_2_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputMapLineAddr_2_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="inputMapLineAddr_1_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputMapLineAddr_1_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="streamsPerInputLine_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="streamsPerInputLine_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="readLimit_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="readLimit_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="inputMapLineAddr_reload_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputMapLineAddr_reload_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="161" slack="0"/>
<pin id="178" dir="0" index="1" bw="128" slack="0"/>
<pin id="179" dir="0" index="2" bw="16" slack="0"/>
<pin id="180" dir="0" index="3" bw="16" slack="0"/>
<pin id="181" dir="0" index="4" bw="1" slack="0"/>
<pin id="182" dir="1" index="5" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln98_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln98/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln0_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln98_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln98/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="inputMap_V_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="128" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputMap_V_addr_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="0" index="1" bw="128" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 store_ln61/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="inputMap_V_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="128" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputMap_V_addr/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln298_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln298_cast/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln0_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln0_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln0_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="idx_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="readLines_3_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readLines_3/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln95_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln98_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="1"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln98_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln98_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_2/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="xor_ln98_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln98_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_3/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="xor_ln98_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln98_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="or_ln98_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98_1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="or_ln98_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98_2/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="saveAddr_load_2_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="saveAddr_load_2/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_data_V_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="161" slack="0"/>
<pin id="342" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln71_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln61_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="saveAddr_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="saveAddr_load/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="id_save_5_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="id_save_5_load/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="id_save_load_1_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="id_save_load_1/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="saveAddr_6_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="saveAddr_6/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln104_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln105_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln107_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="id_save_6_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="id_save_6/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln329_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="readLines_4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="readLines_4/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln109_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="id_save_7_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="3" slack="0"/>
<pin id="413" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="id_save_7/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln329_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln329/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="saveAddr_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="1"/>
<pin id="424" dir="0" index="2" bw="32" slack="1"/>
<pin id="425" dir="0" index="3" bw="32" slack="1"/>
<pin id="426" dir="0" index="4" bw="32" slack="1"/>
<pin id="427" dir="0" index="5" bw="32" slack="1"/>
<pin id="428" dir="0" index="6" bw="3" slack="0"/>
<pin id="429" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="saveAddr_5/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="readLines_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readLines_5/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="id_save_8_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="0"/>
<pin id="443" dir="0" index="2" bw="32" slack="0"/>
<pin id="444" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="id_save_8/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="id_save_9_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="0"/>
<pin id="451" dir="0" index="2" bw="32" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="id_save_9/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln105_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="32" slack="0"/>
<pin id="460" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="saveAddr_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="32" slack="0"/>
<pin id="468" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="saveAddr_7/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln95_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="1"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln95_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="1"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln95_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="1"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln95_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="1"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln95_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="1"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln95_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="1"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="id_save_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="id_save_load/2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="saveAddr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="saveAddr "/>
</bind>
</comp>

<comp id="514" class="1005" name="i_3_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="521" class="1005" name="idx_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="528" class="1005" name="id_save_5_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="id_save_5 "/>
</bind>
</comp>

<comp id="535" class="1005" name="id_save_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="id_save "/>
</bind>
</comp>

<comp id="543" class="1005" name="readLines_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="readLines "/>
</bind>
</comp>

<comp id="550" class="1005" name="yPadUpperLimit_read_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="yPadUpperLimit_read "/>
</bind>
</comp>

<comp id="555" class="1005" name="xPadUpperLimit_read_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xPadUpperLimit_read "/>
</bind>
</comp>

<comp id="560" class="1005" name="paddingIters_read_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="paddingIters_read "/>
</bind>
</comp>

<comp id="565" class="1005" name="inputMapLineAddr_4_reload_read_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputMapLineAddr_4_reload_read "/>
</bind>
</comp>

<comp id="570" class="1005" name="inputMapLineAddr_3_reload_read_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputMapLineAddr_3_reload_read "/>
</bind>
</comp>

<comp id="575" class="1005" name="inputMapLineAddr_2_reload_read_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputMapLineAddr_2_reload_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="inputMapLineAddr_1_reload_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputMapLineAddr_1_reload_read "/>
</bind>
</comp>

<comp id="585" class="1005" name="streamsPerInputLine_read_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="streamsPerInputLine_read "/>
</bind>
</comp>

<comp id="590" class="1005" name="readLimit_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="readLimit_read "/>
</bind>
</comp>

<comp id="595" class="1005" name="inputMapLineAddr_reload_read_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputMapLineAddr_reload_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="zext_ln298_cast_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln298_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="38" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="183"><net_src comp="70" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="193"><net_src comp="84" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="84" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="84" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="72" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="72" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="74" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="230"><net_src comp="222" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="234"><net_src comp="128" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="170" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="280"><net_src comp="265" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="265" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="38" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="272" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="268" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="268" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="272" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="68" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="287" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="292" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="302" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="313" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="319" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="176" pin="5"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="348"><net_src comp="337" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="353"><net_src comp="337" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="368"><net_src comp="355" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="268" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="358" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="358" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="38" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="381" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="76" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="272" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="38" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="385" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="78" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="80" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="391" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="430"><net_src comp="82" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="409" pin="3"/><net_sink comp="421" pin=6"/></net>

<net id="437"><net_src comp="376" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="397" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="272" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="376" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="417" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="361" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="376" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="417" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="358" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="461"><net_src comp="376" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="54" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="370" pin="2"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="376" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="421" pin="7"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="364" pin="2"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="432" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="440" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="448" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="456" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="281" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="464" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="502" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="509"><net_src comp="86" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="517"><net_src comp="90" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="524"><net_src comp="94" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="531"><net_src comp="98" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="538"><net_src comp="102" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="546"><net_src comp="106" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="553"><net_src comp="110" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="558"><net_src comp="116" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="563"><net_src comp="122" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="568"><net_src comp="134" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="421" pin=5"/></net>

<net id="573"><net_src comp="140" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="421" pin=4"/></net>

<net id="578"><net_src comp="146" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="421" pin=3"/></net>

<net id="583"><net_src comp="152" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="588"><net_src comp="158" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="593"><net_src comp="164" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="598"><net_src comp="170" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="603"><net_src comp="231" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="287" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputMap_V | {2 }
	Port: readLines_out | {2 }
	Port: id_save_out | {2 }
	Port: idx_out | {2 }
 - Input state : 
	Port: conv_Pipeline_ReadActivationsLOOP : inputMapLineAddr_reload | {1 }
	Port: conv_Pipeline_ReadActivationsLOOP : readLimit | {1 }
	Port: conv_Pipeline_ReadActivationsLOOP : streamsPerInputLine | {1 }
	Port: conv_Pipeline_ReadActivationsLOOP : inputMapLineAddr_1_reload | {1 }
	Port: conv_Pipeline_ReadActivationsLOOP : inputMapLineAddr_2_reload | {1 }
	Port: conv_Pipeline_ReadActivationsLOOP : inputMapLineAddr_3_reload | {1 }
	Port: conv_Pipeline_ReadActivationsLOOP : inputMapLineAddr_4_reload | {1 }
	Port: conv_Pipeline_ReadActivationsLOOP : zext_ln298 | {1 }
	Port: conv_Pipeline_ReadActivationsLOOP : paddingIters | {1 }
	Port: conv_Pipeline_ReadActivationsLOOP : xPadUpperLimit | {1 }
	Port: conv_Pipeline_ReadActivationsLOOP : yPadUpperLimit | {1 }
	Port: conv_Pipeline_ReadActivationsLOOP : strm_in_V_data_V | {2 }
	Port: conv_Pipeline_ReadActivationsLOOP : strm_in_V_keep_V | {2 }
	Port: conv_Pipeline_ReadActivationsLOOP : strm_in_V_strb_V | {2 }
	Port: conv_Pipeline_ReadActivationsLOOP : strm_in_V_last_V | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln95 : 1
		i_4 : 1
		br_ln95 : 2
		icmp_ln98 : 1
		icmp_ln98_1 : 1
		icmp_ln98_2 : 1
		xor_ln98 : 2
		icmp_ln98_3 : 1
		xor_ln98_1 : 2
		or_ln98 : 2
		or_ln98_1 : 2
		or_ln98_2 : 2
		br_ln98 : 2
		zext_ln71 : 1
		inputMap_V_addr_1 : 2
		store_ln71 : 3
		zext_ln61 : 1
		inputMap_V_addr : 2
		store_ln61 : 3
		saveAddr_6 : 1
		add_ln104 : 1
		icmp_ln105 : 2
		trunc_ln107 : 1
		id_save_6 : 1
		add_ln329 : 2
		readLines_4 : 1
		icmp_ln109 : 2
		id_save_7 : 3
		zext_ln329 : 4
		saveAddr_5 : 4
		readLines_5 : 3
		id_save_8 : 5
		id_save_9 : 5
		select_ln105 : 3
		saveAddr_7 : 5
		store_ln95 : 4
		store_ln95 : 6
		store_ln95 : 6
		store_ln95 : 4
		store_ln95 : 2
		store_ln95 : 6
		write_ln98 : 1
		write_ln0 : 1
		write_ln98 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|          |                 i_4_fu_281                 |    0    |    39   |
|          |              saveAddr_6_fu_364             |    0    |    39   |
|    add   |              add_ln104_fu_370              |    0    |    39   |
|          |              id_save_6_fu_385              |    0    |    39   |
|          |              add_ln329_fu_391              |    0    |    10   |
|          |             readLines_4_fu_397             |    0    |    39   |
|----------|--------------------------------------------|---------|---------|
|          |              id_save_7_fu_409              |    0    |    3    |
|          |             readLines_5_fu_432             |    0    |    32   |
|  select  |              id_save_8_fu_440              |    0    |    32   |
|          |              id_save_9_fu_448              |    0    |    32   |
|          |             select_ln105_fu_456            |    0    |    32   |
|          |              saveAddr_7_fu_464             |    0    |    32   |
|----------|--------------------------------------------|---------|---------|
|          |              icmp_ln95_fu_276              |    0    |    20   |
|          |              icmp_ln98_fu_287              |    0    |    20   |
|          |             icmp_ln98_1_fu_292             |    0    |    20   |
|   icmp   |             icmp_ln98_2_fu_297             |    0    |    20   |
|          |             icmp_ln98_3_fu_308             |    0    |    20   |
|          |              icmp_ln105_fu_376             |    0    |    20   |
|          |              icmp_ln109_fu_403             |    0    |    20   |
|----------|--------------------------------------------|---------|---------|
|    mux   |              saveAddr_5_fu_421             |    0    |    26   |
|----------|--------------------------------------------|---------|---------|
|          |               or_ln98_fu_319               |    0    |    2    |
|    or    |              or_ln98_1_fu_325              |    0    |    2    |
|          |              or_ln98_2_fu_331              |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|    xor   |               xor_ln98_fu_302              |    0    |    2    |
|          |              xor_ln98_1_fu_313             |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|          |       yPadUpperLimit_read_read_fu_110      |    0    |    0    |
|          |       xPadUpperLimit_read_read_fu_116      |    0    |    0    |
|          |        paddingIters_read_read_fu_122       |    0    |    0    |
|          |         zext_ln298_read_read_fu_128        |    0    |    0    |
|          | inputMapLineAddr_4_reload_read_read_fu_134 |    0    |    0    |
|   read   | inputMapLineAddr_3_reload_read_read_fu_140 |    0    |    0    |
|          | inputMapLineAddr_2_reload_read_read_fu_146 |    0    |    0    |
|          | inputMapLineAddr_1_reload_read_read_fu_152 |    0    |    0    |
|          |    streamsPerInputLine_read_read_fu_158    |    0    |    0    |
|          |         readLimit_read_read_fu_164         |    0    |    0    |
|          |  inputMapLineAddr_reload_read_read_fu_170  |    0    |    0    |
|          |              empty_read_fu_176             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |           write_ln98_write_fu_188          |    0    |    0    |
|   write  |           write_ln0_write_fu_195           |    0    |    0    |
|          |           write_ln98_write_fu_202          |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |           zext_ln298_cast_fu_231           |    0    |    0    |
|   zext   |              zext_ln71_fu_345              |    0    |    0    |
|          |              zext_ln61_fu_350              |    0    |    0    |
|          |              zext_ln329_fu_417             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|extractvalue|              tmp_data_V_fu_340             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   trunc  |             trunc_ln107_fu_381             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |   544   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|              i_3_reg_514             |   32   |
|           id_save_5_reg_528          |   32   |
|            id_save_reg_535           |   32   |
|              idx_reg_521             |   32   |
|inputMapLineAddr_1_reload_read_reg_580|   32   |
|inputMapLineAddr_2_reload_read_reg_575|   32   |
|inputMapLineAddr_3_reload_read_reg_570|   32   |
|inputMapLineAddr_4_reload_read_reg_565|   32   |
| inputMapLineAddr_reload_read_reg_595 |   32   |
|       paddingIters_read_reg_560      |   32   |
|        readLimit_read_reg_590        |   32   |
|           readLines_reg_543          |   32   |
|           saveAddr_reg_506           |   32   |
|   streamsPerInputLine_read_reg_585   |   32   |
|      xPadUpperLimit_read_reg_555     |   32   |
|      yPadUpperLimit_read_reg_550     |   32   |
|        zext_ln298_cast_reg_600       |   32   |
+--------------------------------------+--------+
|                 Total                |   544  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_216 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_216 |  p1  |   2  |  128 |   256  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   544  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   544  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   544  |   562  |
+-----------+--------+--------+--------+
