\hypertarget{classmy_g_p_i_o}{\section{my\+G\+P\+I\+O Entity Reference}
\label{classmy_g_p_i_o}\index{my\+G\+P\+I\+O@{my\+G\+P\+I\+O}}
}


Periferica A\+X\+I4 Lite che implementa una G\+P\+I\+O pilotabile da processing-\/system.  




Inheritance diagram for my\+G\+P\+I\+O\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=157pt]{classmy_g_p_i_o__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for my\+G\+P\+I\+O\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=157pt]{classmy_g_p_i_o__coll__graph}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classmy_g_p_i_o_1_1arch__imp}{arch\+\_\+imp} architecture
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classmy_g_p_i_o_ga0a6af6eef40212dbaf130d57ce711256}{\hyperlink{group__my_g_p_i_o_ga0a6af6eef40212dbaf130d57ce711256}{ieee} }\label{classmy_g_p_i_o_ga0a6af6eef40212dbaf130d57ce711256}

\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classmy_g_p_i_o_gacd03516902501cd1c7296a98e22c6fcb}{\hyperlink{group__my_g_p_i_o_gacd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   }\label{classmy_g_p_i_o_gacd03516902501cd1c7296a98e22c6fcb}

\item 
\hypertarget{classmy_g_p_i_o_ga2edc34402b573437d5f25fa90ba4013e}{\hyperlink{group__my_g_p_i_o_ga2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}   }\label{classmy_g_p_i_o_ga2edc34402b573437d5f25fa90ba4013e}

\end{DoxyCompactItemize}
\subsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classmy_g_p_i_o_ga0b52ca75e9a6093b2b60d5e851803069}{\hyperlink{group__my_g_p_i_o_ga0b52ca75e9a6093b2b60d5e851803069}{G\+P\+I\+O\+\_\+width} {\bfseries {\bfseries \textcolor{vhdlchar}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }}}}\label{classmy_g_p_i_o_ga0b52ca75e9a6093b2b60d5e851803069}

\begin{DoxyCompactList}\small\item\em numero di G\+P\+I\+O offerti dalla periferica, di default pari a 4 celle. \end{DoxyCompactList}\item 
\hypertarget{classmy_g_p_i_o_gafce7943994a4ddfa81f224225976a4c7}{\hyperlink{group__my_g_p_i_o_gafce7943994a4ddfa81f224225976a4c7}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+T\+H} {\bfseries {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}}\label{classmy_g_p_i_o_gafce7943994a4ddfa81f224225976a4c7}

\item 
\hypertarget{classmy_g_p_i_o_gaa5e5b8ec4a71e3b99ec33afb74cc4970}{\hyperlink{group__my_g_p_i_o_gaa5e5b8ec4a71e3b99ec33afb74cc4970}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+T\+H} {\bfseries {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }}}}\label{classmy_g_p_i_o_gaa5e5b8ec4a71e3b99ec33afb74cc4970}

\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classmy_g_p_i_o_ga8829699d739ef35a4c5da396ffd38387}{\hyperlink{group__my_g_p_i_o_ga8829699d739ef35a4c5da396ffd38387}{G\+P\+I\+O\+\_\+inout}  {\bfseries {\bfseries \textcolor{vhdlchar}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group__my_g_p_i_o_ga0b52ca75e9a6093b2b60d5e851803069}{G\+P\+I\+O\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga8829699d739ef35a4c5da396ffd38387}

\begin{DoxyCompactList}\small\item\em segnale bidirezionale diretto verso l'esterno del device. \end{DoxyCompactList}\item 
\hypertarget{classmy_g_p_i_o_ga4030f561f17a188ad2b51e1533b79082}{\hyperlink{group__my_g_p_i_o_ga4030f561f17a188ad2b51e1533b79082}{irq}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga4030f561f17a188ad2b51e1533b79082}

\begin{DoxyCompactList}\small\item\em segnale di interrupt a livelli, se gli interrupt sono abilitati diventa alto quando G\+P\+I\+O\+\_\+inout cambia stato \end{DoxyCompactList}\item 
\hypertarget{classmy_g_p_i_o_ga037f9e3df8559bfd59db37bcba9cb7a8}{\hyperlink{group__my_g_p_i_o_ga037f9e3df8559bfd59db37bcba9cb7a8}{s00\+\_\+axi\+\_\+aclk}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga037f9e3df8559bfd59db37bcba9cb7a8}

\item 
\hypertarget{classmy_g_p_i_o_ga8249c106fbd80196dcad2666c9f0b3fc}{\hyperlink{group__my_g_p_i_o_ga8249c106fbd80196dcad2666c9f0b3fc}{s00\+\_\+axi\+\_\+aresetn}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga8249c106fbd80196dcad2666c9f0b3fc}

\item 
\hypertarget{classmy_g_p_i_o_ga9fe80d3cc7f862afb670536e4e05dbeb}{\hyperlink{group__my_g_p_i_o_ga9fe80d3cc7f862afb670536e4e05dbeb}{s00\+\_\+axi\+\_\+awaddr}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+T\+H}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga9fe80d3cc7f862afb670536e4e05dbeb}

\item 
\hypertarget{classmy_g_p_i_o_ga719659c1addef5432978cc949d9e10ed}{\hyperlink{group__my_g_p_i_o_ga719659c1addef5432978cc949d9e10ed}{s00\+\_\+axi\+\_\+awprot}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga719659c1addef5432978cc949d9e10ed}

\item 
\hypertarget{classmy_g_p_i_o_ga45aa02a72ae1a8389346d47173c60ed0}{\hyperlink{group__my_g_p_i_o_ga45aa02a72ae1a8389346d47173c60ed0}{s00\+\_\+axi\+\_\+awvalid}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga45aa02a72ae1a8389346d47173c60ed0}

\item 
\hypertarget{classmy_g_p_i_o_gad0a1f71502d91a45dbc6c365f85c6566}{\hyperlink{group__my_g_p_i_o_gad0a1f71502d91a45dbc6c365f85c6566}{s00\+\_\+axi\+\_\+awready}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_gad0a1f71502d91a45dbc6c365f85c6566}

\item 
\hypertarget{classmy_g_p_i_o_gae2b15b55ee463fd9dd030ee29db6bb17}{\hyperlink{group__my_g_p_i_o_gae2b15b55ee463fd9dd030ee29db6bb17}{s00\+\_\+axi\+\_\+wdata}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+T\+H}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_gae2b15b55ee463fd9dd030ee29db6bb17}

\item 
\hypertarget{classmy_g_p_i_o_ga120924bc3fd5fd10ec0f96e19c3f4904}{\hyperlink{group__my_g_p_i_o_ga120924bc3fd5fd10ec0f96e19c3f4904}{s00\+\_\+axi\+\_\+wstrb}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+T\+H}\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga120924bc3fd5fd10ec0f96e19c3f4904}

\item 
\hypertarget{classmy_g_p_i_o_ga24e90907193647007d2947353740114d}{\hyperlink{group__my_g_p_i_o_ga24e90907193647007d2947353740114d}{s00\+\_\+axi\+\_\+wvalid}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga24e90907193647007d2947353740114d}

\item 
\hypertarget{classmy_g_p_i_o_ga3fc60abc0cfbfa90003a83bffdd476c4}{\hyperlink{group__my_g_p_i_o_ga3fc60abc0cfbfa90003a83bffdd476c4}{s00\+\_\+axi\+\_\+wready}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga3fc60abc0cfbfa90003a83bffdd476c4}

\item 
\hypertarget{classmy_g_p_i_o_gaf8799be946d3f5354263e7deb15f94f1}{\hyperlink{group__my_g_p_i_o_gaf8799be946d3f5354263e7deb15f94f1}{s00\+\_\+axi\+\_\+bresp}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_gaf8799be946d3f5354263e7deb15f94f1}

\item 
\hypertarget{classmy_g_p_i_o_ga5110b7dd4fb9548a2aab88f50dbe1d5e}{\hyperlink{group__my_g_p_i_o_ga5110b7dd4fb9548a2aab88f50dbe1d5e}{s00\+\_\+axi\+\_\+bvalid}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga5110b7dd4fb9548a2aab88f50dbe1d5e}

\item 
\hypertarget{classmy_g_p_i_o_ga1ef2019b0613bc23d4829eeeb24eb98d}{\hyperlink{group__my_g_p_i_o_ga1ef2019b0613bc23d4829eeeb24eb98d}{s00\+\_\+axi\+\_\+bready}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga1ef2019b0613bc23d4829eeeb24eb98d}

\item 
\hypertarget{classmy_g_p_i_o_gaf70a86336cd6505064e45b69f4623939}{\hyperlink{group__my_g_p_i_o_gaf70a86336cd6505064e45b69f4623939}{s00\+\_\+axi\+\_\+araddr}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+T\+H}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_gaf70a86336cd6505064e45b69f4623939}

\item 
\hypertarget{classmy_g_p_i_o_gadc648df07895bf808b8c721e1dc6811b}{\hyperlink{group__my_g_p_i_o_gadc648df07895bf808b8c721e1dc6811b}{s00\+\_\+axi\+\_\+arprot}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_gadc648df07895bf808b8c721e1dc6811b}

\item 
\hypertarget{classmy_g_p_i_o_ga94b78b2ae3cd13860f15afbdfb199e44}{\hyperlink{group__my_g_p_i_o_ga94b78b2ae3cd13860f15afbdfb199e44}{s00\+\_\+axi\+\_\+arvalid}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga94b78b2ae3cd13860f15afbdfb199e44}

\item 
\hypertarget{classmy_g_p_i_o_gad35bd95f3352ff8dbdaea55205a98e53}{\hyperlink{group__my_g_p_i_o_gad35bd95f3352ff8dbdaea55205a98e53}{s00\+\_\+axi\+\_\+arready}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_gad35bd95f3352ff8dbdaea55205a98e53}

\item 
\hypertarget{classmy_g_p_i_o_gad2655fadb987e0487c428aca187b55d0}{\hyperlink{group__my_g_p_i_o_gad2655fadb987e0487c428aca187b55d0}{s00\+\_\+axi\+\_\+rdata}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+T\+H}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_gad2655fadb987e0487c428aca187b55d0}

\item 
\hypertarget{classmy_g_p_i_o_ga1acee955f50f71e5595a03c6ca301cf0}{\hyperlink{group__my_g_p_i_o_ga1acee955f50f71e5595a03c6ca301cf0}{s00\+\_\+axi\+\_\+rresp}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga1acee955f50f71e5595a03c6ca301cf0}

\item 
\hypertarget{classmy_g_p_i_o_gaf180911f7eb262e530e26865bc97aa0b}{\hyperlink{group__my_g_p_i_o_gaf180911f7eb262e530e26865bc97aa0b}{s00\+\_\+axi\+\_\+rvalid}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_gaf180911f7eb262e530e26865bc97aa0b}

\item 
\hypertarget{classmy_g_p_i_o_ga8b82eb165d7024f6c7b25646f6ebdd4d}{\hyperlink{group__my_g_p_i_o_ga8b82eb165d7024f6c7b25646f6ebdd4d}{s00\+\_\+axi\+\_\+rready}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o_ga8b82eb165d7024f6c7b25646f6ebdd4d}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Periferica A\+X\+I4 Lite che implementa una G\+P\+I\+O pilotabile da processing-\/system. 

Registri della periferica
\begin{DoxyItemize}
\item M\+O\+D\+E \+: consente di impostare i singoli G\+P\+I\+O come ingressi o uscite; solo i G\+P\+I\+O\+\_\+width bit meno significativi del registro sono significativi; l'offset, rispetto all'indirizzo base della periferica e' 0;
\item W\+R\+I\+T\+E \+: consente di imporre un valore qualora i G\+P\+I\+O siano configurati come uscite; solo i G\+P\+I\+O\+\_\+width bit meno significativi del registro sono significativi; l'offset, rispetto all'indirizzo base della periferica e' 4;
\item R\+E\+A\+D \+: consente di leggere il valore dei G\+P\+I\+O, sia quelli configurati come ingressi che quelli configurati come uscite; solo i G\+P\+I\+O\+\_\+width bit meno significativi del registro sono significativi; l'offset, rispetto all'indirizzo base della periferica e' 8;
\item S/\+C \+: registro di stato controllo; solo i tre bit meno significativi del registro sono significativi;
\begin{DoxyItemize}
\item Int\+En (bit 0)\+: interrupt-\/enable, '1' abilita le interruzioni, '0' disabilita le interruzioni
\item Irq (bit 1)\+: interrupt-\/request (sola lettura), '1' indica che la periferica ha generato una interruzione
\item Int\+Ack (bit 2)\+: interrupt-\/ack (clear, sola scrittura), consente di resettare il segnale interrupt-\/request, via software, dopo aver servito l'interruzione.
\end{DoxyItemize}
\end{DoxyItemize}

\begin{DoxyNote}{Note}
il segnale G\+P\+I\+O\+\_\+inout viene mascherato in modo che solo i pin settati come input possano generare interruzione 
\end{DoxyNote}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{my_g_p_i_o_8vhd}{my\+G\+P\+I\+O.\+vhd}\end{DoxyCompactItemize}
