
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
#******************************************************************************
#**                           02_powerplan                                   **
#**              power planning, preroute and global route                   **
#******************************************************************************
# Power Network Synthesis (PNS)
# Creates macro power rings since all macro which needs to supply voltage cannot
# route to core power pad directly
# Creates the power grid
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                           02_powerplan.tcl                            "
                           02_powerplan.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "02_powerplan"
02_powerplan
# source the user_design_setup & common_lib_setup
source -echo -v ./icc_scripts/user_scripts/user_design_setup.tcl
#******************************************************************************
#**                          user design settings                           **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                      user_design_setup.tcl                            "
                      user_design_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#**                         General ICC Varialbes                            **
#******************************************************************************
set TOP_MODULE                     "khu_sensor_pad"    ;# set design top module name
khu_sensor_pad
set ICC_STRATEGY                   "qor"              ;# ttr | qor
qor
set LEAKAGE_POWER_PLACE            true              ;# set to true when enabling leakage Flow in place_opt step.
true
set LEAKAGE_POWER_POST_CTS             true              ;# set to true when enabling leakage Flow in clock_opt_post_cts step. runtime will be effected.
true
set ICC_NUM_CPUS                   "1"                ;# used during placement & routing
1
set qor_effort                     "high"           ;# low | medium | high. place optimization effort, default is medium.
high
set INOUT_OPT                      true               ;# set to true when optimizing i2r and r2o paths
true
set GL_BASED_PLACE                 true              ;# set to true when using high congested design
true
set GEN_GL_CONG_MAP                true              ;# set to true, to see global route based congestion map
true
set INTER_CLK_GROUPS               "clk clk_half"    ;# Define to balance clocks during CTS. "clkA clkB"
clk clk_half
set TIECELL_INSERT                 true              ;# true | false, if true, ICC will insert TIE cells.
true
set SPARE_INSERT                   false              ;# true | false, if true, the followings must be defined.
false
set SPARE_PREFIX                   spares             ;# default is spares
spares
set SPARE_CELL_n_NUM               ""                 ;# example) "BUF_X1M_A9TH 100 AOI22_X1M_A9TH 100 INV_X1M_A9TH 200"
set USER_DIE_SIZE                  false              ;# true | false, if you know chip size, define true.
false
;# Then write bellow variables.
set DIE_WIDTH                      ""                 ;# If USER_DIE_SIZW is true, define this variable.
set DIE_HEIGHT                     ""                 ;# If USER_DIE_SIZW is true, define this variable.
set ICC_IN_IO_CONST_FILE           "./TECH/padplace_ICC_khu_sensor_L13_68um.tdf"  ;# This is tdf format.
./TECH/padplace_ICC_khu_sensor_L13_68um.tdf
# This is a tcl file that changes pad names in logic library to in physical library.
# The tcl file functions appending "_p" to a last character of the pad names.
# (e.g. vssoh -> vssoh_p)
set ICC_IO_NAMING_FILE             "./icc_scripts/rules/pad_naming_rule.tcl"
./icc_scripts/rules/pad_naming_rule.tcl
set CLOCK_MAX_TRAN    0.3; # clock path max transtion time.
0.3
set MAX_ROUTING_LAYER              "MET4"
MET4
set MIN_ROUTING_LAYER              ""
# Originally, clk max routing layer was MET4, but due to the PAD(MET5) for CLK, set max layer MET5
set CLK_MAX_ROUTING_LAYER          "MET5" 
MET5
set CLK_MIN_ROUTING_LAYER          "MET3"
MET3
#######################################################
## For Power Definition
#######################################################
set MW_R_POWER_NET         "VDD"                 ;# This is real power net name.
VDD
set MW_R_GROUND_NET        "VSS"                 ;# This is real ground net name.
VSS
set mw_logic1_net          $MW_R_POWER_NET       ;# Default
VDD
set mw_logic0_net          $MW_R_GROUND_NET      ;# Default
VSS
set MW_POWER_PORT          "VDD"                 ;# This is standard cell power pin name.
VDD
set MW_GROUND_PORT         "VSS"                 ;# This is standard cell ground pin name.
VSS
#######################################################
## Input Files
#######################################################
set ICC_IN_VERILOG_NETLIST_FILE "../01_RTL_Synthesis/outputs/khu_sensor_pad.vg"
../01_RTL_Synthesis/outputs/khu_sensor_pad.vg
#######################################################
## Define Init Utilization
#######################################################
set CORE_UTIL                      "0.6"              ;# Define initial core utilization.
0.6
;# example) 0.6 means 60% utilization.
set IO2L                           "50"               ;# This means space from IO to core boundary in left side.
50
set IO2B                           "50"               ;# This means space from IO to core boundary in bottom side.
50
set IO2R                           "50"               ;# This means space from IO to core boundary in right side.
50
set IO2T                           "50"               ;# This means space from IO to core boundary in top side.
50
#####################################################################################################
##
#
# scenario naming convention :  mode_corner
# - mode   : func1,func2,scan1,scan2,bist1,bist2,jtag
#            funccts,scancts,bistcts,jtagcts
# - corner : wst, wstti, bst, bstti
#
# (scenario example)
#  func1_wst func1_wstti func1_bst func1_bstti
#  func2_wst func2_wstti func2_bst func2_bstti
#  scan1_wst scan1_wstti scan1_bst scan1_bstti
#  scan2_wst scan2_wstti scan2_bst scan2_bstti
#  bist1_wst bist1_wstti bist1_bst bist1_bstti
#  bist2_wst bist2_wstti bist2_bst bist2_bstti
#  jtag_wst  jtag_wstti  jtag_bst  jtag_bstti
#  funccts_wstti scancts_wstti bistcts_wstti jtagcts_wstti
#
#####################################################################################################
set ICC_MCMM_SCENARIOS_FILE        "./icc_scripts/mcmm_scenario/scenarios.tcl"
./icc_scripts/mcmm_scenario/scenarios.tcl
####### Define scenarios
## This is example, modify this according to your scenarios.
##
## Generally, FP_SCN, PLACE_OPT_SNC and ROUTE_SCN uses worst function mode scenario such as func1_wstti.
## CLOCK_OPT_CTS_SCN uses all cts scenario such as funccts_wstti,scantcts_wstti,bistcts_wstti,jtagcts_wstti.
## CLOCK_OPT_PSYN_SCN, ROUTE_OPT_SCN and CHIP_FINISH_SCN uses all scenarios except for CLOCK_OPT_CTS_SCN.
## HOLD_ONLY_SCN optimizes only hold time and mttv.
## So, you uses best corner scenarios such as func1_bst,scan1_bst,bist1_bst and jtag_bst.
##
# Since the samsung013 Library is damaged, the worst operating condition is only applied.
#set scenarios                      "func1_wst func1_bst"
set scenarios                      "func1_wst funccts_wst"
func1_wst funccts_wst
set FP_SCN                         "func1_wst"
func1_wst
set PLACE_OPT_SCN                  "func1_wst"
func1_wst
set CLOCK_OPT_CTS_SCN              "funccts_wst"
funccts_wst
#set CLOCK_OPT_PSYN_SCN             "func1_bst"
set CLOCK_OPT_PSYN_SCN             "func1_wst"
func1_wst
set ROUTE_SCN                      "func1_wst"
func1_wst
#set ROUTE_OPT_SCN                  "func1_bst"
set ROUTE_OPT_SCN                  "func1_wst"
func1_wst
#set CHIP_FINISH_SCN                "func1_bst"
set CHIP_FINISH_SCN                "func1_wst"
func1_wst
set CLOCK_OPT_CTS_SCN_READ_AGAIN   true              ;# If true, ICC will create scenario again.
true
set CLOCK_OPT_PSYN_SCN_READ_AGAIN  false              ;# If true, ICC will create scenario again.
false
set ROUTE_SCN_READ_AGAIN           false              ;# If true, ICC will create scenario again.
false
set ROUTE_OPT_SCN_READ_AGAIN       false              ;# If true, ICC will create scenario again.
false
set HOLD_FIX                       true		      ;# If you want to fix hold violation then set true.
true
####### Define SDC Files
## If you have only FUNC1_SDC, Write the sdc file in FUNC1_SDC field.
## If FUNC1_SDC and FUNCTS_SDC is same, Write the sdc file in FUNC1_SDC and FUNCCTS_SDC field.
## If you don't have BIST1_SDC, Remain with blank.
set FUNC1_SDC          "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set FUNC2_SDC          ""
set SCAN1_SDC          ""
set SCAN2_SDC          ""
set BIST1_SDC          ""
set BIST2_SDC          ""
set JTAG_SDC           ""
set FUNCCTS_SDC        "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set SCANCTS_SDC        ""
set BISTCTS_SDC        ""
set JTAGCTS_SDC        ""
####### Define Default Operating Conditions
##
## You have to write the default operation condition name and library name of standard cell.
## If some instances of your design have other operation condition (PVT) such as IO,
## You have to define the operation condition name and library name in user_opcond.tcl.
##
set OPCOND_WST          V105WTP1250
V105WTP1250
set OPCOND_WST_LIB      std150e_wst_105_p125 
std150e_wst_105_p125
set OPCOND_WST_TIV      ""
set OPCOND_WST_LIB_TIV  ""
set OPCOND_BST          V135BTN0400
V135BTN0400
set OPCOND_BST_LIB      std150e_bst_135_n040
std150e_bst_135_n040
set OPCOND_BST_TIV      ""
set OPCOND_BST_LIB_TIV  ""
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
set REPORTS_DIR                 "./reports"
./reports
## Avoiding too many messages
set_message_info -id PSYN-040   -limit 5
1
set_message_info -id PSYN-087   -limit 5
1
set_message_info -id LINT-8     -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id RT-065     -limit 5
1
set_message_info -id TIM-128    -limit 5
1
set_message_info -id TIM-141    -limit 5
1
set_message_info -id PSYN-267   -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id MWUI-040   -limit 5
1
set_message_info -id PSYN-024   -limit 5
1
set_message_info -id MWLIBP-300 -limit 5
1
set_message_info -id MWLIBP-314 -limit 5
1
set_message_info -id PSYN-058   -limit 5
1
set_message_info -id PSYN-025   -limit 5
1
set_message_info -id PSYN-086   -limit 1
1
set_message_info -id PSYN-039   -limit 5
1
set_message_info -id PSYN-523   -limit 5
1
set_message_info -id PSYN-900   -limit 1
1
set_message_info -id PSYN-850   -limit 1
1
set_message_info -id CTS-102    -limit 1
1
set_message_info -id OPT-170    -limit 1
1
set_message_info -id TIM-178    -limit 1
1
set_message_info -id TIM-179    -limit 1
1
set_message_info -id PGRT-030   -limit 5
1
1
source -echo -v ./icc_scripts/common_lib_setup.tcl
#******************************************************************************
#**                          common library settings                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       common_lib_setup.tcl                            "
                       common_lib_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#                       set basic parameter                                  **
#******************************************************************************
set designer "Man"
Man
set company "KHU Room327"
KHU Room327
#******************************************************************************
#**                         Set Library Parameter                            **
#******************************************************************************
setenv SEC_SYNOPSYS /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys
/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys
setenv SEC_SYNOPSYS_AUX env(SEC_SYNOPSYS)/aux
env(SEC_SYNOPSYS)/aux
#******************************************************************************
#**                Set New Variable for 'search_path'                        **
#******************************************************************************
set dk_home [getenv SEC_SYNOPSYS]
/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys
set dk_home_aux [getenv SEC_SYNOPSYS_AUX]
env(SEC_SYNOPSYS)/aux
#******************************************************************************
#**                Set 'search_path'                                         **
#******************************************************************************
set search_path [list . [format "%s%s"  $synopsys_root /libraries/syn]     [format "%s%s"  $dk_home /syn/STD150E] $dk_home_aux]
. /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E env(SEC_SYNOPSYS)/aux
#******************************************************************************
#**                Set libraries                                             **
#******************************************************************************
# Reference/Front_End/samsung013/sec150e_synopsys/readme/SynopsysDKGuide.pdf p.14
# Typical (TT / 1.20V / 25 Celcius)
set STD_TYP std150e_typ_120_p025
std150e_typ_120_p025
set STD_TYP_MEM std150e_typ_120_p025_memory
std150e_typ_120_p025_memory
# Worst (SS / 1.05V / 125 Celcius)
set STD_WST std150e_wst_105_p125
std150e_wst_105_p125
# Best (FF / 1.35V / -40 Celcius)
set STD_BST std150e_bst_135_n040
std150e_bst_135_n040
set target_library [concat         $STD_WST.db         $STD_BST.db
]
std150e_wst_105_p125.db std150e_bst_135_n040.db
# * : all designs which are in dc_shell 
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
set link_library [concat         {*}         $target_library 	$synthetic_library
]
* std150e_wst_105_p125.db std150e_bst_135_n040.db dw_foundation.sldb
set link_path $link_library
* std150e_wst_105_p125.db std150e_bst_135_n040.db dw_foundation.sldb
set symbol_library [list std150e_veri.sdb]
std150e_veri.sdb
#******************************************************************************
#**                         Common Setup File                                **
#******************************************************************************
set_host_options -max_cores $ICC_NUM_CPUS
1
set_route_mode_options -zroute true
1
#******************************************************************************
#******************************************************************************
#**                   Set Physical Library Parameter                         **
#******************************************************************************
setenv SEC_SYNOPSYS_ICC [sh pwd]/MilkyWay
/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay
#******************************************************************************
#******************************************************************************
#**                Set New Variable for 'MW_REF_LIB_DIRS'                   **
#******************************************************************************
set icc_home [getenv SEC_SYNOPSYS_ICC]
/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay
set all_milky [list 		$icc_home/std150e_prim_050504 		$icc_home/std150e_60poi_power_6lm_070420 		$icc_home/std150e_60poi_io_6lm_071011
	      ]
/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420 /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
set MW_REF_LIB_DIRS "$all_milky"
/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420 /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
# Since I/O pad name is different between logical and physical, we should add
# LM cell db for ICC to search I/O pad cell properly
if { $step != "00_read_design" } {
	lappend link_library $icc_home/std150e_60poi_io_6lm_071011/LM/${STD_WST}_astro.db
	lappend link_library $icc_home/std150e_60poi_io_6lm_071011/LM/${STD_BST}_astro.db
}
* std150e_wst_105_p125.db std150e_bst_135_n040.db dw_foundation.sldb /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db
#******************************************************************************
#******************************************************************************
#**                       Set TECH and TLUP Files                           **
#******************************************************************************
set TECH_FILE "./TECH/std150e_prim_6m.techgen.tf"
./TECH/std150e_prim_6m.techgen.tf
set TLUP_DIR [sh pwd]/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G
/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G
set MAP_FILE "${TLUP_DIR}/MAP/L13_CELL_6LM.map"
/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
set TLUP_MAX_FILE "${TLUP_DIR}/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup"
/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
set TLUP_MIN_FILE "${TLUP_DIR}/TLUP/L13_CELL_BST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup"
/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_BST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
#******************************************************************************
#******************************************************************************
#**                        Set Stream Out Map File                           **
#******************************************************************************
set STREAM_OUT_MAP "./TECH/layer.map"
./TECH/layer.map
#******************************************************************************
#******************************************************************************
#**                           Set Antenna_Rule                               **
#******************************************************************************
# Reference/Back_End/KHU_ASTRO User Guide p.86 and samsung65 TECH antenna_rules
# IC User Guide p.457
# make antenna_rule.tcl
set ANTENNA_RULE "./TECH/std150e_prim713_antenna_200827.tcl"
./TECH/std150e_prim713_antenna_200827.tcl
#******************************************************************************
#******************************************************************************
#**                           Set IO FILLERS                                 **
#******************************************************************************
set IO_FILLER "iofillerh30_p iofillerh10_p iofillerh5_p iofiller1_p"
iofillerh30_p iofillerh10_p iofillerh5_p iofiller1_p
set IO_FILLER_OVERLAP ""
#******************************************************************************
#**                        Set Clock Tree Layers                             **
#******************************************************************************
# clock tree layers
set ICC_CTS_RULE_NAME "shield_130nm_rule"
shield_130nm_rule
#******************************************************************************
#**                    Default Timing Environment Setting                   **
#******************************************************************************
set timing_enable_multiple_clocks_per_reg true
true
set timing_enable_non_sequential_checks true
true
set case_analysis_with_logic_constants true
true
set disable_auto_time_borrow false
false
set legalize_support_phys_only_cell true
true
set_separate_process_options -placement false
1
set_separate_process_options -routing false
1
set_separate_process_options -extraction false
1
#******************************************************************************
#******************************************************************************
#**                               ETC                                        **
#******************************************************************************
set sh_enable_page_mode false
false
setenv TMPDIR [sh pwd]/TMP
/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TMP
set back [sh date +%m%d_%H:%M:%S]
1117_18:44:36
#******************************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_02_powerplan
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_01_floorplan -to $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_02_powerplan' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_02_powerplan' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_02_powerplan ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_02_powerplan' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_02_powerplan)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_02_powerplan)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_02_powerplan.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_02_powerplan)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_02_powerplan)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
{khu_sensor_pad_02_powerplan}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_02_powerplan" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
# Read scenario file
remove_sdc
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb'
Loading db file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db'
Loading db file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Current scenario is func1_wst.

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (285 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library) /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library) /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library) /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

Information: scenario: func1_wst
1
remove_scenario -all
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
sh sed -i 's/ ${STD_WST}/ ${STD_WST}.db:${STD_WST}/' $FUNC1_SDC
#sh sed -i '/set_max_fanout/d' $FUNC1_SDC
source $ICC_MCMM_SCENARIOS_FILE
Warning: Discarding all scenario specific information previously defined in this session. (UID-1008)
Current scenario is: func1_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 number of unique tlu+ files in mcmm mode: 1
  /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. or2d8_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at async_rstn_glitch_synchronizer/u__tmp100 in scenario func1_wst
Information: Updating graph... (UID-83)
Warning: Some objects from '_sel402' were of the incorrect class. (SEL-010)
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Nov 17 18:44:50 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk             12.00   {0 6}                         {i_CLK}   func1_wst
clk_half        24.00   {0 12}              G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_wst
--------------------------------------------------------------------------------
Current scenario is: funccts_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 number of unique tlu+ files in mcmm mode: 1
  /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Warning: Some objects from '_sel813' were of the incorrect class. (SEL-010)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Tue Nov 17 18:44:51 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk             12.00   {0 6}                         {i_CLK}   funccts_wst
clk_half        24.00   {0 12}              G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                funccts_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     funccts_wst
--------------------------------------------------------------------------------
set_active_scenario $FP_SCN
Information: Scenario funccts_wst is no longer active. (UID-1022)
Warning: Current scenario changed to 'func1_wst'. (UID-1009)
1
#set_dont_touch_placement [all_macro_cells]
# Describe VDD and VSS used by the standard cell
derive_pg_connection 	-power_net VDD 	-power_pin VDD 	-ground_net VSS 	-ground_pin VSS
Information: connected 25801 power ports and 25801 ground ports
1
derive_pg_connection 	-power_net VDD 	-power_pin VDD12I 	-ground_net VSS 	-ground_pin VSSIP
Information: connected 8 power ports and 8 ground ports
1
derive_pg_connection 	-power_net VDD_12I 	-power_pin VDD_12I 
Information: connected 5 power ports and 0 ground ports
1
#derive_pg_connection 	-power_net VDD 	-power_pin VDD_12I 
#******************************************************************************
# Memory P/G ring
#set_fp_rail_region_constraints #	-polygon {{533.180 700.495} {533.180 485.855} {627.370 485.855} {627.370 700.495}}
#create_fp_group_block_ring #	-nets  {$MW_R_POWER_NET $MW_R_GROUND_NET} #	-horizontal_ring_layer MET3
#	-horizontal_ring_offset 5
#	-horizontal_ring_width 5
#	-vertical_ring_layer MET4
#	-vertical_ring_offset 5
#	-vertical_ring_width 5
#	-horizontal_strap_layer MET3
#	-horizontal_strap_width 5
#	-vertical_strap_layer MET4
#	-vertical_strap_width 5
#	-output_directory ./pns_outputs
#commit_fp_group_block_ring
#preroute_instances  -ignore_pads -ignore_cover_cells -primary_routing_layer pin
#******************************************************************************
#******************************************************************************
# power net robustness
#******************************************************************************
# Note Voltage noise induced by inductance
#
# In Reality, current flows in loops. In this case, we only deal in terms of power,
# not fast-switching signal, such as clock. We use wide, thick, upper-level metal
# because of preventing IC Chip from IR-Drop. (The  wider and thicker metal, the less resistance)
# In addition, in order to minimize the effect of IR-Drop, Designers frequently
# draw power lines by shape of mesh. However, this shape make a plethora of loops which yield
# producing or changing magnetic fields.
# (If there is return path of currents, metals have inductance)
# Changing magnetic fields in turn current in other loops(mutual inductive coupling).
# Inductance take a toll on delay and power. (Even if resistance is 0,
# delay(edge rates) would not 0 since resonant factor(LC) is existed.)
# In power case, when turning on chips voltage will switch simultaneously and flow substantial
# currents.(A role of Power PAD is also impact on it since most of PADs tend to charge quickly)
# By following the formula of V_drop = L*di/dt, Simultaneously Switching leads to Voltage change
# which is often called 'Ground Bounce' or 'Inductive voltage noise'. Granted, most of PADs have
# preventing these phenomenons but we should care about it.
#
# Return to our design, we placed mesh power straps for the sake of effective supplying voltage.
# Moreover, given aforementioned risk, we placed straps at moderate intervals.
# (The effect of mutual inductive coupling is greatly increasing especially when the return path
# is far from conductor.)
#******************************************************************************
#******************************************************************************
# power rail (strap)
set_fp_rail_constraints 	-add_layer -layer MET5 -direction horizontal 	-max_strap 50 -min_strap 16 -max_width 3 -min_width 0.200 	-spacing minimum
1
set_fp_rail_constraints 	-add_layer  -layer MET6 -direction vertical 	-max_strap 50 -min_strap 16 -max_width 3 -min_width 0.440 	-spacing minimum
1
set_fp_rail_region_constraints 	-polygon {{169.070 1228.420} {169.070 172.595} {1230.950 172.595} {1230.950 1228.420}}
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
1
set_fp_rail_constraints  -set_ring -nets {VDD VSS} 	-horizontal_ring_layer { MET3 } -vertical_ring_layer { MET4 }
1
set_fp_rail_constraints -set_global -no_routing_over_hard_macros
1
synthesize_fp_rail 	-nets {VDD VSS} -voltage_supply 1.35 	-synthesize_power_plan -power_budget 350 -pad_masters {  vdd12ih_p vssiph_p  }
Geometry mapping begins.
Removing all the files with the prefix khu_sensor_pad in the directory ./pna_output
Parasitics Operating Condition is max
Using [3 x 3] Fat Wire Table for MET1
Using [3 x 3] Fat Wire Table for MET2
Using [3 x 3] Fat Wire Table for MET3
Using [3 x 3] Fat Wire Table for MET4
Using [3 x 3] Fat Wire Table for MET5

TLU+ File = /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
TLU+ File = /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 25, resistivity 21.181021
lower mask id 1, upper mask id 2, via layer 27, resistivity 1.512930
lower mask id 2, upper mask id 3, via layer 29, resistivity 1.512930
lower mask id 3, upper mask id 4, via layer 31, resistivity 1.512930
lower mask id 4, upper mask id 5, via layer 33, resistivity 1.512930
lower mask id 5, upper mask id 6, via layer 35, resistivity 1.512930
Ignoring all CONN views
Number of pad instances: 16
Geometry mapping took     0.25 seconds

Name of design : khu_sensor_pad
Number of cell instance masters in the library : 109
Power Network Synthesis Begins ...
Target IR drop : 135.000 mV
Processing net VDD ...
Average power dissipation in khu_sensor_pad :   350.00 mW
Power supply voltage :     1.35 V
Average current in khu_sensor_pad :   259.26 mA
Number of cell instances in the specified region: 0
25 percent of initial power plan synthesis is done.
50 percent of initial power plan synthesis is done.
75 percent of initial power plan synthesis is done.
100 percent of initial power plan synthesis is done.
Performing Wire Cutting and Resizing of net VDD for Honoring Blockage Constraints
Processing 24x24 straps
Number of iteration for the incremental sizing : 2
Number of power pads reaching to the power ports of the leaf cells or blocks: 8
Total assigned virtual connection port current is 259.259255
Total assigned connected port current is 0.000000
Total assigned current is 259.259255
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Pad Cell pad49 at (680.000 1262.380) Supplies   36.79 mA Current (14.19%)
Pad Cell pad41 at (1262.380 1032.000) Supplies   36.28 mA Current (13.99%)
Pad Cell pad31 at (1262.380 328.000) Supplies   35.19 mA Current (13.57%)
Pad Cell pad7 at (0.000 704.000) Supplies   33.36 mA Current (12.87%)
Pad Cell pad23 at (760.000 0.000) Supplies   33.34 mA Current (12.86%)
Pad Cell pad54 at (328.000 1262.380) Supplies   31.79 mA Current (12.26%)
Pad Cell pad19 at (476.000 0.000) Supplies   27.68 mA Current (10.68%)
Pad Cell pad13 at (0.000 272.000) Supplies   24.84 mA Current (9.58%)
Total Current from Pad Cells:  259.26 mA (100.00%)
Total Current from Virtual Pads:    0.00 mA (0.00%)
Maximum IR drop in khu_sensor_pad : 133.62 mV
Maximum current in khu_sensor_pad : 36.786 mA
Maximum EM of wires in khu_sensor_pad : 1.913413e+02 A/cm, layer MET4
Maximum EM of vias in khu_sensor_pad : 5.368646e+06 A/cm_square, layer VIA5
The PNS synthesizes the net VDD successfully
The maximum IR drop of the synthesized net VDD is 133.619 mV
Processing net VSS ...
Average power dissipation in khu_sensor_pad :   350.00 mW
Power supply voltage :     1.35 V
Average current in khu_sensor_pad :   259.26 mA
Number of cell instances in the specified region: 0
Performing Wire Cutting of net VSS for Honoring Blockage Constraints
Number of power pads reaching to the power ports of the leaf cells or blocks: 8
Total assigned virtual connection port current is 259.259255
Total assigned connected port current is 0.000000
Total assigned current is 259.259255
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Pad Cell pad40 at (1262.380 964.000) Supplies   38.83 mA Current (14.98%)
Pad Cell pad48 at (748.000 1262.380) Supplies   35.85 mA Current (13.83%)
Pad Cell pad22 at (692.000 0.000) Supplies   33.43 mA Current (12.89%)
Pad Cell pad6 at (0.000 772.000) Supplies   32.71 mA Current (12.62%)
Pad Cell pad30 at (1262.380 260.000) Supplies   32.63 mA Current (12.59%)
Pad Cell pad53 at (396.000 1262.380) Supplies   32.44 mA Current (12.51%)
Pad Cell pad12 at (0.000 340.000) Supplies   27.03 mA Current (10.42%)
Pad Cell pad18 at (408.000 0.000) Supplies   26.33 mA Current (10.15%)
Total Current from Pad Cells:  259.26 mA (100.00%)
Total Current from Virtual Pads:    0.00 mA (0.00%)
Maximum IR drop in khu_sensor_pad : 133.45 mV
Maximum current in khu_sensor_pad : 38.833 mA
Maximum EM of wires in khu_sensor_pad : 2.084418e+02 A/cm, layer MET4
Maximum EM of vias in khu_sensor_pad : 6.016090e+06 A/cm_square, layer VIA4
The PPS synthesizes the net VSS successfully
The maximum IR drop of the synthesized net VSS is 133.452

The statistics of PNS results
Global Constraints Setting
Remove Floating Segments:	On
Use Stack Via:			On
Same PG Width Sizing:		On
Optimize Track Usage:		Off
Keep Ring Outside Core Area:	Off
No Straps Over Hard Macros:	On
No Straps Over Plan Groups:	Off
No Straps Over Soft Macros:	Off
Ignore Blockage:		Off
Target IR drop :  135.00 mV
Net name : VDD
IR drop of the synthesized net :  133.62 mV
Core ring segment: Horizontal: MET3, Width: 1.240 microns
Core ring segment: Vertical: MET4, Width: 1.240 microns
Layer: MET6, Direction: Vertical, # of Straps: 24, PG spacing
The maximum width of straps: 0.910 microns
The average width of straps: 0.910 microns
Layer: MET5, Direction: Horizontal, # of Straps: 24, PG spacing
The maximum width of straps: 0.910 microns
The average width of straps: 0.910 microns
The percentage of routing tracks used by the power net VDD for layer MET6: 3.42%
The percentage of routing tracks used by the power net VDD for layer MET5: 2.08%
The percentage of routing tracks used by the power net VDD for layer MET4: 0.19%
The percentage of routing tracks used by the power net VDD for layer MET3: 0.20%
The percentage of routing tracks used by the power net VDD for layer MET2: 0.00%
The percentage of routing tracks used by the power net VDD for layer MET1: 0.00%
The average percentage of routing tracks used by net VDD : 0.98%
Net name : VSS
IR drop of the synthesized net :  133.45 mV
Core ring segment: Horizontal: MET3, Width: 1.240 microns
Core ring segment: Vertical: MET4, Width: 1.240 microns
Layer: MET6, Direction: Vertical, # of Straps: 24, PG spacing
The maximum width of straps: 0.910 microns
The average width of straps: 0.910 microns
Layer: MET5, Direction: Horizontal, # of Straps: 24, PG spacing
The maximum width of straps: 0.910 microns
The average width of straps: 0.910 microns
The percentage of routing tracks used by the power net VSS for layer MET6: 3.41%
The percentage of routing tracks used by the power net VSS for layer MET5: 2.08%
The percentage of routing tracks used by the power net VSS for layer MET4: 0.24%
The percentage of routing tracks used by the power net VSS for layer MET3: 0.22%
The percentage of routing tracks used by the power net VSS for layer MET2: 0.00%
The percentage of routing tracks used by the power net VSS for layer MET1: 0.00%
The average percentage of routing tracks used by net VSS : 0.99%
Generating instance power and IR drop file ./pna_output/khu_sensor_pad.inst_hl.pna
Memory usage for design data :      49807.360 Kbytes
Generating Power Routing Tcl commands file ./pna_output/create_pns_pg.tcl
Overall takes     0.19 seconds
Please read khu_sensor_pad.PNS.log for detail information
Creating PNS Replay file ./pna_output/pns_replay.tcl
Power network synthesis is done successfully.
Reading power network analysis highlight file: ./pna_output/khu_sensor_pad.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
1
commit_fp_rail
Committing the synthesized power plan ... 
Done with committing power plan!
1
#******************************************************************************
# creates power ring
# power rings help all macro cells to be supplied voltage.
create_rectangular_rings 	-nets {VDD_12I} 	-left_offset 25 -left_segment_layer MET5 -left_segment_width 1 	-right_offset 25 -right_segment_layer MET5 -right_segment_width 1 	-bottom_offset 25 -bottom_segment_layer MET6 -bottom_segment_width 1 	-top_offset 25 -top_segment_layer MET6 -top_segment_width 1 
Using [3 x 3] Fat Wire Table for MET1
Using [3 x 3] Fat Wire Table for MET2
Using [3 x 3] Fat Wire Table for MET3
Using [3 x 3] Fat Wire Table for MET4
Using [3 x 3] Fat Wire Table for MET5

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      916M Data =        0M
1
#******************************************************************************
create_fp_placement -timing_driven -no_hierarchy_gravity
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:01
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
  27 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 25801 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 56
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 28226
Num     zero wt nets = 0
A net with highest fanout (384) is khu_sensor_top/ads1292_filter/iir_lpf/w_rstn
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (285 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library)
                              /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library)
                              /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library)
                              /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. or2d8_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at async_rstn_glitch_synchronizer/u__tmp100 in scenario func1_wst
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00061 0.00061 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00033 0.00033 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00038 0.00038 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00024 0.00024 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 0.00014 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00031 0.00031 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00046 0.00046 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00028 0.00028 (RCEX-011)
Information: Library Derived Vertical Res : 0.0003 0.0003 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.0015 (RCEX-011)

28154 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:05
Elapsed time for rc extraction =    0:00:06
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)
Information: Updating design information... (UID-85)

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.48
  Critical Path Slack:           8.32
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          5.33
  Critical Path Slack:           5.33
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:         11.53
  Critical Path Slack:          -0.44
  Critical Path Clk Period:     12.00
  Total Negative Slack:         -0.44
  No. of Violating Paths:        1.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          3.14
  Critical Path Slack:           7.14
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.06
  Critical Path Slack:          -0.06
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -33.52
  No. of Violating Paths:     4927.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       5954
  Leaf Cell Count:              25857
  Buf/Inv Cell Count:            2707
  Buf Cell Count:                  30
  Inv Cell Count:                2677
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     20470
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        48858.69
  Noncombinational Area:     37314.00
  Buf/Inv Area:               1871.34
  Total Buffer Area:            44.00
  Total Inverter Area:        1827.34
  Macro/Black Box Area:          0.00
  Net Area:                    812.04
  Net XLength        :      667254.56
  Net YLength        :      681905.38
  -----------------------------------
  Cell Area:                 86172.69
  Design Area:               86984.73
  Net Length        :      1349160.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         28251
  Nets With Violations:           766
  Max Trans Violations:           765
  Max Cap Violations:             704
  -----------------------------------

CPU time for timing report =    0:00:01
Elapsed time for timing report =    0:00:01
Info: worst slack in the design is -0.442875
CPU time for net weight calculation =    0:00:00
Elapsed time for net weight calculation =    0:00:00
Timing weight calculated.
CPU time for freeing timing design =    0:00:01
Elapsed time for freeing timing design =    0:00:01
Number of plan group pins = 0
net weight set.
28226 timing weight set.
max net weight: 12.986088
min net weight: 0.597801
0 net set to minimum weight 0.597801.
  27 blocks freed
  0 bytes freed
Doing Incremental Timing Driven Placement...
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : khu_sensor_pad
Version    : N-2017.09
Date       : Tue Nov 17 18:45:07 2020
*********************************************

Total wirelength: 1279682.50
Number of 100x100 tracks cell density regions: 625
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 42.83% (at 778 541 818 580)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    108 pre-routes for placement blockage/checking
    108 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
Warning: lib cell "vssoh_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "phbct24_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "vdd33oph_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "iofillerh5_p" of size (12 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "iofillerh10_p" of size (23 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "iofillerh30_p" of size (69 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "vdd12ih_core_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "vdd12ih_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "vssiph_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "phis_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "phbct12_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "phic_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "phob12_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Nov 17 18:45:07 2020
****************************************
Std cell utilization: 39.08%  (258518/(661436-0))
(Non-fixed + Fixed)
Std cell utilization: 39.08%  (258518/(661436-0))
(Non-fixed only)
Chip area:            661436   sites, bbox (187.62 187.62 1212.38 1210.02) um
Std cell area:        258518   sites, (non-fixed:258518 fixed:0)
                      25801    cells, (non-fixed:25801  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       108 
Avg. std cell width:  9.91 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 284)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Nov 17 18:45:07 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       none          ---         ---       via additive      ---
MET3       none          ---         ---       via additive      ---
MET4       none          ---         ---       via additive      ---
MET5       none          ---         ---       via additive      ---
MET6       none          ---         ---       via additive      ---
Legalizing 25801 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Legalization complete (2 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Nov 17 18:45:09 2020
****************************************

avg cell displacement:    0.970 um ( 0.27 row height)
max cell displacement:    3.256 um ( 0.90 row height)
std deviation:            0.518 um ( 0.14 row height)
number of cell moved:     25801 cells (out of 25801 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
# route_guide
#create_route_guide 	-name route_guide_0 	-no_signal_layers {MET4 MET5 MET6} 	-preferred_direction_only_layers {MET1 MET2 MET3} 	-coordin {{187.620 187.620} {1008.220 1004.820}} -no_snap
# connect P/G (I/O STD)
set_preroute_drc_strategy  -treat_fat_blockage_as_fat_wire  -min_layer MET1  -max_layer MET6
1
preroute_instances  -ignore_macros -primary_routing_layer pin
Using [3 x 3] Fat Wire Table for MET1
Using [3 x 3] Fat Wire Table for MET2
Using [3 x 3] Fat Wire Table for MET3
Using [3 x 3] Fat Wire Table for MET4
Using [3 x 3] Fat Wire Table for MET5
Instance being processed:
 [1] pad56
WARNING:  Failed to make a connection for the following pin:
((231.000, 1262.380) (249.000, 1267.380)) (Net: VDD_12I)(wire on layer: MET3 [30])
Warning: wire dropped because obstruction, ((231.000 1253.860) (249.000 1268.570)) (Net: VDD_12I) (Layer: MET2 [28]) is blocked by ((192.000 1268.380) (252.000 1400.000)) (Net: null) (Layer: MET2 [28]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((214.000, 1262.380) (230.000, 1267.380)) (Net: VDD_12I)(wire on layer: MET3 [30])
Warning: wire dropped because obstruction, ((214.000 1253.860) (230.000 1268.570)) (Net: VDD_12I) (Layer: MET2 [28]) is blocked by ((192.000 1268.380) (252.000 1400.000)) (Net: null) (Layer: MET2 [28]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((195.000, 1262.380) (213.000, 1267.380)) (Net: VDD_12I)(wire on layer: MET3 [30])
Warning: wire dropped because obstruction, ((195.000 1253.860) (213.000 1268.570)) (Net: VDD_12I) (Layer: MET2 [28]) is blocked by ((192.000 1268.380) (252.000 1400.000)) (Net: null) (Layer: MET2 [28]). (PGRT-030)
 [2] pfiller18
 [3] pad55
 [4] pfiller19
 [5] pad54
 [6] pfiller20
 [7] pad53
WARNING:  Failed to make a connection for the following pin:
((435.000, 1262.380) (453.000, 1267.380)) (Net: VSS)(wire on layer: MET3 [30])
Warning: wire dropped because obstruction, ((435.000 1225.700) (453.000 1268.570)) (Net: VSS) (Layer: MET2 [28]) is blocked by ((396.000 1268.380) (456.000 1400.000)) (Net: null) (Layer: MET2 [28]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((399.000, 1262.380) (417.000, 1267.380)) (Net: VSS)(wire on layer: MET3 [30])
Warning: wire dropped because obstruction, ((399.000 1225.700) (417.000 1268.570)) (Net: VSS) (Layer: MET2 [28]) is blocked by ((396.000 1268.380) (456.000 1400.000)) (Net: null) (Layer: MET2 [28]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((418.000, 1262.380) (434.000, 1267.380)) (Net: VSS)(wire on layer: MET3 [30])
Note - message 'PGRT-030' limit (5) exceeded.  Remainder will be suppressed.
 [8] pfiller21
 [9] pad52
 [10] pfiller22
 [11] pad51
 [12] pfiller23
 [13] pfiller24
 [14] pad50
 [15] pfiller25
 [16] pad49
 [17] pfiller26
 [18] pad48
WARNING:  Failed to make a connection for the following pin:
((787.000, 1262.380) (805.000, 1267.380)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((751.000, 1262.380) (769.000, 1267.380)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((770.000, 1262.380) (786.000, 1267.380)) (Net: VSS)(wire on layer: MET3 [30])
 [19] pfiller27
 [20] pad47
 [21] pfiller28
 [22] pad46
 [23] pfiller29
 [24] pfiller30
 [25] pad45
 [26] pfiller31
 [27] pad44
WARNING:  Failed to make a connection for the following pin:
((1071.000, 1262.380) (1089.000, 1267.380)) (Net: VDD_12I)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1054.000, 1262.380) (1070.000, 1267.380)) (Net: VDD_12I)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1035.000, 1262.380) (1053.000, 1267.380)) (Net: VDD_12I)(wire on layer: MET3 [30])
 [28] pfiller32
 [29] pfiller33
 [30] pfiller34
 [31] pfiller35
 [32] pfiller36
 [33] pad43
 [34] pad15
 [35] pfiller0
 [36] pad16
 [37] pfiller1
 [38] pfiller2
 [39] pad17
 [40] pfiller3
 [41] pad18
WARNING:  Failed to make a connection for the following pin:
((411.000, 132.620) (429.000, 137.620)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((447.000, 132.620) (465.000, 137.620)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((430.000, 132.620) (446.000, 137.620)) (Net: VSS)(wire on layer: MET3 [30])
 [42] pfiller4
 [43] pad19
 [44] pfiller5
 [45] pad20
 [46] pfiller6
 [47] pad21
 [48] pfiller7
 [49] pfiller8
 [50] pad22
WARNING:  Failed to make a connection for the following pin:
((695.000, 132.620) (713.000, 137.620)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((731.000, 132.620) (749.000, 137.620)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((714.000, 132.620) (730.000, 137.620)) (Net: VSS)(wire on layer: MET3 [30])
 [51] pfiller9
 [52] pad23
 [53] pfiller10
 [54] pad24
 [55] pfiller11
 [56] pfiller12
 [57] pad25
WARNING:  Failed to make a connection for the following pin:
((911.000, 132.620) (929.000, 137.620)) (Net: VDD_12I)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((930.000, 132.620) (946.000, 137.620)) (Net: VDD_12I)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((947.000, 132.620) (965.000, 137.620)) (Net: VDD_12I)(wire on layer: MET3 [30])
 [58] pfiller13
 [59] pad26
 [60] pfiller14
 [61] pad27
 [62] pfiller15
 [63] pfiller16
 [64] pfiller17
 [65] pad28
 [66] pad29
 [67] pfiller55
 [68] pad30
WARNING:  Failed to make a connection for the following pin:
((1262.380, 263.000) (1267.380, 281.000)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1262.380, 299.000) (1267.380, 317.000)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1262.380, 282.000) (1267.380, 298.000)) (Net: VSS)(wire on layer: MET3 [30])
 [69] pfiller56
 [70] pad31
WARNING:  Failed to make a connection for the following pin:
((1262.380, 331.000) (1267.380, 349.000)) (Net: VDD)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1262.380, 350.000) (1267.380, 366.000)) (Net: VDD)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1262.380, 367.000) (1267.380, 385.000)) (Net: VDD)(wire on layer: MET3 [30])
 [71] pfiller57
 [72] pad32
 [73] pfiller58
 [74] pad33
 [75] pfiller59
 [76] pfiller60
 [77] pad34
 [78] pfiller61
 [79] pad35
WARNING:  Failed to make a connection for the following pin:
((1262.380, 615.000) (1267.380, 633.000)) (Net: VDD_12I)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1262.380, 634.000) (1267.380, 650.000)) (Net: VDD_12I)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1262.380, 651.000) (1267.380, 669.000)) (Net: VDD_12I)(wire on layer: MET3 [30])
 [80] pfiller62
 [81] pad36
 [82] pfiller63
 [83] pad37
 [84] pfiller64
 [85] pfiller65
 [86] pad38
 [87] pfiller66
 [88] pad39
 [89] pfiller67
 [90] pad40
WARNING:  Failed to make a connection for the following pin:
((1262.380, 967.000) (1267.380, 985.000)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1262.380, 1003.000) (1267.380, 1021.000)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1262.380, 986.000) (1267.380, 1002.000)) (Net: VSS)(wire on layer: MET3 [30])
 [91] pfiller68
 [92] pad41
WARNING:  Failed to make a connection for the following pin:
((1262.380, 1035.000) (1267.380, 1053.000)) (Net: VDD)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1262.380, 1054.000) (1267.380, 1070.000)) (Net: VDD)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1262.380, 1071.000) (1267.380, 1089.000)) (Net: VDD)(wire on layer: MET3 [30])
 [93] pfiller69
 [94] pfiller70
 [95] pfiller71
 [96] pfiller72
 [97] pfiller73
 [98] pad42
 [99] pad14
 [100] pfiller37
 [101] pfiller38
 [102] pad13
WARNING:  Failed to make a connection for the following pin:
((132.620, 311.000) (137.620, 329.000)) (Net: VDD)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((132.620, 294.000) (137.620, 310.000)) (Net: VDD)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((132.620, 275.000) (137.620, 293.000)) (Net: VDD)(wire on layer: MET3 [30])
 [103] pfiller39
 [104] pad12
WARNING:  Failed to make a connection for the following pin:
((132.620, 379.000) (137.620, 397.000)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((132.620, 343.000) (137.620, 361.000)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((132.620, 362.000) (137.620, 378.000)) (Net: VSS)(wire on layer: MET3 [30])
 [105] pfiller40
 [106] pad11
 [107] pfiller41
 [108] pfiller42
 [109] pad10
 [110] pfiller43
 [111] pfiller44
 [112] pad9
 [113] pfiller45
 [114] pad8
 [115] pfiller46
 [116] pad7
WARNING:  Failed to make a connection for the following pin:
((132.620, 743.000) (137.620, 761.000)) (Net: VDD)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((132.620, 726.000) (137.620, 742.000)) (Net: VDD)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((132.620, 707.000) (137.620, 725.000)) (Net: VDD)(wire on layer: MET3 [30])
 [117] pfiller47
 [118] pad6
WARNING:  Failed to make a connection for the following pin:
((132.620, 811.000) (137.620, 829.000)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((132.620, 775.000) (137.620, 793.000)) (Net: VSS)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((132.620, 794.000) (137.620, 810.000)) (Net: VSS)(wire on layer: MET3 [30])
 [119] pfiller48
 [120] pad5
 [121] pfiller49
 [122] pad4
WARNING:  Failed to make a connection for the following pin:
((132.620, 947.000) (137.620, 965.000)) (Net: VDD_12I)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((132.620, 930.000) (137.620, 946.000)) (Net: VDD_12I)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((132.620, 911.000) (137.620, 929.000)) (Net: VDD_12I)(wire on layer: MET3 [30])
 [123] pfiller50
 [124] pad3
 [125] pfiller51
 [126] pad2
 [127] pfiller52
 [128] pfiller53
 [129] pfiller54
 [130] pad1
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      916M Data =        1M
1
preroute_standard_cells 	-connect horizontal -skip_macro_pins -skip_pad_pins  -remove_floating_pieces 	-do_not_route_over_macros 	-port_filter_mode off 	-cell_master_filter_mode off 	-cell_instance_filter_mode off 	-voltage_area_filter_mode off 	-route_type {P/G Std. Cell Pin Conn}
Using [3 x 3] Fat Wire Table for MET1
Using [3 x 3] Fat Wire Table for MET2
Using [3 x 3] Fat Wire Table for MET3
Using [3 x 3] Fat Wire Table for MET4
Using [3 x 3] Fat Wire Table for MET5
Prerouting standard cells horizontally: 
 [10.53%]  
 [20.54%]  
 [31.00%]  
 [41.10%]  
 [51.44%]  
 [61.56%]  
 [71.61%]  
 [81.82%]  
 [91.97%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:01, Elapsed = 00:00:02
	Peak Memory =      916M Data =        7M
1
preroute_instances  -ignore_macros -ignore_cover_cells 	-select_net_by_type specified 	-nets  {VDD_12I}
Using [3 x 3] Fat Wire Table for MET1
Using [3 x 3] Fat Wire Table for MET2
Using [3 x 3] Fat Wire Table for MET3
Using [3 x 3] Fat Wire Table for MET4
Using [3 x 3] Fat Wire Table for MET5
Instance being processed:
 [1] pad56
WARNING:  Failed to make a connection for the following pin:
((231.000, 1262.380) (249.000, 1267.380)) (Net: VDD_12I)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((214.000, 1262.380) (230.000, 1267.380)) (Net: VDD_12I)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((195.000, 1262.380) (213.000, 1267.380)) (Net: VDD_12I)(wire on layer: MET3 [30])
 [2] pfiller18
 [3] pad55
 [4] pfiller19
 [5] pad54
 [6] pfiller20
 [7] pad53
 [8] pfiller21
 [9] pad52
 [10] pfiller22
 [11] pad51
 [12] pfiller23
 [13] pfiller24
 [14] pad50
 [15] pfiller25
 [16] pad49
 [17] pfiller26
 [18] pad48
 [19] pfiller27
 [20] pad47
 [21] pfiller28
 [22] pad46
 [23] pfiller29
 [24] pfiller30
 [25] pad45
 [26] pfiller31
 [27] pad44
WARNING:  Failed to make a connection for the following pin:
((1071.000, 1262.380) (1089.000, 1267.380)) (Net: VDD_12I)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1054.000, 1262.380) (1070.000, 1267.380)) (Net: VDD_12I)(wire on layer: MET3 [30])
WARNING:  Failed to make a connection for the following pin:
((1035.000, 1262.380) (1053.000, 1267.380)) (Net: VDD_12I)(wire on layer: MET3 [30])
 [28] pfiller32
 [29] pfiller33
 [30] pfiller34
 [31] pfiller35
 [32] pfiller36
 [33] pad43
 [34] pad15
 [35] pfiller0
 [36] pad16
 [37] pfiller1
 [38] pfiller2
 [39] pad17
 [40] pfiller3
 [41] pad18
 [42] pfiller4
 [43] pad19
 [44] pfiller5
 [45] pad20
 [46] pfiller6
 [47] pad21
 [48] pfiller7
 [49] pfiller8
 [50] pad22
 [51] pfiller9
 [52] pad23
 [53] pfiller10
 [54] pad24
 [55] pfiller11
 [56] pfiller12
 [57] pad25
 [58] pfiller13
 [59] pad26
 [60] pfiller14
 [61] pad27
 [62] pfiller15
 [63] pfiller16
 [64] pfiller17
 [65] pad28
 [66] pad29
 [67] pfiller55
 [68] pad30
 [69] pfiller56
 [70] pad31
 [71] pfiller57
 [72] pad32
 [73] pfiller58
 [74] pad33
 [75] pfiller59
 [76] pfiller60
 [77] pad34
 [78] pfiller61
 [79] pad35
 [80] pfiller62
 [81] pad36
 [82] pfiller63
 [83] pad37
 [84] pfiller64
 [85] pfiller65
 [86] pad38
 [87] pfiller66
 [88] pad39
 [89] pfiller67
 [90] pad40
 [91] pfiller68
 [92] pad41
 [93] pfiller69
 [94] pfiller70
 [95] pfiller71
 [96] pfiller72
 [97] pfiller73
 [98] pad42
 [99] pad14
 [100] pfiller37
 [101] pfiller38
 [102] pad13
 [103] pfiller39
 [104] pad12
 [105] pfiller40
 [106] pad11
 [107] pfiller41
 [108] pfiller42
 [109] pad10
 [110] pfiller43
 [111] pfiller44
 [112] pad9
 [113] pfiller45
 [114] pad8
 [115] pfiller46
 [116] pad7
 [117] pfiller47
 [118] pad6
 [119] pfiller48
 [120] pad5
 [121] pfiller49
 [122] pad4
 [123] pfiller50
 [124] pad3
 [125] pfiller51
 [126] pad2
 [127] pfiller52
 [128] pfiller53
 [129] pfiller54
 [130] pad1
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      916M Data =        3M
1
#preroute_instances  -ignore_macros -ignore_cover_cells
verify_pg_nets  -error_cell test
Create error cell test.err ...
Using [3 x 3] Fat Wire Table for MET1
Using [3 x 3] Fat Wire Table for MET2
Using [3 x 3] Fat Wire Table for MET3
Using [3 x 3] Fat Wire Table for MET4
Using [3 x 3] Fat Wire Table for MET5
Checking [VDD_12I]:
	There are no floating shapes
	All the pins are connected.
	No errors are found.
Checking [VSS]:
	There are no floating shapes
	All the pins are connected.
	No errors are found.
Checking [VDD]:
	There are no floating shapes
	All the pins are connected.
	No errors are found.
Checked 3 nets, 0 have Errors
Update error cell ...
1
# short checking 
set_pnet_options -partial "MET2 MET3 MET4 MET5 MET6"
1
# legalize
# To resolve cell placement conflicts after doing initial placement, such as violating Standard(STD)
# cells away from the power straps, overlaps, legalize placement.
# command "legalize_fp_placement" is obsolete
legalize_placement
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    198 pre-routes for placement blockage/checking
    1305 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
Warning: lib cell "vssoh_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "phbct24_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "vdd33oph_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "iofillerh5_p" of size (12 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "iofillerh10_p" of size (23 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "iofillerh30_p" of size (69 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "vdd12ih_core_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "vdd12ih_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "vssiph_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "phis_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "phbct12_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "phic_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "phob12_p" of size (137 sites x 39 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Nov 17 18:45:13 2020
****************************************
Std cell utilization: 39.08%  (258518/(661436-0))
(Non-fixed + Fixed)
Std cell utilization: 39.08%  (258518/(661436-0))
(Non-fixed only)
Chip area:            661436   sites, bbox (187.62 187.62 1212.38 1210.02) um
Std cell area:        258518   sites, (non-fixed:258518 fixed:0)
                      25801    cells, (non-fixed:25801  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       108 
Avg. std cell width:  9.91 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 284)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Nov 17 18:45:13 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     9.91        1.80        via additive      0.00
MET3       partial     10000.00    10000.00    via additive      0.00
MET4       partial     10000.00    10000.00    via additive      0.00
MET5       partial     10000.00    10000.00    via additive      0.00
MET6       partial     10000.00    10000.00    via additive      0.00
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Tue Nov 17 18:45:13 2020
****************************************

No cell displacement.

Information: Fast-Mode Legalization Done! (DPI-030)
1
# Perform actual global routing to make sure the congestion
# Global routing 
# Abstract the routing problem to a notional set of abutting channels
route_zrt_global
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 2479 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET6
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   33  Alloctr   34  Proc    0 
[End of Read DB] Total (MB): Used   40  Alloctr   41  Proc 2479 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   48  Alloctr   48  Proc 2479 
Net statistics:
Total number of nets     = 28251
Number of nets to route  = 28215
Number of single or zero port nets = 21
15 nets are fully connected,
 of which 15 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used   57  Alloctr   58  Proc 2479 
Average gCell capacity  3.48	 on layer (1)	 MET1
Average gCell capacity  5.61	 on layer (2)	 MET2
Average gCell capacity  6.34	 on layer (3)	 MET3
Average gCell capacity  5.95	 on layer (4)	 MET4
Average gCell capacity  6.33	 on layer (5)	 MET5
Average gCell capacity  2.79	 on layer (6)	 MET6
Average number of tracks per gCell 9.00	 on layer (1)	 MET1
Average number of tracks per gCell 8.20	 on layer (2)	 MET2
Average number of tracks per gCell 9.00	 on layer (3)	 MET3
Average number of tracks per gCell 8.20	 on layer (4)	 MET4
Average number of tracks per gCell 9.00	 on layer (5)	 MET5
Average number of tracks per gCell 4.10	 on layer (6)	 MET6
Number of gCells = 905592
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion map] Total (MB): Used   59  Alloctr   61  Proc 2479 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   19  Alloctr   20  Proc    0 
[End of Build Data] Total (MB): Used   59  Alloctr   61  Proc 2479 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   59  Alloctr   61  Proc 2479 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:02 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Initial Routing] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Initial Routing] Total (MB): Used   77  Alloctr   78  Proc 2479 
Initial. Routing result:
Initial. Both Dirs: Overflow =   530 Max = 3 GRCs =   808 (0.27%)
Initial. H routing: Overflow =   226 Max = 3 (GRCs =  1) GRCs =   244 (0.16%)
Initial. V routing: Overflow =   303 Max = 3 (GRCs =  2) GRCs =   564 (0.37%)
Initial. MET1       Overflow =    90 Max = 1 (GRCs = 74) GRCs =   107 (0.07%)
Initial. MET2       Overflow =   285 Max = 3 (GRCs =  2) GRCs =   546 (0.36%)
Initial. MET3       Overflow =   136 Max = 3 (GRCs =  1) GRCs =   137 (0.09%)
Initial. MET4       Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.01%)
Initial. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1478806.09
Initial. Layer MET1 wire length = 31938.10
Initial. Layer MET2 wire length = 600642.68
Initial. Layer MET3 wire length = 683406.76
Initial. Layer MET4 wire length = 154011.46
Initial. Layer MET5 wire length = 8461.10
Initial. Layer MET6 wire length = 345.99
Initial. Total Number of Contacts = 192333
Initial. Via VIA12 count = 99571
Initial. Via VIA23 count = 86317
Initial. Via VIA34 count = 6195
Initial. Via VIA45 count = 244
Initial. Via VIA56 count = 6
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   77  Alloctr   78  Proc 2479 
phase1. Routing result:
phase1. Both Dirs: Overflow =   146 Max = 3 GRCs =   231 (0.08%)
phase1. H routing: Overflow =    33 Max = 1 (GRCs = 17) GRCs =    50 (0.03%)
phase1. V routing: Overflow =   112 Max = 3 (GRCs =  1) GRCs =   181 (0.12%)
phase1. MET1       Overflow =    33 Max = 1 (GRCs = 17) GRCs =    50 (0.03%)
phase1. MET2       Overflow =   112 Max = 3 (GRCs =  1) GRCs =   181 (0.12%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1479116.75
phase1. Layer MET1 wire length = 32120.19
phase1. Layer MET2 wire length = 591865.10
phase1. Layer MET3 wire length = 681518.80
phase1. Layer MET4 wire length = 162842.51
phase1. Layer MET5 wire length = 10298.68
phase1. Layer MET6 wire length = 471.47
phase1. Total Number of Contacts = 193022
phase1. Via VIA12 count = 99583
phase1. Via VIA23 count = 86515
phase1. Via VIA34 count = 6601
phase1. Via VIA45 count = 313
phase1. Via VIA56 count = 10
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   77  Alloctr   78  Proc 2479 
phase2. Routing result:
phase2. Both Dirs: Overflow =    55 Max = 2 GRCs =    76 (0.03%)
phase2. H routing: Overflow =    29 Max = 1 (GRCs = 13) GRCs =    46 (0.03%)
phase2. V routing: Overflow =    26 Max = 2 (GRCs =  4) GRCs =    30 (0.02%)
phase2. MET1       Overflow =    29 Max = 1 (GRCs = 13) GRCs =    46 (0.03%)
phase2. MET2       Overflow =    26 Max = 2 (GRCs =  4) GRCs =    30 (0.02%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1479110.87
phase2. Layer MET1 wire length = 32111.39
phase2. Layer MET2 wire length = 591865.19
phase2. Layer MET3 wire length = 681521.63
phase2. Layer MET4 wire length = 162842.51
phase2. Layer MET5 wire length = 10298.68
phase2. Layer MET6 wire length = 471.47
phase2. Total Number of Contacts = 193023
phase2. Via VIA12 count = 99581
phase2. Via VIA23 count = 86518
phase2. Via VIA34 count = 6601
phase2. Via VIA45 count = 313
phase2. Via VIA56 count = 10
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   77  Alloctr   78  Proc 2479 
phase3. Routing result:
phase3. Both Dirs: Overflow =    55 Max = 2 GRCs =    76 (0.03%)
phase3. H routing: Overflow =    29 Max = 1 (GRCs = 13) GRCs =    46 (0.03%)
phase3. V routing: Overflow =    26 Max = 2 (GRCs =  4) GRCs =    30 (0.02%)
phase3. MET1       Overflow =    29 Max = 1 (GRCs = 13) GRCs =    46 (0.03%)
phase3. MET2       Overflow =    26 Max = 2 (GRCs =  4) GRCs =    30 (0.02%)
phase3. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1479110.87
phase3. Layer MET1 wire length = 32111.39
phase3. Layer MET2 wire length = 591865.19
phase3. Layer MET3 wire length = 681521.63
phase3. Layer MET4 wire length = 162842.51
phase3. Layer MET5 wire length = 10298.68
phase3. Layer MET6 wire length = 471.47
phase3. Total Number of Contacts = 193023
phase3. Via VIA12 count = 99581
phase3. Via VIA23 count = 86518
phase3. Via VIA34 count = 6601
phase3. Via VIA45 count = 313
phase3. Via VIA56 count = 10
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used   36  Alloctr   37  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   77  Alloctr   78  Proc 2479 

Congestion utilization per direction:
Average vertical track utilization   = 12.38 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  9.92 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -7  Alloctr   -8  Proc    0 
[GR: Done] Total (MB): Used   72  Alloctr   73  Proc 2479 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:07 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[GR: Done] Stage (MB): Used   65  Alloctr   66  Proc    0 
[GR: Done] Total (MB): Used   72  Alloctr   73  Proc 2479 
Updating the database ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Global Routing] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used    8  Alloctr    8  Proc 2479 
Information: RC extraction has been freed. (PSYN-503)
1
report_congestion -grc_based -by_layer -routing_stage global
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (285 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library)
                              /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library)
                              /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library)
                              /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 284 horizontal rows
    198 pre-routes for placement blockage/checking
    1305 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Running global router for congestion map ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    8  Alloctr    8  Proc 2479 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET6
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   51  Alloctr   52  Proc    0 
[End of Read DB] Total (MB): Used   60  Alloctr   60  Proc 2479 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   67  Alloctr   68  Proc 2479 
Net statistics:
Total number of nets     = 28251
Number of nets to route  = 28215
Number of single or zero port nets = 21
28230 nets are fully connected,
 of which 15 are detail routed and 28215 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   -7  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   60  Alloctr   69  Proc 2479 
Average gCell capacity  3.48	 on layer (1)	 MET1
Average gCell capacity  5.61	 on layer (2)	 MET2
Average gCell capacity  6.34	 on layer (3)	 MET3
Average gCell capacity  5.95	 on layer (4)	 MET4
Average gCell capacity  6.33	 on layer (5)	 MET5
Average gCell capacity  2.79	 on layer (6)	 MET6
Average number of tracks per gCell 9.00	 on layer (1)	 MET1
Average number of tracks per gCell 8.20	 on layer (2)	 MET2
Average number of tracks per gCell 9.00	 on layer (3)	 MET3
Average number of tracks per gCell 8.20	 on layer (4)	 MET4
Average number of tracks per gCell 9.00	 on layer (5)	 MET5
Average number of tracks per gCell 4.10	 on layer (6)	 MET6
Number of gCells = 905592
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion map] Total (MB): Used   62  Alloctr   71  Proc 2479 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used    2  Alloctr   10  Proc    0 
[End of Build Data] Total (MB): Used   62  Alloctr   71  Proc 2479 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   62  Alloctr   71  Proc 2479 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:02 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Initial Routing] Stage (MB): Used   16  Alloctr    9  Proc    0 
[End of Initial Routing] Total (MB): Used   79  Alloctr   80  Proc 2479 
Initial. Routing result:
Initial. Both Dirs: Overflow =   465 Max = 3 GRCs =   733 (0.24%)
Initial. H routing: Overflow =   192 Max = 2 (GRCs =  5) GRCs =   208 (0.14%)
Initial. V routing: Overflow =   272 Max = 3 (GRCs =  2) GRCs =   525 (0.35%)
Initial. MET1       Overflow =    81 Max = 1 (GRCs = 69) GRCs =    94 (0.06%)
Initial. MET2       Overflow =   264 Max = 3 (GRCs =  2) GRCs =   517 (0.34%)
Initial. MET3       Overflow =   110 Max = 2 (GRCs =  5) GRCs =   114 (0.08%)
Initial. MET4       Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.01%)
Initial. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1479253.68
Initial. Layer MET1 wire length = 32203.01
Initial. Layer MET2 wire length = 601816.08
Initial. Layer MET3 wire length = 683500.67
Initial. Layer MET4 wire length = 152639.60
Initial. Layer MET5 wire length = 8741.27
Initial. Layer MET6 wire length = 353.05
Initial. Total Number of Contacts = 192483
Initial. Via VIA12 count = 99633
Initial. Via VIA23 count = 86450
Initial. Via VIA34 count = 6136
Initial. Via VIA45 count = 257
Initial. Via VIA56 count = 7
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   79  Alloctr   80  Proc 2479 
phase1. Routing result:
phase1. Both Dirs: Overflow =   145 Max = 3 GRCs =   232 (0.08%)
phase1. H routing: Overflow =    30 Max = 1 (GRCs = 18) GRCs =    43 (0.03%)
phase1. V routing: Overflow =   115 Max = 3 (GRCs =  2) GRCs =   189 (0.13%)
phase1. MET1       Overflow =    30 Max = 1 (GRCs = 18) GRCs =    43 (0.03%)
phase1. MET2       Overflow =   115 Max = 3 (GRCs =  2) GRCs =   189 (0.13%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1479464.95
phase1. Layer MET1 wire length = 32316.07
phase1. Layer MET2 wire length = 594287.00
phase1. Layer MET3 wire length = 681771.64
phase1. Layer MET4 wire length = 160127.63
phase1. Layer MET5 wire length = 10454.07
phase1. Layer MET6 wire length = 508.54
phase1. Total Number of Contacts = 193108
phase1. Via VIA12 count = 99663
phase1. Via VIA23 count = 86602
phase1. Via VIA34 count = 6503
phase1. Via VIA45 count = 327
phase1. Via VIA56 count = 13
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   78  Alloctr   80  Proc 2479 
phase2. Routing result:
phase2. Both Dirs: Overflow =    59 Max = 2 GRCs =    79 (0.03%)
phase2. H routing: Overflow =    28 Max = 1 (GRCs = 15) GRCs =    42 (0.03%)
phase2. V routing: Overflow =    31 Max = 2 (GRCs =  5) GRCs =    37 (0.02%)
phase2. MET1       Overflow =    28 Max = 1 (GRCs = 15) GRCs =    42 (0.03%)
phase2. MET2       Overflow =    31 Max = 2 (GRCs =  5) GRCs =    37 (0.02%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1479464.95
phase2. Layer MET1 wire length = 32303.59
phase2. Layer MET2 wire length = 594280.29
phase2. Layer MET3 wire length = 681784.12
phase2. Layer MET4 wire length = 160134.34
phase2. Layer MET5 wire length = 10454.07
phase2. Layer MET6 wire length = 508.54
phase2. Total Number of Contacts = 193114
phase2. Via VIA12 count = 99663
phase2. Via VIA23 count = 86606
phase2. Via VIA34 count = 6505
phase2. Via VIA45 count = 327
phase2. Via VIA56 count = 13
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   78  Alloctr   80  Proc 2479 
phase3. Routing result:
phase3. Both Dirs: Overflow =    59 Max = 2 GRCs =    79 (0.03%)
phase3. H routing: Overflow =    28 Max = 1 (GRCs = 15) GRCs =    42 (0.03%)
phase3. V routing: Overflow =    31 Max = 2 (GRCs =  5) GRCs =    37 (0.02%)
phase3. MET1       Overflow =    28 Max = 1 (GRCs = 15) GRCs =    42 (0.03%)
phase3. MET2       Overflow =    31 Max = 2 (GRCs =  5) GRCs =    37 (0.02%)
phase3. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1479464.95
phase3. Layer MET1 wire length = 32303.59
phase3. Layer MET2 wire length = 594280.29
phase3. Layer MET3 wire length = 681784.12
phase3. Layer MET4 wire length = 160134.34
phase3. Layer MET5 wire length = 10454.07
phase3. Layer MET6 wire length = 508.54
phase3. Total Number of Contacts = 193114
phase3. Via VIA12 count = 99663
phase3. Via VIA23 count = 86606
phase3. Via VIA34 count = 6505
phase3. Via VIA45 count = 327
phase3. Via VIA56 count = 13
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used   18  Alloctr   19  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   78  Alloctr   80  Proc 2479 

Congestion utilization per direction:
Average vertical track utilization   = 12.38 %
Peak    vertical track utilization   = 110.00 %
Average horizontal track utilization =  9.92 %
Peak    horizontal track utilization = 92.86 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -7  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   76  Proc 2479 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:08 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[GR: Done] Stage (MB): Used   65  Alloctr   67  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   76  Proc 2479 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -54  Alloctr  -57  Proc    0 
[DBOUT] Total (MB): Used    9  Alloctr   10  Proc 2479 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used    9  Alloctr   10  Proc 2479 

Information: Reporting global route congestion data from Milkyway...

++++++++++++++++++++++++++++++++++++++++++++++++
Layer MET1 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 150932 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  15 GRCs with overflow: 15 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {954420 803220 958020 806820}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {882420 1022820 886020 1026420}: H routing capacity/demand =  1/2 (occupy rate = 2.00), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {1145220 598020 1148820 601620}: H routing capacity/demand =  1/2 (occupy rate = 2.00), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {983220 508020 986820 511620}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {706020 860820 709620 864420}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {446820 292020 450420 295620}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {382020 1094820 385620 1098420}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {486420 1037220 490020 1040820}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {475620 878820 479220 882420}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {954420 839220 958020 842820}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {486420 1037220 490020 1040820}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {983220 508020 986820 511620}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1145220 598020 1148820 601620}: H routing capacity/demand =  1/2 (occupy rate = 2.00) with overflow 1
 GRC {882420 1022820 886020 1026420}: H routing capacity/demand =  1/2 (occupy rate = 2.00) with overflow 1
 GRC {446820 292020 450420 295620}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {382020 1094820 385620 1098420}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {814020 1048020 817620 1051620}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {835620 587220 839220 590820}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {475620 878820 479220 882420}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {724020 839220 727620 842820}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {637620 932820 641220 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {634020 932820 637620 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {630420 932820 634020 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {626820 932820 630420 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {623220 932820 626820 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {619620 932820 623220 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {616020 932820 619620 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {612420 932820 616020 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {608820 932820 612420 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {605220 932820 608820 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer MET2 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 150932 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  14 GRCs with overflow: 0 with H overflow and 14 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {763620 1120020 767220 1123620}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  5/7 (occupy rate = 1.40) with overflow 2
 GRC {338820 1001220 342420 1004820}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  5/7 (occupy rate = 1.40) with overflow 2
 GRC {634020 1080420 637620 1084020}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  5/7 (occupy rate = 1.40) with overflow 2
 GRC {256020 425220 259620 428820}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  5/7 (occupy rate = 1.40) with overflow 2
 GRC {803220 256020 806820 259620}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/5 (occupy rate = 1.67) with overflow 2
 GRC {634020 1195620 637620 1199220}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {634020 994020 637620 997620}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {212820 472020 216420 475620}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {1141620 810420 1145220 814020}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {763620 702420 767220 706020}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {637620 932820 641220 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {634020 932820 637620 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {630420 932820 634020 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {626820 932820 630420 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {623220 932820 626820 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {619620 932820 623220 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {616020 932820 619620 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {612420 932820 616020 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {608820 932820 612420 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {605220 932820 608820 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {803220 256020 806820 259620}: V routing capacity/demand =  3/5 (occupy rate = 1.67) with overflow 2
 GRC {256020 425220 259620 428820}: V routing capacity/demand =  5/7 (occupy rate = 1.40) with overflow 2
 GRC {338820 1001220 342420 1004820}: V routing capacity/demand =  5/7 (occupy rate = 1.40) with overflow 2
 GRC {634020 1080420 637620 1084020}: V routing capacity/demand =  5/7 (occupy rate = 1.40) with overflow 2
 GRC {763620 1120020 767220 1123620}: V routing capacity/demand =  5/7 (occupy rate = 1.40) with overflow 2
 GRC {634020 1195620 637620 1199220}: V routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {212820 472020 216420 475620}: V routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {760020 626820 763620 630420}: V routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {338820 1177620 342420 1181220}: V routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {763620 702420 767220 706020}: V routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
++++++++++++++++++++++++++++++++++++++++++++++++
Layer MET3 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 150932 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {637620 932820 641220 936420}: H routing capacity/demand =  8/1 (occupy rate = 0.12), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {634020 932820 637620 936420}: H routing capacity/demand =  8/1 (occupy rate = 0.12), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {630420 932820 634020 936420}: H routing capacity/demand =  9/1 (occupy rate = 0.11), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {626820 932820 630420 936420}: H routing capacity/demand =  9/1 (occupy rate = 0.11), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {623220 932820 626820 936420}: H routing capacity/demand =  9/1 (occupy rate = 0.11), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {619620 932820 623220 936420}: H routing capacity/demand =  9/1 (occupy rate = 0.11), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {616020 932820 619620 936420}: H routing capacity/demand =  9/1 (occupy rate = 0.11), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {612420 932820 616020 936420}: H routing capacity/demand =  9/1 (occupy rate = 0.11), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {608820 932820 612420 936420}: H routing capacity/demand =  9/1 (occupy rate = 0.11), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {605220 932820 608820 936420}: H routing capacity/demand =  9/1 (occupy rate = 0.11), V routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {4020 810420 7620 814020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {7620 810420 11220 814020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {11220 810420 14820 814020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {14820 810420 18420 814020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {18420 810420 22020 814020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {22020 810420 25620 814020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {25620 810420 29220 814020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {29220 810420 32820 814020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {32820 810420 36420 814020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {36420 810420 40020 814020}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {637620 932820 641220 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {634020 932820 637620 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {630420 932820 634020 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {626820 932820 630420 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {623220 932820 626820 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {619620 932820 623220 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {616020 932820 619620 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {612420 932820 616020 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {608820 932820 612420 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {605220 932820 608820 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer MET4 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 150932 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {637620 932820 641220 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  7/0 (occupy rate = 0.00) 
 GRC {634020 932820 637620 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  6/0 (occupy rate = 0.00) 
 GRC {630420 932820 634020 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  9/0 (occupy rate = 0.00) 
 GRC {626820 932820 630420 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 
 GRC {623220 932820 626820 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 
 GRC {619620 932820 623220 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 
 GRC {616020 932820 619620 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 
 GRC {612420 932820 616020 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  9/1 (occupy rate = 0.11) 
 GRC {608820 932820 612420 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 
 GRC {605220 932820 608820 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  8/0 (occupy rate = 0.00) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {637620 932820 641220 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {634020 932820 637620 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {630420 932820 634020 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {626820 932820 630420 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {623220 932820 626820 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {619620 932820 623220 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {616020 932820 619620 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {612420 932820 616020 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {608820 932820 612420 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {605220 932820 608820 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {119220 763620 122820 767220}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {619620 1263789 623220 1267373}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {623220 1263789 626820 1267373}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {626820 1263789 630420 1267373}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {630420 1263789 634020 1267373}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {634020 1263789 637620 1267373}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {637620 1263789 641220 1267373}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {641220 1263789 644820 1267373}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {644820 1263789 648420 1267373}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {648420 1263789 652020 1267373}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer MET5 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 150932 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {637620 932820 641220 936420}: H routing capacity/demand =  8/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {634020 932820 637620 936420}: H routing capacity/demand =  8/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {630420 932820 634020 936420}: H routing capacity/demand =  9/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {626820 932820 630420 936420}: H routing capacity/demand =  9/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {623220 932820 626820 936420}: H routing capacity/demand =  9/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {619620 932820 623220 936420}: H routing capacity/demand =  9/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {616020 932820 619620 936420}: H routing capacity/demand =  9/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {612420 932820 616020 936420}: H routing capacity/demand =  9/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {608820 932820 612420 936420}: H routing capacity/demand =  9/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {605220 932820 608820 936420}: H routing capacity/demand =  9/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {79620 900420 83220 904020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {76020 900420 79620 904020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {72420 900420 76020 904020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {122820 572820 126420 576420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {126420 572820 130020 576420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {68820 900420 72420 904020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {65220 900420 68820 904020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {61620 900420 65220 904020}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1264020 835620 1267620 839220}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1267620 835620 1271220 839220}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {637620 932820 641220 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {634020 932820 637620 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {630420 932820 634020 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {626820 932820 630420 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {623220 932820 626820 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {619620 932820 623220 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {616020 932820 619620 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {612420 932820 616020 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {608820 932820 612420 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {605220 932820 608820 936420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer MET6 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 150932 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {637620 932820 641220 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/0 (occupy rate = 0.00) 
 GRC {634020 932820 637620 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {630420 932820 634020 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  5/0 (occupy rate = 0.00) 
 GRC {626820 932820 630420 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {623220 932820 626820 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {619620 932820 623220 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {616020 932820 619620 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {612420 932820 616020 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {608820 932820 612420 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {605220 932820 608820 936420}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {637620 932820 641220 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {634020 932820 637620 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {630420 932820 634020 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {626820 932820 630420 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {623220 932820 626820 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {619620 932820 623220 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {616020 932820 619620 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {612420 932820 616020 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {608820 932820 612420 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {605220 932820 608820 936420}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {47220 950820 50820 954420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {43620 950820 47220 954420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {40020 950820 43620 954420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {36420 950820 40020 954420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {32820 950820 36420 954420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {29220 950820 32820 954420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {25620 950820 29220 954420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {22020 950820 25620 954420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {18420 950820 22020 954420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {14820 950820 18420 954420}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
 Overall Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 150932 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  1 GRCs with overflow: 0 with H overflow and 1 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {634020 1080420 637620 1084020}: H routing capacity/demand =  16/8 (occupy rate = 0.50), V routing capacity/demand =  10/11 (occupy rate = 1.10) with overflow 1
 GRC {58020 551220 61620 554820}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {61620 551220 65220 554820}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {65220 551220 68820 554820}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {68820 551220 72420 554820}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {72420 551220 76020 554820}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {76020 551220 79620 554820}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {79620 551220 83220 554820}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {83220 551220 86820 554820}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {86820 551220 90420 554820}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {1379220 652020 1382820 655620}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1375620 652020 1379220 655620}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1372020 652020 1375620 655620}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1368420 652020 1372020 655620}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1364820 652020 1368420 655620}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1361220 652020 1364820 655620}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1357620 652020 1361220 655620}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1354020 652020 1357620 655620}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1350420 652020 1354020 655620}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1346820 652020 1350420 655620}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {634020 1080420 637620 1084020}: V routing capacity/demand =  10/11 (occupy rate = 1.10) with overflow 1
 GRC {1350420 587220 1354020 590820}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1354020 587220 1357620 590820}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1357620 587220 1361220 590820}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1361220 587220 1364820 590820}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1364820 587220 1368420 590820}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1368420 587220 1372020 590820}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1372020 587220 1375620 590820}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1375620 587220 1379220 590820}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1379220 587220 1382820 590820}: V routing capacity/demand =  0/0 (occupy rate = inf) 

1
# Perform global route congestion map analysis from the GUI (no need to "Reload)
# Perform timing analysis
# Save
change_names -rule verilog -hier
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. or2d8_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at async_rstn_glitch_synchronizer/u__tmp100 in scenario func1_wst
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
# Reset sdc file for applying sdc
sh rm -f $FUNC1_SDC
sh cp ${FUNC1_SDC}.bak ${FUNC1_SDC}
#start_gui
exit

Thank you...
Exit IC Compiler!
