INFO: [VRFC 10-2263] Analyzing Verilog file "/home/azafeer/Desktop/test/fault_generator_model_2/fault_generator_model_2.sim/sim_1/synth/func/xsim/tb_fg_counter_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fg_counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/azafeer/Desktop/test/fault-generator-master/tb_fg_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fg_counter
