Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/carljohnsen/Xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto c0118652838b41bbbfc90f62313e35bd --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot design_1_wrapper_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "design_1_wrapper_time_impl.sdf", for root module "design_1_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "design_1_wrapper_time_impl.sdf", for root module "design_1_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module simprims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.design_1_PipelinedMIPS_export_0_...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_2_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_2_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_2_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_2_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_2_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_2_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_2_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_2_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_2
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0101000001...
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0101011001...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_time_impl
