|computador_simplificado
HEX0[0] <= cpu:inst.HEX0[0]
HEX0[1] <= cpu:inst.HEX0[1]
HEX0[2] <= cpu:inst.HEX0[2]
HEX0[3] <= cpu:inst.HEX0[3]
HEX0[4] <= cpu:inst.HEX0[4]
HEX0[5] <= cpu:inst.HEX0[5]
HEX0[6] <= cpu:inst.HEX0[6]
SW[0] => cpu:inst.ext[0]
SW[1] => cpu:inst.ext[1]
SW[2] => cpu:inst.ext[2]
SW[3] => cpu:inst.ext[3]
SW[4] => memprog:inst1.SELBLCK[0]
SW[5] => memprog:inst1.SELBLCK[1]
SW[6] => cpu:inst.RESET
KEY[0] => cpu:inst.KEY[0]
HEX1[0] <= cpu:inst.HEX1[0]
HEX1[1] <= cpu:inst.HEX1[1]
HEX1[2] <= cpu:inst.HEX1[2]
HEX1[3] <= cpu:inst.HEX1[3]
HEX1[4] <= cpu:inst.HEX1[4]
HEX1[5] <= cpu:inst.HEX1[5]
HEX1[6] <= cpu:inst.HEX1[6]
HEX2[0] <= cpu:inst.HEX2[0]
HEX2[1] <= cpu:inst.HEX2[1]
HEX2[2] <= cpu:inst.HEX2[2]
HEX2[3] <= cpu:inst.HEX2[3]
HEX2[4] <= cpu:inst.HEX2[4]
HEX2[5] <= cpu:inst.HEX2[5]
HEX2[6] <= cpu:inst.HEX2[6]
HEX3[0] <= cpu:inst.HEX3[0]
HEX3[1] <= cpu:inst.HEX3[1]
HEX3[2] <= cpu:inst.HEX3[2]
HEX3[3] <= cpu:inst.HEX3[3]
HEX3[4] <= cpu:inst.HEX3[4]
HEX3[5] <= cpu:inst.HEX3[5]
HEX3[6] <= cpu:inst.HEX3[6]
LEDG[0] <= drom[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= drom[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= drom[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= drom[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= drom[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= drom[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= drom[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= drom[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= cpu:inst.C
LEDR[7] <= cpu:inst.V
LEDR[8] <= cpu:inst.N
LEDR[9] <= cpu:inst.Z


|computador_simplificado|cpu:inst
CLK <= inst25.DB_MAX_OUTPUT_PORT_TYPE
KEY[0] => inst25.IN0
RAMSEL <= TOP.DB_MAX_OUTPUT_PORT_TYPE
drom[0] => decod_inst_art:inst6.op[0]
drom[0] => mux16x4:inst23.i0[0]
drom[0] => decod_inst_dsv:inst8.op[0]
drom[0] => decod_inst_trf:inst12.op[0]
drom[0] => mux16x8:inst4.i0[0]
drom[1] => decod_inst_art:inst6.op[1]
drom[1] => mux16x4:inst23.i0[1]
drom[1] => decod_inst_dsv:inst8.op[1]
drom[1] => decod_inst_trf:inst12.op[1]
drom[1] => mux16x8:inst4.i0[1]
drom[2] => decod_inst_art:inst6.op[2]
drom[2] => mux16x4:inst23.i0[2]
drom[2] => decod_inst_dsv:inst8.op[2]
drom[2] => decod_inst_trf:inst12.op[2]
drom[2] => mux16x8:inst4.i0[2]
drom[3] => decod_inst_art:inst6.op[3]
drom[3] => mux16x4:inst23.i0[3]
drom[3] => decod_inst_dsv:inst8.op[3]
drom[3] => decod_inst_trf:inst12.op[3]
drom[3] => mux16x8:inst4.i0[3]
drom[4] => inst9.IN0
drom[4] => mux16x8:inst4.i0[4]
drom[5] => mux16x8:inst4.i0[5]
drom[6] => inst10.IN0
drom[6] => mux16x8:inst4.i0[6]
drom[7] => inst11.IN1
drom[7] => mux16x8:inst4.i0[7]
RESET => decod_inst_dsv:inst8.RESET
RESET => inst19.IN0
RESET => inst20.IN0
RESET => inst21.IN0
RESET => inst22.IN0
RESET => decod_inst_trf:inst12.RESET
RESET => contador_mod_256:inst2.CLR
drram[0] => mux16x4:inst23.i1[0]
drram[1] => mux16x4:inst23.i1[1]
drram[2] => mux16x4:inst23.i1[2]
drram[3] => mux16x4:inst23.i1[3]
ext[0] => mux16x4:inst23.i2[0]
ext[0] => mux8x4:inst14.i1[0]
ext[1] => mux16x4:inst23.i2[1]
ext[1] => mux8x4:inst14.i1[1]
ext[2] => mux16x4:inst23.i2[2]
ext[2] => mux8x4:inst14.i1[2]
ext[3] => mux16x4:inst23.i2[3]
ext[3] => mux8x4:inst14.i1[3]
MR0W1 <= decod_inst_trf:inst12.MR0W1
C <= flags[3].DB_MAX_OUTPUT_PORT_TYPE
V <= flags[2].DB_MAX_OUTPUT_PORT_TYPE
N <= flags[1].DB_MAX_OUTPUT_PORT_TYPE
Z <= flags[0].DB_MAX_OUTPUT_PORT_TYPE
dwram[0] <= mux8x4:inst14.o[0]
dwram[1] <= mux8x4:inst14.o[1]
dwram[2] <= mux8x4:inst14.o[2]
dwram[3] <= mux8x4:inst14.o[3]
HEX0[0] <= bus_ula:inst16.DISP0[0]
HEX0[1] <= bus_ula:inst16.DISP0[1]
HEX0[2] <= bus_ula:inst16.DISP0[2]
HEX0[3] <= bus_ula:inst16.DISP0[3]
HEX0[4] <= bus_ula:inst16.DISP0[4]
HEX0[5] <= bus_ula:inst16.DISP0[5]
HEX0[6] <= bus_ula:inst16.DISP0[6]
HEX1[0] <= bus_ula:inst16.DISP1[0]
HEX1[1] <= bus_ula:inst16.DISP1[1]
HEX1[2] <= bus_ula:inst16.DISP1[2]
HEX1[3] <= bus_ula:inst16.DISP1[3]
HEX1[4] <= bus_ula:inst16.DISP1[4]
HEX1[5] <= bus_ula:inst16.DISP1[5]
HEX1[6] <= bus_ula:inst16.DISP1[6]
HEX2[0] <= bus_ula:inst16.DISP2[0]
HEX2[1] <= bus_ula:inst16.DISP2[1]
HEX2[2] <= bus_ula:inst16.DISP2[2]
HEX2[3] <= bus_ula:inst16.DISP2[3]
HEX2[4] <= bus_ula:inst16.DISP2[4]
HEX2[5] <= bus_ula:inst16.DISP2[5]
HEX2[6] <= bus_ula:inst16.DISP2[6]
HEX3[0] <= bus_ula:inst16.DISP3[0]
HEX3[1] <= bus_ula:inst16.DISP3[1]
HEX3[2] <= bus_ula:inst16.DISP3[2]
HEX3[3] <= bus_ula:inst16.DISP3[3]
HEX3[4] <= bus_ula:inst16.DISP3[4]
HEX3[5] <= bus_ula:inst16.DISP3[5]
HEX3[6] <= bus_ula:inst16.DISP3[6]
pc[0] <= contador_mod_256:inst2.q[0]
pc[1] <= contador_mod_256:inst2.q[1]
pc[2] <= contador_mod_256:inst2.q[2]
pc[3] <= contador_mod_256:inst2.q[3]
pc[4] <= contador_mod_256:inst2.q[4]
pc[5] <= contador_mod_256:inst2.q[5]
pc[6] <= contador_mod_256:inst2.q[6]
pc[7] <= contador_mod_256:inst2.q[7]


|computador_simplificado|cpu:inst|decod_inst_trf:inst12
TOP <= c1.DB_MAX_OUTPUT_PORT_TYPE
SEL => decod_inst_trf_interno:inst.SEL
SEL => inst25.IN0
op[0] => decod_inst_trf_interno:inst.op[0]
op[1] => decod_inst_trf_interno:inst.op[1]
op[2] => decod_inst_trf_interno:inst.op[2]
op[3] => decod_inst_trf_interno:inst.op[3]
RESET => decod_inst_signal_register:inst15.CLR
RESET => decod_inst_signal_register:inst11.CLR
RESET => decod_inst_signal_register:inst12.CLR
RESET => decod_inst_signal_register:inst13.CLR
RESET => decod_inst_signal_register:inst14.CLR
RESET => decod_inst_signal_register:inst16.CLR
RESET => decod_inst_signal_register:inst17.CLR
RESET => inst28.IN0
CLK => decod_inst_signal_register:inst15.CLK
CLK => decod_inst_signal_register:inst11.CLK
CLK => decod_inst_signal_register:inst12.CLK
CLK => decod_inst_signal_register:inst13.CLK
CLK => decod_inst_signal_register:inst14.CLK
CLK => decod_inst_signal_register:inst16.CLK
CLK => decod_inst_signal_register:inst17.CLK
CLK => inst18.CLK
SXUEXT <= decod_inst_signal_register:inst11.out
SXUDMEM <= decod_inst_signal_register:inst12.out
LDA <= decod_inst_signal_register:inst13.out
LDB <= decod_inst_signal_register:inst14.out
SXMEXT <= decod_inst_signal_register:inst16.out
MR0W1 <= decod_inst_signal_register:inst17.out
R0W1 <= R0W1.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|decod_inst_trf:inst12|decod_inst_signal_register:inst15
out <= out.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
sig => inst5.IN0
sig => inst6.DATAIN
CLR => inst12.IN0
c1 => inst7.IN0
c1 => inst10.IN0
c0 => inst7.IN1
c0 => inst11.IN0


|computador_simplificado|cpu:inst|decod_inst_trf:inst12|decod_inst_trf_interno:inst
R0W1 <= inst30.DB_MAX_OUTPUT_PORT_TYPE
op[0] => inst6.IN2
op[0] => inst13.IN1
op[0] => inst.IN0
op[0] => inst14.IN2
op[0] => inst20.IN1
op[0] => inst25.IN0
op[1] => inst29.IN1
op[1] => inst6.IN1
op[1] => inst15.IN1
op[1] => inst2.IN0
op[1] => inst21.IN1
op[1] => inst22.IN0
op[2] => inst29.IN0
op[2] => inst6.IN0
op[2] => inst3.IN0
op[2] => inst13.IN0
op[2] => inst15.IN0
op[2] => inst19.IN0
op[3] => inst29.IN2
op[3] => inst7.IN0
op[3] => inst4.IN0
op[3] => inst16.IN0
op[3] => inst20.IN0
op[3] => inst27.IN0
SEL => inst30.IN1
SEL => inst8.IN1
SEL => inst9.IN2
SEL => inst12.IN1
SEL => inst18.IN1
SEL => inst24.IN1
SEL => inst25.IN1
SEL => inst28.IN1
SXUEXT <= inst8.DB_MAX_OUTPUT_PORT_TYPE
SXUDMEM <= inst9.DB_MAX_OUTPUT_PORT_TYPE
LDA <= inst12.DB_MAX_OUTPUT_PORT_TYPE
LDB <= inst18.DB_MAX_OUTPUT_PORT_TYPE
TOP <= inst24.DB_MAX_OUTPUT_PORT_TYPE
SXMEXT <= inst25.DB_MAX_OUTPUT_PORT_TYPE
MR0W1 <= inst28.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|decod_inst_trf:inst12|decod_inst_signal_register:inst11
out <= out.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
sig => inst5.IN0
sig => inst6.DATAIN
CLR => inst12.IN0
c1 => inst7.IN0
c1 => inst10.IN0
c0 => inst7.IN1
c0 => inst11.IN0


|computador_simplificado|cpu:inst|decod_inst_trf:inst12|decod_inst_signal_register:inst12
out <= out.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
sig => inst5.IN0
sig => inst6.DATAIN
CLR => inst12.IN0
c1 => inst7.IN0
c1 => inst10.IN0
c0 => inst7.IN1
c0 => inst11.IN0


|computador_simplificado|cpu:inst|decod_inst_trf:inst12|decod_inst_signal_register:inst13
out <= out.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
sig => inst5.IN0
sig => inst6.DATAIN
CLR => inst12.IN0
c1 => inst7.IN0
c1 => inst10.IN0
c0 => inst7.IN1
c0 => inst11.IN0


|computador_simplificado|cpu:inst|decod_inst_trf:inst12|decod_inst_signal_register:inst14
out <= out.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
sig => inst5.IN0
sig => inst6.DATAIN
CLR => inst12.IN0
c1 => inst7.IN0
c1 => inst10.IN0
c0 => inst7.IN1
c0 => inst11.IN0


|computador_simplificado|cpu:inst|decod_inst_trf:inst12|decod_inst_signal_register:inst16
out <= out.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
sig => inst5.IN0
sig => inst6.DATAIN
CLR => inst12.IN0
c1 => inst7.IN0
c1 => inst10.IN0
c0 => inst7.IN1
c0 => inst11.IN0


|computador_simplificado|cpu:inst|decod_inst_trf:inst12|decod_inst_signal_register:inst17
out <= out.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
sig => inst5.IN0
sig => inst6.DATAIN
CLR => inst12.IN0
c1 => inst7.IN0
c1 => inst10.IN0
c0 => inst7.IN1
c0 => inst11.IN0


|computador_simplificado|cpu:inst|decod_inst_dsv:inst8
LDCNT <= decod_inst_signal_register:inst3.out
flags[0] => decod_inst_dsv_calc_LDCNT:inst2.flags[0]
flags[1] => decod_inst_dsv_calc_LDCNT:inst2.flags[1]
flags[2] => decod_inst_dsv_calc_LDCNT:inst2.flags[2]
flags[3] => decod_inst_dsv_calc_LDCNT:inst2.flags[3]
op[0] => decoderBIN_ONEH:inst.x[0]
op[0] => inst13.IN0
op[1] => decoderBIN_ONEH:inst.x[1]
op[1] => inst16.IN0
op[2] => decoderBIN_ONEH:inst.x[2]
op[2] => inst11.IN0
op[3] => decoderBIN_ONEH:inst.x[3]
op[3] => inst12.IN0
SEL => inst18.IN1
SEL => inst8.IN0
SEL => inst21.IN1
RESET => decod_inst_signal_register:inst3.CLR
RESET => decod_inst_signal_register:inst4.CLR
CLK => decod_inst_signal_register:inst3.CLK
CLK => decod_inst_signal_register:inst4.CLK
BOP <= c1.DB_MAX_OUTPUT_PORT_TYPE
SXCPC <= inst21.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|decod_inst_dsv:inst8|decod_inst_signal_register:inst3
out <= out.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
sig => inst5.IN0
sig => inst6.DATAIN
CLR => inst12.IN0
c1 => inst7.IN0
c1 => inst10.IN0
c0 => inst7.IN1
c0 => inst11.IN0


|computador_simplificado|cpu:inst|decod_inst_dsv:inst8|decod_inst_dsv_calc_LDCNT:inst2
LDCNT <= LDCNT.DB_MAX_OUTPUT_PORT_TYPE
flags[0] => inst4.IN0
flags[0] => inst22.DATAIN
flags[0] => inst8.IN0
flags[0] => inst14.IN0
flags[1] => inst3.IN0
flags[1] => inst27.DATAIN
flags[1] => inst10.IN0
flags[1] => inst9.IN0
flags[1] => inst11.IN0
flags[1] => inst13.IN0
flags[2] => inst29.DATAIN
flags[2] => inst10.IN1
flags[2] => inst9.IN1
flags[2] => inst2.IN0
flags[2] => inst11.IN1
flags[2] => inst13.IN1
flags[3] => inst.IN0
flags[3] => inst24.DATAIN
flags[3] => inst7.IN0
y[0] => inst21.OE
y[1] => inst22.OE
y[2] => inst23.OE
y[3] => inst24.OE
y[4] => inst26.OE
y[5] => inst27.OE
y[6] => inst28.OE
y[7] => inst29.OE
y[8] => inst30.OE
y[9] => inst15.OE
y[10] => inst16.OE
y[11] => inst17.OE
y[12] => inst18.OE
y[13] => inst19.OE
y[14] => inst20.OE
y[15] => inst31.OE


|computador_simplificado|cpu:inst|decod_inst_dsv:inst8|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|cpu:inst|decod_inst_dsv:inst8|decod_inst_signal_register:inst4
out <= out.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
sig => inst5.IN0
sig => inst6.DATAIN
CLR => inst12.IN0
c1 => inst7.IN0
c1 => inst10.IN0
c0 => inst7.IN1
c0 => inst11.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16
ACM[0] <= registrador_4_bits:AC.q[0]
ACM[1] <= registrador_4_bits:AC.q[1]
ACM[2] <= registrador_4_bits:AC.q[2]
ACM[3] <= registrador_4_bits:AC.q[3]
LDAC => registrador_4_bits:AC.LD
CLRAC => registrador_4_bits:AC.CLR
GAC => registrador_4_bits:AC.CLK
FLAGS[0] <= registrador_4_bits:FL.q[0]
FLAGS[1] <= registrador_4_bits:FL.q[1]
FLAGS[2] <= registrador_4_bits:FL.q[2]
FLAGS[3] <= registrador_4_bits:FL.q[3]
LDFL => registrador_4_bits:FL.LD
CLRFL => registrador_4_bits:FL.CLR
GFL => registrador_4_bits:FL.CLK
R0W1 => bus_tristate:inst.e
R0W1 => inst2.IN0
d[0] => bus_tristate:inst.in[0]
d[1] => bus_tristate:inst.in[1]
d[2] => bus_tristate:inst.in[2]
d[3] => bus_tristate:inst.in[3]
LDA => registrador_4_bits:A.LD
CLRA => registrador_4_bits:A.CLR
GA => registrador_4_bits:A.CLK
LDB => registrador_4_bits:B.LD
CLRB => registrador_4_bits:B.CLR
GB => registrador_4_bits:B.CLK
DISP0[0] <= bus_decodificador_7seg:inst12.seg[0]
DISP0[1] <= bus_decodificador_7seg:inst12.seg[1]
DISP0[2] <= bus_decodificador_7seg:inst12.seg[2]
DISP0[3] <= bus_decodificador_7seg:inst12.seg[3]
DISP0[4] <= bus_decodificador_7seg:inst12.seg[4]
DISP0[5] <= bus_decodificador_7seg:inst12.seg[5]
DISP0[6] <= bus_decodificador_7seg:inst12.seg[6]
DISP1[0] <= bus_decodificador_7seg:inst13.seg[0]
DISP1[1] <= bus_decodificador_7seg:inst13.seg[1]
DISP1[2] <= bus_decodificador_7seg:inst13.seg[2]
DISP1[3] <= bus_decodificador_7seg:inst13.seg[3]
DISP1[4] <= bus_decodificador_7seg:inst13.seg[4]
DISP1[5] <= bus_decodificador_7seg:inst13.seg[5]
DISP1[6] <= bus_decodificador_7seg:inst13.seg[6]
DISP2[0] <= bus_decodificador_7seg:inst10.seg[0]
DISP2[1] <= bus_decodificador_7seg:inst10.seg[1]
DISP2[2] <= bus_decodificador_7seg:inst10.seg[2]
DISP2[3] <= bus_decodificador_7seg:inst10.seg[3]
DISP2[4] <= bus_decodificador_7seg:inst10.seg[4]
DISP2[5] <= bus_decodificador_7seg:inst10.seg[5]
DISP2[6] <= bus_decodificador_7seg:inst10.seg[6]
DISP3[0] <= bus_decodificador_7seg:inst11.seg[0]
DISP3[1] <= bus_decodificador_7seg:inst11.seg[1]
DISP3[2] <= bus_decodificador_7seg:inst11.seg[2]
DISP3[3] <= bus_decodificador_7seg:inst11.seg[3]
DISP3[4] <= bus_decodificador_7seg:inst11.seg[4]
DISP3[5] <= bus_decodificador_7seg:inst11.seg[5]
DISP3[6] <= bus_decodificador_7seg:inst11.seg[6]


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:AC
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:AC|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:AC|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:AC|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:AC|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6
C <= somador_4_bits:inst4.C
ci => decodificador_ULA:inst5.ci
f[0] => decodificador_ULA:inst5.f[0]
f[1] => decodificador_ULA:inst5.f[1]
f[2] => decodificador_ULA:inst5.f[2]
f[3] => decodificador_ULA:inst5.f[3]
x[0] => complementa:inst.i[0]
x[1] => complementa:inst.i[1]
x[2] => complementa:inst.i[2]
x[3] => complementa:inst.i[3]
y[0] => zera:inst3.i[0]
y[1] => zera:inst3.i[1]
y[2] => zera:inst3.i[2]
y[3] => zera:inst3.i[3]
V <= somador_4_bits:inst4.V
N <= somador_4_bits:inst4.N
Z <= somador_4_bits:inst4.Z
s[0] <= somador_4_bits:inst4.s[0]
s[1] <= somador_4_bits:inst4.s[1]
s[2] <= somador_4_bits:inst4.s[2]
s[3] <= somador_4_bits:inst4.s[3]


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4
C <= somador_completo:inst3.cout
x[0] => somador_completo:inst.xi
x[1] => somador_completo:inst1.xi
x[2] => somador_completo:inst2.xi
x[3] => somador_completo:inst3.xi
x[3] => inst12.IN0
x[3] => inst9.IN0
y[0] => somador_completo:inst.yi
y[1] => somador_completo:inst1.yi
y[2] => somador_completo:inst2.yi
y[3] => somador_completo:inst3.yi
y[3] => inst12.IN1
y[3] => inst10.IN0
ci => somador_completo:inst.cin
N <= somador_completo:inst3.zi
s[0] <= somador_completo:inst.zi
s[1] <= somador_completo:inst1.zi
s[2] <= somador_completo:inst2.zi
s[3] <= somador_completo:inst3.zi
Z <= inst8.DB_MAX_OUTPUT_PORT_TYPE
V <= inst14.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4|somador_completo:inst3
zi <= meio_somador:inst1.pi
xi => meio_somador:inst.xi
yi => meio_somador:inst.yi
cin => meio_somador:inst1.yi
cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4|somador_completo:inst3|meio_somador:inst1
gi <= inst.DB_MAX_OUTPUT_PORT_TYPE
xi => inst.IN0
xi => inst2.IN1
yi => inst.IN1
yi => inst2.IN0
pi <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4|somador_completo:inst3|meio_somador:inst
gi <= inst.DB_MAX_OUTPUT_PORT_TYPE
xi => inst.IN0
xi => inst2.IN1
yi => inst.IN1
yi => inst2.IN0
pi <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4|somador_completo:inst2
zi <= meio_somador:inst1.pi
xi => meio_somador:inst.xi
yi => meio_somador:inst.yi
cin => meio_somador:inst1.yi
cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4|somador_completo:inst2|meio_somador:inst1
gi <= inst.DB_MAX_OUTPUT_PORT_TYPE
xi => inst.IN0
xi => inst2.IN1
yi => inst.IN1
yi => inst2.IN0
pi <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4|somador_completo:inst2|meio_somador:inst
gi <= inst.DB_MAX_OUTPUT_PORT_TYPE
xi => inst.IN0
xi => inst2.IN1
yi => inst.IN1
yi => inst2.IN0
pi <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4|somador_completo:inst1
zi <= meio_somador:inst1.pi
xi => meio_somador:inst.xi
yi => meio_somador:inst.yi
cin => meio_somador:inst1.yi
cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4|somador_completo:inst1|meio_somador:inst1
gi <= inst.DB_MAX_OUTPUT_PORT_TYPE
xi => inst.IN0
xi => inst2.IN1
yi => inst.IN1
yi => inst2.IN0
pi <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4|somador_completo:inst1|meio_somador:inst
gi <= inst.DB_MAX_OUTPUT_PORT_TYPE
xi => inst.IN0
xi => inst2.IN1
yi => inst.IN1
yi => inst2.IN0
pi <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4|somador_completo:inst
zi <= meio_somador:inst1.pi
xi => meio_somador:inst.xi
yi => meio_somador:inst.yi
cin => meio_somador:inst1.yi
cout <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4|somador_completo:inst|meio_somador:inst1
gi <= inst.DB_MAX_OUTPUT_PORT_TYPE
xi => inst.IN0
xi => inst2.IN1
yi => inst.IN1
yi => inst2.IN0
pi <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|somador_4_bits:inst4|somador_completo:inst|meio_somador:inst
gi <= inst.DB_MAX_OUTPUT_PORT_TYPE
xi => inst.IN0
xi => inst2.IN1
yi => inst.IN1
yi => inst2.IN0
pi <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|decodificador_ULA:inst5
cmpx <= f[3].DB_MAX_OUTPUT_PORT_TYPE
f[0] => inst5.IN0
f[0] => inst15.IN0
f[1] => inst1.IN0
f[1] => inst7.IN0
f[1] => inst14.IN0
f[1] => inst19.IN2
f[2] => inst.IN0
f[2] => inst7.IN1
f[2] => inst13.IN0
f[2] => inst18.IN0
f[2] => inst4.IN0
f[3] => cmpx.DATAIN
f[3] => inst9.IN1
f[3] => inst17.IN0
f[3] => inst4.IN1
cmpy <= inst.DB_MAX_OUTPUT_PORT_TYPE
zry <= inst9.DB_MAX_OUTPUT_PORT_TYPE
cci <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ci => inst19.IN3


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|complementa:inst
o[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
i[0] => inst.IN0
i[1] => inst1.IN0
i[2] => inst5.IN0
i[3] => inst4.IN0
cmp => inst1.IN1
cmp => inst4.IN1
cmp => inst5.IN1
cmp => inst.IN1


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|complementa:inst2
o[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
i[0] => inst.IN0
i[1] => inst1.IN0
i[2] => inst5.IN0
i[3] => inst4.IN0
cmp => inst1.IN1
cmp => inst4.IN1
cmp => inst5.IN1
cmp => inst.IN1


|computador_simplificado|cpu:inst|bus_ula:inst16|ULA:inst6|zera:inst3
o[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
i[0] => inst3.IN0
i[1] => inst2.IN0
i[2] => inst1.IN0
i[3] => inst.IN0
zera => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:FL
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:FL|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:FL|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:FL|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:FL|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|bus_tristate:inst
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|cpu:inst|bus_ula:inst16|bus_tristate:inst9
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:A
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:A|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:A|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:A|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:A|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:B
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:B|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:B|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:B|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|registrador_4_bits:B|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|bus_decodificador_7seg:inst12
seg[0] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
x[0] => inst.IN0
x[0] => inst7.IN3
x[0] => inst14.IN2
x[0] => inst15.IN1
x[0] => inst19.IN2
x[0] => inst20.IN2
x[0] => inst26.IN3
x[0] => inst28.IN2
x[0] => inst33.IN3
x[0] => inst34.IN3
x[0] => inst32.IN3
x[0] => inst9.IN2
x[0] => inst12.IN3
x[0] => inst10.IN1
x[1] => inst2.IN0
x[1] => inst7.IN2
x[1] => inst20.IN1
x[1] => inst18.IN2
x[1] => inst23.IN2
x[1] => inst22.IN2
x[1] => inst28.IN1
x[1] => inst29.IN1
x[1] => inst34.IN2
x[1] => inst11.IN2
x[1] => inst10.IN0
x[2] => inst6.IN1
x[2] => inst7.IN1
x[2] => inst3.IN0
x[2] => inst13.IN1
x[2] => inst17.IN1
x[2] => inst20.IN0
x[2] => inst23.IN1
x[2] => inst24.IN1
x[2] => inst26.IN1
x[2] => inst29.IN0
x[2] => inst27.IN1
x[2] => inst31.IN1
x[2] => inst33.IN1
x[2] => inst12.IN1
x[3] => inst6.IN0
x[3] => inst4.IN0
x[3] => inst18.IN0
x[3] => inst23.IN0
x[3] => inst24.IN0
x[3] => inst28.IN0
x[3] => inst27.IN0
x[3] => inst33.IN0
x[3] => inst34.IN0
x[3] => inst12.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|bus_decodificador_7seg:inst13
seg[0] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
x[0] => inst.IN0
x[0] => inst7.IN3
x[0] => inst14.IN2
x[0] => inst15.IN1
x[0] => inst19.IN2
x[0] => inst20.IN2
x[0] => inst26.IN3
x[0] => inst28.IN2
x[0] => inst33.IN3
x[0] => inst34.IN3
x[0] => inst32.IN3
x[0] => inst9.IN2
x[0] => inst12.IN3
x[0] => inst10.IN1
x[1] => inst2.IN0
x[1] => inst7.IN2
x[1] => inst20.IN1
x[1] => inst18.IN2
x[1] => inst23.IN2
x[1] => inst22.IN2
x[1] => inst28.IN1
x[1] => inst29.IN1
x[1] => inst34.IN2
x[1] => inst11.IN2
x[1] => inst10.IN0
x[2] => inst6.IN1
x[2] => inst7.IN1
x[2] => inst3.IN0
x[2] => inst13.IN1
x[2] => inst17.IN1
x[2] => inst20.IN0
x[2] => inst23.IN1
x[2] => inst24.IN1
x[2] => inst26.IN1
x[2] => inst29.IN0
x[2] => inst27.IN1
x[2] => inst31.IN1
x[2] => inst33.IN1
x[2] => inst12.IN1
x[3] => inst6.IN0
x[3] => inst4.IN0
x[3] => inst18.IN0
x[3] => inst23.IN0
x[3] => inst24.IN0
x[3] => inst28.IN0
x[3] => inst27.IN0
x[3] => inst33.IN0
x[3] => inst34.IN0
x[3] => inst12.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|bus_decodificador_7seg:inst10
seg[0] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
x[0] => inst.IN0
x[0] => inst7.IN3
x[0] => inst14.IN2
x[0] => inst15.IN1
x[0] => inst19.IN2
x[0] => inst20.IN2
x[0] => inst26.IN3
x[0] => inst28.IN2
x[0] => inst33.IN3
x[0] => inst34.IN3
x[0] => inst32.IN3
x[0] => inst9.IN2
x[0] => inst12.IN3
x[0] => inst10.IN1
x[1] => inst2.IN0
x[1] => inst7.IN2
x[1] => inst20.IN1
x[1] => inst18.IN2
x[1] => inst23.IN2
x[1] => inst22.IN2
x[1] => inst28.IN1
x[1] => inst29.IN1
x[1] => inst34.IN2
x[1] => inst11.IN2
x[1] => inst10.IN0
x[2] => inst6.IN1
x[2] => inst7.IN1
x[2] => inst3.IN0
x[2] => inst13.IN1
x[2] => inst17.IN1
x[2] => inst20.IN0
x[2] => inst23.IN1
x[2] => inst24.IN1
x[2] => inst26.IN1
x[2] => inst29.IN0
x[2] => inst27.IN1
x[2] => inst31.IN1
x[2] => inst33.IN1
x[2] => inst12.IN1
x[3] => inst6.IN0
x[3] => inst4.IN0
x[3] => inst18.IN0
x[3] => inst23.IN0
x[3] => inst24.IN0
x[3] => inst28.IN0
x[3] => inst27.IN0
x[3] => inst33.IN0
x[3] => inst34.IN0
x[3] => inst12.IN0


|computador_simplificado|cpu:inst|bus_ula:inst16|bus_decodificador_7seg:inst11
seg[0] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
x[0] => inst.IN0
x[0] => inst7.IN3
x[0] => inst14.IN2
x[0] => inst15.IN1
x[0] => inst19.IN2
x[0] => inst20.IN2
x[0] => inst26.IN3
x[0] => inst28.IN2
x[0] => inst33.IN3
x[0] => inst34.IN3
x[0] => inst32.IN3
x[0] => inst9.IN2
x[0] => inst12.IN3
x[0] => inst10.IN1
x[1] => inst2.IN0
x[1] => inst7.IN2
x[1] => inst20.IN1
x[1] => inst18.IN2
x[1] => inst23.IN2
x[1] => inst22.IN2
x[1] => inst28.IN1
x[1] => inst29.IN1
x[1] => inst34.IN2
x[1] => inst11.IN2
x[1] => inst10.IN0
x[2] => inst6.IN1
x[2] => inst7.IN1
x[2] => inst3.IN0
x[2] => inst13.IN1
x[2] => inst17.IN1
x[2] => inst20.IN0
x[2] => inst23.IN1
x[2] => inst24.IN1
x[2] => inst26.IN1
x[2] => inst29.IN0
x[2] => inst27.IN1
x[2] => inst31.IN1
x[2] => inst33.IN1
x[2] => inst12.IN1
x[3] => inst6.IN0
x[3] => inst4.IN0
x[3] => inst18.IN0
x[3] => inst23.IN0
x[3] => inst24.IN0
x[3] => inst28.IN0
x[3] => inst27.IN0
x[3] => inst33.IN0
x[3] => inst34.IN0
x[3] => inst12.IN0


|computador_simplificado|cpu:inst|decod_inst_art:inst6
CLRA <= inst6.DB_MAX_OUTPUT_PORT_TYPE
op[0] => inst.IN0
op[0] => inst12.IN3
op[0] => inst8.IN3
op[1] => inst6.IN2
op[1] => inst2.IN0
op[1] => inst8.IN2
op[2] => inst10.IN1
op[2] => inst12.IN1
op[2] => inst3.IN0
op[3] => inst6.IN0
op[3] => inst10.IN0
op[3] => inst12.IN0
op[3] => inst5.IN0
op[3] => inst8.IN0
SEL => inst6.IN1
SEL => inst10.IN2
SEL => inst12.IN2
SEL => inst4.IN1
SEL => inst8.IN1
SEL => inst15.OE
CLRAC <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLRFL <= inst12.DB_MAX_OUTPUT_PORT_TYPE
LDAC <= inst4.DB_MAX_OUTPUT_PORT_TYPE
LDFL <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLRB <= inst8.DB_MAX_OUTPUT_PORT_TYPE
R0W1 <= inst15.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|mux16x4:inst23
o[0] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
sel1 => inst9.IN0
sel1 => inst10.IN0
sel1 => inst15.IN0
sel1 => inst14.IN0
sel0 => inst9.IN1
sel0 => inst16.IN0
sel0 => inst11.IN1
sel0 => inst13.IN0
i3[0] => bus_tristate:inst.in[0]
i3[1] => bus_tristate:inst.in[1]
i3[2] => bus_tristate:inst.in[2]
i3[3] => bus_tristate:inst.in[3]
i2[0] => bus_tristate:inst6.in[0]
i2[1] => bus_tristate:inst6.in[1]
i2[2] => bus_tristate:inst6.in[2]
i2[3] => bus_tristate:inst6.in[3]
i1[0] => bus_tristate:inst7.in[0]
i1[1] => bus_tristate:inst7.in[1]
i1[2] => bus_tristate:inst7.in[2]
i1[3] => bus_tristate:inst7.in[3]
i0[0] => bus_tristate:inst8.in[0]
i0[1] => bus_tristate:inst8.in[1]
i0[2] => bus_tristate:inst8.in[2]
i0[3] => bus_tristate:inst8.in[3]
e => inst17.IN1
e => inst18.IN1
e => inst19.IN1
e => inst20.IN1


|computador_simplificado|cpu:inst|mux16x4:inst23|bus_tristate:inst
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|cpu:inst|mux16x4:inst23|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|cpu:inst|mux16x4:inst23|bus_tristate:inst7
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|cpu:inst|mux16x4:inst23|bus_tristate:inst8
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|cpu:inst|mux8x4:inst14
o[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
sel => bus_tristate:inst.e
sel => inst3.IN0
i1[0] => bus_tristate:inst.in[0]
i1[1] => bus_tristate:inst.in[1]
i1[2] => bus_tristate:inst.in[2]
i1[3] => bus_tristate:inst.in[3]
i0[0] => bus_tristate:inst2.in[0]
i0[1] => bus_tristate:inst2.in[1]
i0[2] => bus_tristate:inst2.in[2]
i0[3] => bus_tristate:inst2.in[3]
e => inst4.IN1
e => inst8.IN1
e => inst5.IN1
e => inst6.IN1


|computador_simplificado|cpu:inst|mux8x4:inst14|bus_tristate:inst
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|cpu:inst|mux8x4:inst14|bus_tristate:inst2
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|cpu:inst|contador_mod_256:inst2
TC <= inst7.DB_MAX_OUTPUT_PORT_TYPE
LD => contador_mod16:inst.LD
LD => contador_mod16:inst1.LD
LD => inst9.IN2
CLR => contador_mod16:inst.CLR
CLR => contador_mod16:inst1.CLR
CLR => inst9.IN0
CLK => contador_mod16:inst.CLK
CLK => contador_mod16:inst1.CLK
E => contador_mod16:inst.E
E => inst6.IN0
x[0] => contador_mod16:inst.x[0]
x[1] => contador_mod16:inst.x[1]
x[2] => contador_mod16:inst.x[2]
x[3] => contador_mod16:inst.x[3]
x[4] => contador_mod16:inst1.x[0]
x[5] => contador_mod16:inst1.x[1]
x[6] => contador_mod16:inst1.x[2]
x[7] => contador_mod16:inst1.x[3]
q[0] <= contador_mod16:inst.q[0]
q[1] <= contador_mod16:inst.q[1]
q[2] <= contador_mod16:inst.q[2]
q[3] <= contador_mod16:inst.q[3]
q[4] <= contador_mod16:inst1.q[0]
q[5] <= contador_mod16:inst1.q[1]
q[6] <= contador_mod16:inst1.q[2]
q[7] <= contador_mod16:inst1.q[3]


|computador_simplificado|cpu:inst|contador_mod_256:inst2|contador_mod16:inst
TC <= inst19.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
x[0] => transmite_entrada:inst12.xi
x[1] => transmite_entrada:inst11.xi
x[2] => transmite_entrada:inst18.xi
x[3] => transmite_entrada:inst17.xi
LD => transmite_entrada:inst18.LD
LD => transmite_entrada:inst11.LD
LD => transmite_entrada:inst12.LD
LD => transmite_entrada:inst17.LD
CLR => transmite_entrada:inst18.CLR
CLR => transmite_entrada:inst11.CLR
CLR => transmite_entrada:inst12.CLR
CLR => transmite_entrada:inst17.CLR
E => transmite_entrada:inst18.E
E => transmite_entrada:inst11.E
E => transmite_entrada:inst12.E
E => transmite_entrada:inst17.E
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst.CLK


|computador_simplificado|cpu:inst|contador_mod_256:inst2|contador_mod16:inst|transmite_entrada:inst18
oj <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LD => inst1.IN0
LD => inst4.IN0
LD => inst7.IN0
xi => inst1.IN1
xi => inst6.IN0
R => inst.IN1
CLR => inst5.IN0
CLR => inst10.IN1
E => inst3.IN2
E => inst9.IN1
ok <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|contador_mod_256:inst2|contador_mod16:inst|transmite_entrada:inst11
oj <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LD => inst1.IN0
LD => inst4.IN0
LD => inst7.IN0
xi => inst1.IN1
xi => inst6.IN0
R => inst.IN1
CLR => inst5.IN0
CLR => inst10.IN1
E => inst3.IN2
E => inst9.IN1
ok <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|contador_mod_256:inst2|contador_mod16:inst|transmite_entrada:inst12
oj <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LD => inst1.IN0
LD => inst4.IN0
LD => inst7.IN0
xi => inst1.IN1
xi => inst6.IN0
R => inst.IN1
CLR => inst5.IN0
CLR => inst10.IN1
E => inst3.IN2
E => inst9.IN1
ok <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|contador_mod_256:inst2|contador_mod16:inst|transmite_entrada:inst17
oj <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LD => inst1.IN0
LD => inst4.IN0
LD => inst7.IN0
xi => inst1.IN1
xi => inst6.IN0
R => inst.IN1
CLR => inst5.IN0
CLR => inst10.IN1
E => inst3.IN2
E => inst9.IN1
ok <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|contador_mod_256:inst2|contador_mod16:inst1
TC <= inst19.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
x[0] => transmite_entrada:inst12.xi
x[1] => transmite_entrada:inst11.xi
x[2] => transmite_entrada:inst18.xi
x[3] => transmite_entrada:inst17.xi
LD => transmite_entrada:inst18.LD
LD => transmite_entrada:inst11.LD
LD => transmite_entrada:inst12.LD
LD => transmite_entrada:inst17.LD
CLR => transmite_entrada:inst18.CLR
CLR => transmite_entrada:inst11.CLR
CLR => transmite_entrada:inst12.CLR
CLR => transmite_entrada:inst17.CLR
E => transmite_entrada:inst18.E
E => transmite_entrada:inst11.E
E => transmite_entrada:inst12.E
E => transmite_entrada:inst17.E
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
CLK => inst.CLK


|computador_simplificado|cpu:inst|contador_mod_256:inst2|contador_mod16:inst1|transmite_entrada:inst18
oj <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LD => inst1.IN0
LD => inst4.IN0
LD => inst7.IN0
xi => inst1.IN1
xi => inst6.IN0
R => inst.IN1
CLR => inst5.IN0
CLR => inst10.IN1
E => inst3.IN2
E => inst9.IN1
ok <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|contador_mod_256:inst2|contador_mod16:inst1|transmite_entrada:inst11
oj <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LD => inst1.IN0
LD => inst4.IN0
LD => inst7.IN0
xi => inst1.IN1
xi => inst6.IN0
R => inst.IN1
CLR => inst5.IN0
CLR => inst10.IN1
E => inst3.IN2
E => inst9.IN1
ok <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|contador_mod_256:inst2|contador_mod16:inst1|transmite_entrada:inst12
oj <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LD => inst1.IN0
LD => inst4.IN0
LD => inst7.IN0
xi => inst1.IN1
xi => inst6.IN0
R => inst.IN1
CLR => inst5.IN0
CLR => inst10.IN1
E => inst3.IN2
E => inst9.IN1
ok <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|contador_mod_256:inst2|contador_mod16:inst1|transmite_entrada:inst17
oj <= inst3.DB_MAX_OUTPUT_PORT_TYPE
LD => inst1.IN0
LD => inst4.IN0
LD => inst7.IN0
xi => inst1.IN1
xi => inst6.IN0
R => inst.IN1
CLR => inst5.IN0
CLR => inst10.IN1
E => inst3.IN2
E => inst9.IN1
ok <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|computador_simplificado|cpu:inst|mux16x8:inst4
out[0] <= mux8x4:LS.o[0]
out[1] <= mux8x4:LS.o[1]
out[2] <= mux8x4:LS.o[2]
out[3] <= mux8x4:LS.o[3]
out[4] <= mux8x4:MS.o[0]
out[5] <= mux8x4:MS.o[1]
out[6] <= mux8x4:MS.o[2]
out[7] <= mux8x4:MS.o[3]
sel => mux8x4:MS.sel
sel => mux8x4:LS.sel
e => mux8x4:MS.e
e => mux8x4:LS.e
i0[0] => mux8x4:LS.i0[0]
i0[1] => mux8x4:LS.i0[1]
i0[2] => mux8x4:LS.i0[2]
i0[3] => mux8x4:LS.i0[3]
i0[4] => mux8x4:MS.i0[0]
i0[5] => mux8x4:MS.i0[1]
i0[6] => mux8x4:MS.i0[2]
i0[7] => mux8x4:MS.i0[3]
i1[0] => mux8x4:LS.i1[0]
i1[1] => mux8x4:LS.i1[1]
i1[2] => mux8x4:LS.i1[2]
i1[3] => mux8x4:LS.i1[3]
i1[4] => mux8x4:MS.i1[0]
i1[5] => mux8x4:MS.i1[1]
i1[6] => mux8x4:MS.i1[2]
i1[7] => mux8x4:MS.i1[3]


|computador_simplificado|cpu:inst|mux16x8:inst4|mux8x4:MS
o[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
sel => bus_tristate:inst.e
sel => inst3.IN0
i1[0] => bus_tristate:inst.in[0]
i1[1] => bus_tristate:inst.in[1]
i1[2] => bus_tristate:inst.in[2]
i1[3] => bus_tristate:inst.in[3]
i0[0] => bus_tristate:inst2.in[0]
i0[1] => bus_tristate:inst2.in[1]
i0[2] => bus_tristate:inst2.in[2]
i0[3] => bus_tristate:inst2.in[3]
e => inst4.IN1
e => inst8.IN1
e => inst5.IN1
e => inst6.IN1


|computador_simplificado|cpu:inst|mux16x8:inst4|mux8x4:MS|bus_tristate:inst
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|cpu:inst|mux16x8:inst4|mux8x4:MS|bus_tristate:inst2
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|cpu:inst|mux16x8:inst4|mux8x4:LS
o[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
sel => bus_tristate:inst.e
sel => inst3.IN0
i1[0] => bus_tristate:inst.in[0]
i1[1] => bus_tristate:inst.in[1]
i1[2] => bus_tristate:inst.in[2]
i1[3] => bus_tristate:inst.in[3]
i0[0] => bus_tristate:inst2.in[0]
i0[1] => bus_tristate:inst2.in[1]
i0[2] => bus_tristate:inst2.in[2]
i0[3] => bus_tristate:inst2.in[3]
e => inst4.IN1
e => inst8.IN1
e => inst5.IN1
e => inst6.IN1


|computador_simplificado|cpu:inst|mux16x8:inst4|mux8x4:LS|bus_tristate:inst
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|cpu:inst|mux16x8:inst4|mux8x4:LS|bus_tristate:inst2
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|memprog:inst1
drom[0] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[1] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[2] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[3] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[4] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[5] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[6] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[7] <= drom.DB_MAX_OUTPUT_PORT_TYPE
SELBLCK[0] => inst11.IN0
SELBLCK[0] => inst7.IN1
SELBLCK[0] => inst9.IN1
SELBLCK[1] => inst8.IN0
SELBLCK[1] => inst10.IN0
SELBLCK[1] => inst9.IN0
ENABLE => inst8.IN2
ENABLE => inst7.IN2
ENABLE => inst6.IN2
ENABLE => inst9.IN2
endrom[0] => rom64x8_2:inst3.addr[0]
endrom[0] => rom64x8_1:inst2.addr[0]
endrom[0] => rom64x8_0:inst.addr[0]
endrom[0] => rom64x8_3:inst4.addr[0]
endrom[1] => rom64x8_2:inst3.addr[1]
endrom[1] => rom64x8_1:inst2.addr[1]
endrom[1] => rom64x8_0:inst.addr[1]
endrom[1] => rom64x8_3:inst4.addr[1]
endrom[2] => rom64x8_2:inst3.addr[2]
endrom[2] => rom64x8_1:inst2.addr[2]
endrom[2] => rom64x8_0:inst.addr[2]
endrom[2] => rom64x8_3:inst4.addr[2]
endrom[3] => rom64x8_2:inst3.addr[3]
endrom[3] => rom64x8_1:inst2.addr[3]
endrom[3] => rom64x8_0:inst.addr[3]
endrom[3] => rom64x8_3:inst4.addr[3]
endrom[4] => rom64x8_2:inst3.addr[4]
endrom[4] => rom64x8_1:inst2.addr[4]
endrom[4] => rom64x8_0:inst.addr[4]
endrom[4] => rom64x8_3:inst4.addr[4]
endrom[5] => rom64x8_2:inst3.addr[5]
endrom[5] => rom64x8_1:inst2.addr[5]
endrom[5] => rom64x8_0:inst.addr[5]
endrom[5] => rom64x8_3:inst4.addr[5]


|computador_simplificado|memprog:inst1|rom64x8_2:inst3
drom[0] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[1] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[2] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[3] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[4] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[5] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[6] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[7] <= drom.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => rom16x8_23:48a63.addr[0]
addr[0] => rom16x8_22:32a47.addr[0]
addr[0] => rom16x8_20:0a15.addr[0]
addr[0] => rom16x8_21:16a31.addr[0]
addr[1] => rom16x8_23:48a63.addr[1]
addr[1] => rom16x8_22:32a47.addr[1]
addr[1] => rom16x8_20:0a15.addr[1]
addr[1] => rom16x8_21:16a31.addr[1]
addr[2] => rom16x8_23:48a63.addr[2]
addr[2] => rom16x8_22:32a47.addr[2]
addr[2] => rom16x8_20:0a15.addr[2]
addr[2] => rom16x8_21:16a31.addr[2]
addr[3] => rom16x8_23:48a63.addr[3]
addr[3] => rom16x8_22:32a47.addr[3]
addr[3] => rom16x8_20:0a15.addr[3]
addr[3] => rom16x8_21:16a31.addr[3]
addr[4] => inst11.IN1
addr[4] => inst16.IN0
addr[4] => inst12.IN0
addr[4] => inst9.IN1
addr[5] => inst11.IN0
addr[5] => inst10.IN0
addr[5] => inst13.IN0
addr[5] => inst15.IN0
SEL => inst8.IN1
SEL => inst7.IN1
SEL => inst5.IN1
SEL => inst6.IN1


|computador_simplificado|memprog:inst1|rom64x8_2:inst3|rom16x8_23:48a63
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_2:inst3|rom16x8_23:48a63|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_2:inst3|rom16x8_22:32a47
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_2:inst3|rom16x8_22:32a47|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_2:inst3|rom16x8_20:0a15
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_2:inst3|rom16x8_20:0a15|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_2:inst3|rom16x8_21:16a31
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_2:inst3|rom16x8_21:16a31|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_1:inst2
drom[0] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[1] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[2] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[3] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[4] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[5] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[6] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[7] <= drom.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => rom16x8_zerada:32a47.addr[0]
addr[0] => rom16x8_11:16a31.addr[0]
addr[0] => rom16x8_10:0a15.addr[0]
addr[0] => rom16x8_zerada:48a63.addr[0]
addr[1] => rom16x8_zerada:32a47.addr[1]
addr[1] => rom16x8_11:16a31.addr[1]
addr[1] => rom16x8_10:0a15.addr[1]
addr[1] => rom16x8_zerada:48a63.addr[1]
addr[2] => rom16x8_zerada:32a47.addr[2]
addr[2] => rom16x8_11:16a31.addr[2]
addr[2] => rom16x8_10:0a15.addr[2]
addr[2] => rom16x8_zerada:48a63.addr[2]
addr[3] => rom16x8_zerada:32a47.addr[3]
addr[3] => rom16x8_11:16a31.addr[3]
addr[3] => rom16x8_10:0a15.addr[3]
addr[3] => rom16x8_zerada:48a63.addr[3]
addr[4] => inst16.IN0
addr[4] => inst9.IN1
addr[4] => inst12.IN0
addr[4] => inst11.IN1
addr[5] => inst10.IN0
addr[5] => inst15.IN0
addr[5] => inst13.IN0
addr[5] => inst11.IN0
SEL => inst7.IN1
SEL => inst6.IN1
SEL => inst5.IN1
SEL => inst8.IN1


|computador_simplificado|memprog:inst1|rom64x8_1:inst2|rom16x8_zerada:32a47
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_1:inst2|rom16x8_zerada:32a47|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_1:inst2|rom16x8_11:16a31
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_1:inst2|rom16x8_11:16a31|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_1:inst2|rom16x8_10:0a15
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_1:inst2|rom16x8_10:0a15|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_1:inst2|rom16x8_zerada:48a63
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_1:inst2|rom16x8_zerada:48a63|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_0:inst
drom[0] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[1] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[2] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[3] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[4] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[5] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[6] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[7] <= drom.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => rom16x8_00:0a15.addr[0]
addr[0] => rom16x8_zerada:16a31.addr[0]
addr[0] => rom16x8_zerada:32a47.addr[0]
addr[0] => rom16x8_zerada:48a63.addr[0]
addr[1] => rom16x8_00:0a15.addr[1]
addr[1] => rom16x8_zerada:16a31.addr[1]
addr[1] => rom16x8_zerada:32a47.addr[1]
addr[1] => rom16x8_zerada:48a63.addr[1]
addr[2] => rom16x8_00:0a15.addr[2]
addr[2] => rom16x8_zerada:16a31.addr[2]
addr[2] => rom16x8_zerada:32a47.addr[2]
addr[2] => rom16x8_zerada:48a63.addr[2]
addr[3] => rom16x8_00:0a15.addr[3]
addr[3] => rom16x8_zerada:16a31.addr[3]
addr[3] => rom16x8_zerada:32a47.addr[3]
addr[3] => rom16x8_zerada:48a63.addr[3]
addr[4] => inst12.IN0
addr[4] => inst9.IN1
addr[4] => inst16.IN0
addr[4] => inst11.IN1
addr[5] => inst13.IN0
addr[5] => inst15.IN0
addr[5] => inst10.IN0
addr[5] => inst11.IN0
SEL => inst5.IN1
SEL => inst6.IN1
SEL => inst7.IN1
SEL => inst8.IN1


|computador_simplificado|memprog:inst1|rom64x8_0:inst|rom16x8_00:0a15
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_0:inst|rom16x8_00:0a15|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_0:inst|rom16x8_zerada:16a31
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_0:inst|rom16x8_zerada:16a31|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_0:inst|rom16x8_zerada:32a47
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_0:inst|rom16x8_zerada:32a47|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_0:inst|rom16x8_zerada:48a63
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_0:inst|rom16x8_zerada:48a63|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_3:inst4
drom[0] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[1] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[2] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[3] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[4] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[5] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[6] <= drom.DB_MAX_OUTPUT_PORT_TYPE
drom[7] <= drom.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => rom16x8_33:48a63.addr[0]
addr[0] => rom16x8_32:32a47.addr[0]
addr[0] => rom16x8_31:16a31.addr[0]
addr[0] => rom16x8_30:0a15.addr[0]
addr[1] => rom16x8_33:48a63.addr[1]
addr[1] => rom16x8_32:32a47.addr[1]
addr[1] => rom16x8_31:16a31.addr[1]
addr[1] => rom16x8_30:0a15.addr[1]
addr[2] => rom16x8_33:48a63.addr[2]
addr[2] => rom16x8_32:32a47.addr[2]
addr[2] => rom16x8_31:16a31.addr[2]
addr[2] => rom16x8_30:0a15.addr[2]
addr[3] => rom16x8_33:48a63.addr[3]
addr[3] => rom16x8_32:32a47.addr[3]
addr[3] => rom16x8_31:16a31.addr[3]
addr[3] => rom16x8_30:0a15.addr[3]
addr[4] => inst11.IN1
addr[4] => inst16.IN0
addr[4] => inst9.IN1
addr[4] => inst12.IN0
addr[5] => inst11.IN0
addr[5] => inst10.IN0
addr[5] => inst15.IN0
addr[5] => inst13.IN0
SEL => inst8.IN1
SEL => inst7.IN1
SEL => inst6.IN1
SEL => inst5.IN1


|computador_simplificado|memprog:inst1|rom64x8_3:inst4|rom16x8_33:48a63
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_3:inst4|rom16x8_33:48a63|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_3:inst4|rom16x8_32:32a47
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_3:inst4|rom16x8_32:32a47|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_3:inst4|rom16x8_31:16a31
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_3:inst4|rom16x8_31:16a31|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|memprog:inst1|rom64x8_3:inst4|rom16x8_30:0a15
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst.enable
addr[0] => decoderBIN_ONEH:inst.x[0]
addr[1] => decoderBIN_ONEH:inst.x[1]
addr[2] => decoderBIN_ONEH:inst.x[2]
addr[3] => decoderBIN_ONEH:inst.x[3]


|computador_simplificado|memprog:inst1|rom64x8_3:inst4|rom16x8_30:0a15|decoderBIN_ONEH:inst
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|ram:inst2
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
SEL => decoderBIN_ONEH:inst5.enable
addr[0] => decoderBIN_ONEH:inst5.x[0]
addr[1] => decoderBIN_ONEH:inst5.x[1]
addr[2] => decoderBIN_ONEH:inst5.x[2]
addr[3] => decoderBIN_ONEH:inst5.x[3]
R0W1 => ram1x4:inst.R0W1
R0W1 => ram1x4:inst22.R0W1
R0W1 => ram1x4:inst23.R0W1
R0W1 => ram1x4:inst24.R0W1
R0W1 => ram1x4:inst34.R0W1
R0W1 => ram1x4:inst25.R0W1
R0W1 => ram1x4:inst26.R0W1
R0W1 => ram1x4:inst27.R0W1
R0W1 => ram1x4:inst35.R0W1
R0W1 => ram1x4:inst28.R0W1
R0W1 => ram1x4:inst29.R0W1
R0W1 => ram1x4:inst30.R0W1
R0W1 => ram1x4:inst36.R0W1
R0W1 => ram1x4:inst31.R0W1
R0W1 => ram1x4:inst32.R0W1
R0W1 => ram1x4:inst33.R0W1
CLK => ram1x4:inst.CLK
CLK => ram1x4:inst22.CLK
CLK => ram1x4:inst23.CLK
CLK => ram1x4:inst24.CLK
CLK => ram1x4:inst34.CLK
CLK => ram1x4:inst25.CLK
CLK => ram1x4:inst26.CLK
CLK => ram1x4:inst27.CLK
CLK => ram1x4:inst35.CLK
CLK => ram1x4:inst28.CLK
CLK => ram1x4:inst29.CLK
CLK => ram1x4:inst30.CLK
CLK => ram1x4:inst36.CLK
CLK => ram1x4:inst31.CLK
CLK => ram1x4:inst32.CLK
CLK => ram1x4:inst33.CLK
i[0] => ram1x4:inst.i[0]
i[0] => ram1x4:inst22.i[0]
i[0] => ram1x4:inst23.i[0]
i[0] => ram1x4:inst24.i[0]
i[0] => ram1x4:inst34.i[0]
i[0] => ram1x4:inst25.i[0]
i[0] => ram1x4:inst26.i[0]
i[0] => ram1x4:inst27.i[0]
i[0] => ram1x4:inst35.i[0]
i[0] => ram1x4:inst28.i[0]
i[0] => ram1x4:inst29.i[0]
i[0] => ram1x4:inst30.i[0]
i[0] => ram1x4:inst36.i[0]
i[0] => ram1x4:inst31.i[0]
i[0] => ram1x4:inst32.i[0]
i[0] => ram1x4:inst33.i[0]
i[1] => ram1x4:inst.i[1]
i[1] => ram1x4:inst22.i[1]
i[1] => ram1x4:inst23.i[1]
i[1] => ram1x4:inst24.i[1]
i[1] => ram1x4:inst34.i[1]
i[1] => ram1x4:inst25.i[1]
i[1] => ram1x4:inst26.i[1]
i[1] => ram1x4:inst27.i[1]
i[1] => ram1x4:inst35.i[1]
i[1] => ram1x4:inst28.i[1]
i[1] => ram1x4:inst29.i[1]
i[1] => ram1x4:inst30.i[1]
i[1] => ram1x4:inst36.i[1]
i[1] => ram1x4:inst31.i[1]
i[1] => ram1x4:inst32.i[1]
i[1] => ram1x4:inst33.i[1]
i[2] => ram1x4:inst.i[2]
i[2] => ram1x4:inst22.i[2]
i[2] => ram1x4:inst23.i[2]
i[2] => ram1x4:inst24.i[2]
i[2] => ram1x4:inst34.i[2]
i[2] => ram1x4:inst25.i[2]
i[2] => ram1x4:inst26.i[2]
i[2] => ram1x4:inst27.i[2]
i[2] => ram1x4:inst35.i[2]
i[2] => ram1x4:inst28.i[2]
i[2] => ram1x4:inst29.i[2]
i[2] => ram1x4:inst30.i[2]
i[2] => ram1x4:inst36.i[2]
i[2] => ram1x4:inst31.i[2]
i[2] => ram1x4:inst32.i[2]
i[2] => ram1x4:inst33.i[2]
i[3] => ram1x4:inst.i[3]
i[3] => ram1x4:inst22.i[3]
i[3] => ram1x4:inst23.i[3]
i[3] => ram1x4:inst24.i[3]
i[3] => ram1x4:inst34.i[3]
i[3] => ram1x4:inst25.i[3]
i[3] => ram1x4:inst26.i[3]
i[3] => ram1x4:inst27.i[3]
i[3] => ram1x4:inst35.i[3]
i[3] => ram1x4:inst28.i[3]
i[3] => ram1x4:inst29.i[3]
i[3] => ram1x4:inst30.i[3]
i[3] => ram1x4:inst36.i[3]
i[3] => ram1x4:inst31.i[3]
i[3] => ram1x4:inst32.i[3]
i[3] => ram1x4:inst33.i[3]


|computador_simplificado|ram:inst2|ram1x4:inst
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|decoderBIN_ONEH:inst5
y[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
enable => inst35.IN0
enable => inst34.IN0
enable => inst33.IN0
enable => inst32.IN0
enable => inst31.IN0
enable => inst30.IN0
enable => inst29.IN0
enable => inst28.IN0
enable => inst27.IN0
enable => inst26.IN0
enable => inst25.IN0
enable => inst24.IN0
enable => inst23.IN0
enable => inst22.IN0
enable => inst21.IN0
enable => inst1.IN0
x[0] => inst20.IN0
x[0] => inst.IN0
x[0] => inst18.IN0
x[0] => inst16.IN0
x[0] => inst14.IN0
x[0] => inst12.IN0
x[0] => inst10.IN0
x[0] => inst8.IN0
x[0] => inst6.IN0
x[1] => inst20.IN1
x[1] => inst19.IN1
x[1] => inst2.IN0
x[1] => inst16.IN1
x[1] => inst15.IN1
x[1] => inst12.IN1
x[1] => inst11.IN1
x[1] => inst8.IN1
x[1] => inst7.IN1
x[2] => inst20.IN2
x[2] => inst19.IN2
x[2] => inst18.IN2
x[2] => inst17.IN2
x[2] => inst3.IN0
x[2] => inst12.IN2
x[2] => inst11.IN2
x[2] => inst10.IN2
x[2] => inst9.IN2
x[3] => inst20.IN3
x[3] => inst19.IN3
x[3] => inst18.IN3
x[3] => inst17.IN3
x[3] => inst16.IN3
x[3] => inst15.IN3
x[3] => inst14.IN3
x[3] => inst13.IN3
x[3] => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst22
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst22|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst22|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst22|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst22|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst22|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst22|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst23
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst23|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst23|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst23|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst23|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst23|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst23|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst24
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst24|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst24|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst24|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst24|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst24|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst24|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst34
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst34|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst34|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst34|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst34|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst34|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst34|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst25
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst25|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst25|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst25|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst25|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst25|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst25|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst26
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst26|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst26|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst26|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst26|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst26|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst26|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst27
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst27|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst27|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst27|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst27|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst27|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst27|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst35
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst35|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst35|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst35|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst35|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst35|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst35|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst28
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst28|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst28|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst28|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst28|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst28|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst28|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst29
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst29|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst29|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst29|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst29|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst29|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst29|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst30
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst30|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst30|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst30|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst30|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst30|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst30|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst36
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst36|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst36|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst36|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst36|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst36|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst36|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst31
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst31|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst31|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst31|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst31|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst31|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst31|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst32
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst32|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst32|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst32|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst32|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst32|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst32|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst33
out[0] <= bus_tristate:inst6.out[0]
out[1] <= bus_tristate:inst6.out[1]
out[2] <= bus_tristate:inst6.out[2]
out[3] <= bus_tristate:inst6.out[3]
SEL => inst5.IN0
SEL => inst.IN0
R0W1 => inst3.IN0
R0W1 => inst.IN1
CLK => registrador_4_bits:inst4.CLK
i[0] => registrador_4_bits:inst4.x[0]
i[1] => registrador_4_bits:inst4.x[1]
i[2] => registrador_4_bits:inst4.x[2]
i[3] => registrador_4_bits:inst4.x[3]


|computador_simplificado|ram:inst2|ram1x4:inst33|bus_tristate:inst6
out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst3.DATAIN
in[1] => inst2.DATAIN
in[2] => inst1.DATAIN
in[3] => inst.DATAIN
e => inst3.OE
e => inst2.OE
e => inst1.OE
e => inst.OE


|computador_simplificado|ram:inst2|ram1x4:inst33|registrador_4_bits:inst4
q[0] <= registrador_1_bit:inst12.qi
q[1] <= registrador_1_bit:inst11.qi
q[2] <= registrador_1_bit:inst10.qi
q[3] <= registrador_1_bit:inst.qi
LD => registrador_1_bit:inst12.LD
LD => registrador_1_bit:inst11.LD
LD => registrador_1_bit:inst10.LD
LD => registrador_1_bit:inst.LD
x[0] => registrador_1_bit:inst12.xi
x[1] => registrador_1_bit:inst11.xi
x[2] => registrador_1_bit:inst10.xi
x[3] => registrador_1_bit:inst.xi
CLR => registrador_1_bit:inst12.CLR
CLR => registrador_1_bit:inst11.CLR
CLR => registrador_1_bit:inst10.CLR
CLR => registrador_1_bit:inst.CLR
CLK => registrador_1_bit:inst12.CLK
CLK => registrador_1_bit:inst11.CLK
CLK => registrador_1_bit:inst10.CLK
CLK => registrador_1_bit:inst.CLK


|computador_simplificado|ram:inst2|ram1x4:inst33|registrador_4_bits:inst4|registrador_1_bit:inst12
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst33|registrador_4_bits:inst4|registrador_1_bit:inst11
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst33|registrador_4_bits:inst4|registrador_1_bit:inst10
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


|computador_simplificado|ram:inst2|ram1x4:inst33|registrador_4_bits:inst4|registrador_1_bit:inst
qi <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
LD => inst9.IN0
LD => inst5.IN0
xi => inst9.IN1
CLR => inst4.IN0


