// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bound,
        trunc_ln17,
        I_address0,
        I_ce0,
        I_q0,
        I_address1,
        I_ce1,
        I_q1,
        X_address0,
        X_ce0,
        X_we0,
        X_d0,
        X_address1,
        X_ce1,
        X_we1,
        X_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [13:0] bound;
input  [6:0] trunc_ln17;
output  [11:0] I_address0;
output   I_ce0;
input  [31:0] I_q0;
output  [11:0] I_address1;
output   I_ce1;
input  [31:0] I_q1;
output  [11:0] X_address0;
output   X_ce0;
output   X_we0;
output  [31:0] X_d0;
output  [11:0] X_address1;
output   X_ce1;
output   X_we1;
output  [31:0] X_d1;

reg ap_idle;
reg[11:0] I_address0;
reg I_ce0;
reg[11:0] I_address1;
reg I_ce1;
reg[11:0] X_address0;
reg X_ce0;
reg X_we0;
reg[31:0] X_d0;
reg[11:0] X_address1;
reg X_ce1;
reg X_we1;
reg[31:0] X_d1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
wire    ap_block_state18_pp0_stage1_iter8;
wire    ap_block_state20_pp0_stage1_iter9;
wire    ap_block_state22_pp0_stage1_iter10;
wire    ap_block_state24_pp0_stage1_iter11;
wire    ap_block_state26_pp0_stage1_iter12;
wire    ap_block_pp0_stage1_subdone;
wire   [0:0] icmp_ln1027_fu_411_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [4:0] w_7_address0;
reg    w_7_ce0;
wire   [15:0] w_7_q0;
wire   [4:0] w_7_address1;
reg    w_7_ce1;
wire   [15:0] w_7_q1;
reg   [4:0] w_12_address0;
reg    w_12_ce0;
wire   [15:0] w_12_q0;
wire   [4:0] w_12_address1;
reg    w_12_ce1;
wire   [15:0] w_12_q1;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state23_pp0_stage0_iter11;
wire    ap_block_state25_pp0_stage0_iter12;
wire    ap_block_state27_pp0_stage0_iter13;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] add40_fu_405_p2;
reg   [5:0] add40_reg_911;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln1027_reg_916;
reg   [0:0] icmp_ln1027_reg_916_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_reg_916_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_916_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_916_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_916_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_916_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_916_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_916_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_916_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_reg_916_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_reg_916_pp0_iter11_reg;
wire   [0:0] icmp_ln1027_8_fu_481_p2;
reg   [0:0] icmp_ln1027_8_reg_920;
wire   [31:0] select_ln1027_12_fu_486_p3;
reg   [31:0] select_ln1027_12_reg_927;
wire   [2:0] trunc_ln1027_18_fu_494_p1;
reg   [2:0] trunc_ln1027_18_reg_932;
wire   [5:0] add40_mid1_fu_506_p2;
reg   [5:0] add40_mid1_reg_937;
wire   [31:0] select_ln1027_11_fu_567_p3;
reg   [31:0] select_ln1027_11_reg_942;
wire   [5:0] select_ln1027_13_fu_574_p3;
reg   [5:0] select_ln1027_13_reg_947;
wire   [5:0] add_ln1027_2_fu_579_p2;
reg   [5:0] add_ln1027_2_reg_952;
wire   [2:0] add_ln28_fu_602_p2;
reg   [2:0] add_ln28_reg_967;
wire   [11:0] add_ln29_fu_607_p2;
reg   [11:0] add_ln29_reg_972;
wire   [11:0] add_ln30_fu_613_p2;
reg   [11:0] add_ln30_reg_978;
reg   [15:0] w_7_load_reg_984;
reg   [15:0] w_12_load_reg_990;
wire   [63:0] zext_ln388_fu_709_p1;
reg   [63:0] zext_ln388_reg_1006;
reg   [63:0] zext_ln388_reg_1006_pp0_iter2_reg;
reg   [63:0] zext_ln388_reg_1006_pp0_iter3_reg;
reg   [63:0] zext_ln388_reg_1006_pp0_iter4_reg;
reg   [63:0] zext_ln388_reg_1006_pp0_iter5_reg;
reg   [63:0] zext_ln388_reg_1006_pp0_iter6_reg;
reg   [63:0] zext_ln388_reg_1006_pp0_iter7_reg;
reg   [63:0] zext_ln388_reg_1006_pp0_iter8_reg;
reg   [63:0] zext_ln388_reg_1006_pp0_iter9_reg;
reg   [63:0] zext_ln388_reg_1006_pp0_iter10_reg;
reg   [63:0] zext_ln388_reg_1006_pp0_iter11_reg;
reg   [63:0] zext_ln388_reg_1006_pp0_iter12_reg;
wire   [11:0] add_ln328_fu_714_p2;
reg   [11:0] add_ln328_reg_1016;
reg   [11:0] add_ln328_reg_1016_pp0_iter2_reg;
reg   [11:0] add_ln328_reg_1016_pp0_iter3_reg;
reg   [11:0] add_ln328_reg_1016_pp0_iter4_reg;
reg   [11:0] add_ln328_reg_1016_pp0_iter5_reg;
wire   [63:0] zext_ln388_9_fu_724_p1;
reg   [63:0] zext_ln388_9_reg_1021;
reg   [63:0] zext_ln388_9_reg_1021_pp0_iter2_reg;
reg   [63:0] zext_ln388_9_reg_1021_pp0_iter3_reg;
reg   [63:0] zext_ln388_9_reg_1021_pp0_iter4_reg;
reg   [63:0] zext_ln388_9_reg_1021_pp0_iter5_reg;
reg   [63:0] zext_ln388_9_reg_1021_pp0_iter6_reg;
reg   [63:0] zext_ln388_9_reg_1021_pp0_iter7_reg;
reg   [63:0] zext_ln388_9_reg_1021_pp0_iter8_reg;
reg   [63:0] zext_ln388_9_reg_1021_pp0_iter9_reg;
reg   [63:0] zext_ln388_9_reg_1021_pp0_iter10_reg;
reg   [63:0] zext_ln388_9_reg_1021_pp0_iter11_reg;
wire   [11:0] add_ln388_6_fu_729_p2;
reg   [11:0] add_ln388_6_reg_1031;
reg   [15:0] w2_M_real_reg_1036;
reg   [15:0] w2_M_imag_reg_1042;
wire   [15:0] p_r_M_real_fu_743_p1;
reg   [15:0] p_r_M_real_reg_1058;
wire   [15:0] p_r_M_imag_fu_747_p1;
reg   [15:0] p_r_M_imag_reg_1064;
wire   [63:0] zext_ln388_10_fu_751_p1;
reg   [63:0] zext_ln388_10_reg_1070;
reg   [63:0] zext_ln388_10_reg_1070_pp0_iter3_reg;
reg   [63:0] zext_ln388_10_reg_1070_pp0_iter4_reg;
reg   [63:0] zext_ln388_10_reg_1070_pp0_iter5_reg;
reg   [63:0] zext_ln388_10_reg_1070_pp0_iter6_reg;
reg   [63:0] zext_ln388_10_reg_1070_pp0_iter7_reg;
reg   [63:0] zext_ln388_10_reg_1070_pp0_iter8_reg;
reg   [63:0] zext_ln388_10_reg_1070_pp0_iter9_reg;
reg   [63:0] zext_ln388_10_reg_1070_pp0_iter10_reg;
reg   [63:0] zext_ln388_10_reg_1070_pp0_iter11_reg;
reg   [63:0] zext_ln388_10_reg_1070_pp0_iter12_reg;
wire   [15:0] p_r_M_real_59_fu_759_p1;
reg   [15:0] p_r_M_real_59_reg_1080;
wire   [15:0] p_r_M_imag_65_fu_763_p1;
reg   [15:0] p_r_M_imag_65_reg_1086;
reg   [15:0] w12_M_real_reg_1092;
reg   [15:0] w12_M_imag_reg_1098;
wire   [15:0] p_r_M_real_61_fu_771_p1;
reg   [15:0] p_r_M_real_61_reg_1104;
wire   [15:0] p_r_M_imag_67_fu_775_p1;
reg   [15:0] p_r_M_imag_67_reg_1110;
wire   [15:0] grp_fu_314_p2;
reg   [15:0] mul_i_i_reg_1116;
wire   [15:0] grp_fu_318_p2;
reg   [15:0] mul3_i_i_reg_1121;
wire   [15:0] grp_fu_322_p2;
reg   [15:0] mul6_i_i_reg_1126;
wire   [15:0] grp_fu_326_p2;
reg   [15:0] mul9_i_i_reg_1131;
wire   [15:0] grp_fu_330_p2;
reg   [15:0] mul_i_i5_reg_1136;
wire   [15:0] grp_fu_334_p2;
reg   [15:0] mul3_i_i5_reg_1141;
reg   [15:0] mul6_i_i5_reg_1146;
reg   [15:0] mul9_i_i5_reg_1151;
reg   [15:0] mul_i_i6_reg_1156;
reg   [15:0] mul3_i_i6_reg_1161;
reg   [15:0] mul6_i_i6_reg_1166;
reg   [15:0] mul9_i_i6_reg_1171;
wire   [63:0] zext_ln328_fu_779_p1;
reg   [63:0] zext_ln328_reg_1176;
reg   [63:0] zext_ln328_reg_1176_pp0_iter7_reg;
reg   [63:0] zext_ln328_reg_1176_pp0_iter8_reg;
reg   [63:0] zext_ln328_reg_1176_pp0_iter9_reg;
reg   [63:0] zext_ln328_reg_1176_pp0_iter10_reg;
reg   [63:0] zext_ln328_reg_1176_pp0_iter11_reg;
reg   [63:0] zext_ln328_reg_1176_pp0_iter12_reg;
wire   [15:0] grp_fu_286_p2;
reg   [15:0] p_r_reg_1186;
wire   [15:0] grp_fu_258_p2;
reg   [15:0] p_r_M_imag_71_reg_1192;
wire   [15:0] grp_fu_290_p2;
reg   [15:0] p_r_7_reg_1198;
wire   [15:0] p_r_M_real_63_fu_787_p1;
reg   [15:0] p_r_M_real_63_reg_1204;
wire   [15:0] p_r_M_imag_69_fu_791_p1;
reg   [15:0] p_r_M_imag_69_reg_1210;
reg   [15:0] p_r_M_imag_81_reg_1216;
reg   [15:0] p_r_8_reg_1222;
wire   [15:0] grp_fu_262_p2;
reg   [15:0] p_r_M_imag_82_reg_1228;
wire   [15:0] grp_fu_266_p2;
reg   [15:0] p_r_M_real_72_reg_1234;
reg   [15:0] p_r_M_real_70_reg_1240;
reg   [15:0] p_r_M_real_70_reg_1240_pp0_iter10_reg;
reg   [15:0] p_r_M_imag_78_reg_1246;
reg   [15:0] p_r_M_real_75_reg_1252;
wire   [15:0] grp_fu_270_p2;
reg   [15:0] p_r_M_imag_83_reg_1258;
wire   [15:0] grp_fu_294_p2;
reg   [15:0] p_r_M_imag_76_reg_1264;
wire   [15:0] grp_fu_298_p2;
reg   [15:0] p_r_M_real_76_reg_1270;
wire   [15:0] grp_fu_302_p2;
reg   [15:0] p_r_M_imag_84_reg_1276;
wire   [31:0] add3_i_i290_partset_fu_803_p3;
reg   [31:0] add3_i_i290_partset_reg_1282;
wire   [31:0] add3_i_i294_partset_fu_819_p3;
reg   [31:0] add3_i_i294_partset_reg_1287;
wire   [31:0] sub3_i_i298_partset_fu_835_p3;
reg   [31:0] sub3_i_i298_partset_reg_1292;
wire   [31:0] sub3_i_i302_partset_fu_851_p3;
reg   [31:0] sub3_i_i302_partset_reg_1297;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln1027_fu_585_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln27_fu_699_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln28_fu_734_p1;
reg   [6:0] k2_fu_74;
wire   [6:0] k2_5_fu_526_p3;
wire    ap_loop_init;
reg   [31:0] j2_fu_78;
wire   [31:0] j2_9_fu_659_p3;
reg   [31:0] m2_fu_82;
wire   [31:0] m2_6_fu_667_p3;
reg   [31:0] j1_fu_86;
reg   [31:0] m1_fu_90;
wire   [31:0] select_ln1027_14_fu_512_p3;
reg   [13:0] indvar_flatten_fu_94;
wire   [13:0] add_ln1027_fu_416_p2;
reg   [15:0] grp_fu_258_p0;
reg   [15:0] grp_fu_258_p1;
reg   [15:0] grp_fu_262_p0;
reg   [15:0] grp_fu_262_p1;
reg   [15:0] grp_fu_266_p0;
reg   [15:0] grp_fu_266_p1;
reg   [15:0] grp_fu_270_p0;
reg   [15:0] grp_fu_270_p1;
reg   [15:0] grp_fu_286_p0;
reg   [15:0] grp_fu_286_p1;
reg   [15:0] grp_fu_290_p0;
reg   [15:0] grp_fu_290_p1;
reg   [15:0] grp_fu_294_p0;
reg   [15:0] grp_fu_294_p1;
reg   [15:0] grp_fu_298_p0;
reg   [15:0] grp_fu_298_p1;
reg   [15:0] grp_fu_314_p0;
reg   [15:0] grp_fu_314_p1;
reg   [15:0] grp_fu_318_p0;
reg   [15:0] grp_fu_318_p1;
reg   [15:0] grp_fu_322_p0;
reg   [15:0] grp_fu_322_p1;
reg   [15:0] grp_fu_326_p0;
reg   [15:0] grp_fu_326_p1;
reg   [15:0] grp_fu_330_p0;
reg   [15:0] grp_fu_330_p1;
reg   [15:0] grp_fu_334_p0;
reg   [15:0] grp_fu_334_p1;
wire   [5:0] trunc_ln1027_17_fu_401_p1;
wire   [5:0] trunc_ln1027_fu_397_p1;
wire   [0:0] icmp_ln54_fu_437_p2;
wire   [31:0] add_ln57_fu_443_p2;
wire   [0:0] icmp_ln50_fu_425_p2;
wire   [31:0] j1_16_fu_431_p2;
wire   [31:0] j1_17_fu_449_p3;
wire   [31:0] m1_11_fu_457_p3;
wire   [31:0] j1_18_fu_465_p3;
wire   [31:0] m1_12_fu_473_p3;
wire   [5:0] trunc_ln1027_20_fu_502_p1;
wire   [5:0] trunc_ln1027_19_fu_498_p1;
wire   [6:0] add_ln22_fu_520_p2;
wire   [31:0] select_ln1027_fu_560_p3;
wire   [2:0] trunc_ln1027_23_fu_598_p1;
wire   [11:0] trunc_ln1027_22_fu_594_p1;
wire   [11:0] trunc_ln1027_21_fu_590_p1;
wire   [0:0] icmp_ln44_fu_631_p2;
wire   [31:0] add_ln47_fu_637_p2;
wire   [0:0] icmp_ln40_fu_619_p2;
wire   [31:0] j2_7_fu_625_p2;
wire   [31:0] j2_8_fu_643_p3;
wire   [31:0] m2_5_fu_651_p3;
wire   [11:0] tmp_fu_685_p3;
wire   [11:0] add_ln388_fu_704_p2;
wire   [11:0] tmp_s_fu_692_p3;
wire   [11:0] add_ln388_5_fu_719_p2;
wire   [15:0] trunc_ln388_fu_739_p1;
wire   [15:0] grp_fu_338_p4;
wire   [15:0] trunc_ln388_11_fu_755_p1;
wire   [15:0] grp_fu_348_p4;
wire   [15:0] trunc_ln388_12_fu_767_p1;
wire   [15:0] trunc_ln328_fu_783_p1;
wire   [15:0] grp_fu_274_p2;
wire   [15:0] bitcast_ln36_3_fu_799_p1;
wire   [15:0] bitcast_ln36_fu_795_p1;
wire   [15:0] grp_fu_278_p2;
wire   [15:0] grp_fu_282_p2;
wire   [15:0] bitcast_ln37_3_fu_815_p1;
wire   [15:0] bitcast_ln37_fu_811_p1;
wire   [15:0] bitcast_ln38_3_fu_831_p1;
wire   [15:0] bitcast_ln38_fu_827_p1;
wire   [15:0] grp_fu_306_p2;
wire   [15:0] grp_fu_310_p2;
wire   [15:0] bitcast_ln39_3_fu_847_p1;
wire   [15:0] bitcast_ln39_fu_843_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter12_stage0;
reg    ap_idle_pp0_0to11;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to13;
reg    ap_done_pending_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
w_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_7_address0),
    .ce0(w_7_ce0),
    .q0(w_7_q0),
    .address1(w_7_address1),
    .ce1(w_7_ce1),
    .q1(w_7_q1)
);

IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
w_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_12_address0),
    .ce0(w_12_ce0),
    .q0(w_12_q0),
    .address1(w_12_address1),
    .ce1(w_12_ce1),
    .q1(w_12_q1)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_258_p0),
    .din1(grp_fu_258_p1),
    .ce(1'b1),
    .dout(grp_fu_258_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_262_p0),
    .din1(grp_fu_262_p1),
    .ce(1'b1),
    .dout(grp_fu_262_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_266_p0),
    .din1(grp_fu_266_p1),
    .ce(1'b1),
    .dout(grp_fu_266_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_270_p0),
    .din1(grp_fu_270_p1),
    .ce(1'b1),
    .dout(grp_fu_270_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_78_reg_1246),
    .din1(p_r_M_imag_83_reg_1258),
    .ce(1'b1),
    .dout(grp_fu_274_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_70_reg_1240),
    .din1(p_r_M_real_76_reg_1270),
    .ce(1'b1),
    .dout(grp_fu_278_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_76_reg_1264),
    .din1(p_r_M_imag_84_reg_1276),
    .ce(1'b1),
    .dout(grp_fu_282_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_286_p0),
    .din1(grp_fu_286_p1),
    .ce(1'b1),
    .dout(grp_fu_286_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_290_p0),
    .din1(grp_fu_290_p1),
    .ce(1'b1),
    .dout(grp_fu_290_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_294_p0),
    .din1(grp_fu_294_p1),
    .ce(1'b1),
    .dout(grp_fu_294_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_298_p0),
    .din1(grp_fu_298_p1),
    .ce(1'b1),
    .dout(grp_fu_298_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_71_reg_1192),
    .din1(p_r_M_imag_82_reg_1228),
    .ce(1'b1),
    .dout(grp_fu_302_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_70_reg_1240_pp0_iter10_reg),
    .din1(p_r_M_real_76_reg_1270),
    .ce(1'b1),
    .dout(grp_fu_306_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_76_reg_1264),
    .din1(p_r_M_imag_84_reg_1276),
    .ce(1'b1),
    .dout(grp_fu_310_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_314_p0),
    .din1(grp_fu_314_p1),
    .ce(1'b1),
    .dout(grp_fu_314_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_318_p0),
    .din1(grp_fu_318_p1),
    .ce(1'b1),
    .dout(grp_fu_318_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_322_p0),
    .din1(grp_fu_322_p1),
    .ce(1'b1),
    .dout(grp_fu_322_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_326_p0),
    .din1(grp_fu_326_p1),
    .ce(1'b1),
    .dout(grp_fu_326_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_330_p0),
    .din1(grp_fu_330_p1),
    .ce(1'b1),
    .dout(grp_fu_330_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_334_p0),
    .din1(grp_fu_334_p1),
    .ce(1'b1),
    .dout(grp_fu_334_p2)
);

IFFT_AP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_fu_94 <= 14'd0;
    end else if (((icmp_ln1027_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten_fu_94 <= add_ln1027_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j1_fu_86 <= 32'd0;
    end else if (((icmp_ln1027_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        j1_fu_86 <= select_ln1027_12_fu_486_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j2_fu_78 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_916 == 1'd0))) begin
            j2_fu_78 <= j2_9_fu_659_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k2_fu_74 <= 7'd0;
    end else if (((icmp_ln1027_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        k2_fu_74 <= k2_5_fu_526_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m1_fu_90 <= 32'd0;
    end else if (((icmp_ln1027_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m1_fu_90 <= select_ln1027_14_fu_512_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            m2_fu_82 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_916 == 1'd0))) begin
            m2_fu_82 <= m2_6_fu_667_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add3_i_i290_partset_reg_1282 <= add3_i_i290_partset_fu_803_p3;
        add3_i_i294_partset_reg_1287 <= add3_i_i294_partset_fu_819_p3;
        p_r_M_imag_65_reg_1086 <= p_r_M_imag_65_fu_763_p1;
        p_r_M_imag_reg_1064 <= p_r_M_imag_fu_747_p1;
        p_r_M_real_59_reg_1080 <= p_r_M_real_59_fu_759_p1;
        p_r_M_real_70_reg_1240_pp0_iter10_reg <= p_r_M_real_70_reg_1240;
        p_r_M_real_reg_1058 <= p_r_M_real_fu_743_p1;
        sub3_i_i298_partset_reg_1292 <= sub3_i_i298_partset_fu_835_p3;
        zext_ln328_reg_1176[11 : 0] <= zext_ln328_fu_779_p1[11 : 0];
        zext_ln328_reg_1176_pp0_iter10_reg[11 : 0] <= zext_ln328_reg_1176_pp0_iter9_reg[11 : 0];
        zext_ln328_reg_1176_pp0_iter11_reg[11 : 0] <= zext_ln328_reg_1176_pp0_iter10_reg[11 : 0];
        zext_ln328_reg_1176_pp0_iter12_reg[11 : 0] <= zext_ln328_reg_1176_pp0_iter11_reg[11 : 0];
        zext_ln328_reg_1176_pp0_iter7_reg[11 : 0] <= zext_ln328_reg_1176[11 : 0];
        zext_ln328_reg_1176_pp0_iter8_reg[11 : 0] <= zext_ln328_reg_1176_pp0_iter7_reg[11 : 0];
        zext_ln328_reg_1176_pp0_iter9_reg[11 : 0] <= zext_ln328_reg_1176_pp0_iter8_reg[11 : 0];
        zext_ln388_10_reg_1070[11 : 0] <= zext_ln388_10_fu_751_p1[11 : 0];
        zext_ln388_10_reg_1070_pp0_iter10_reg[11 : 0] <= zext_ln388_10_reg_1070_pp0_iter9_reg[11 : 0];
        zext_ln388_10_reg_1070_pp0_iter11_reg[11 : 0] <= zext_ln388_10_reg_1070_pp0_iter10_reg[11 : 0];
        zext_ln388_10_reg_1070_pp0_iter12_reg[11 : 0] <= zext_ln388_10_reg_1070_pp0_iter11_reg[11 : 0];
        zext_ln388_10_reg_1070_pp0_iter3_reg[11 : 0] <= zext_ln388_10_reg_1070[11 : 0];
        zext_ln388_10_reg_1070_pp0_iter4_reg[11 : 0] <= zext_ln388_10_reg_1070_pp0_iter3_reg[11 : 0];
        zext_ln388_10_reg_1070_pp0_iter5_reg[11 : 0] <= zext_ln388_10_reg_1070_pp0_iter4_reg[11 : 0];
        zext_ln388_10_reg_1070_pp0_iter6_reg[11 : 0] <= zext_ln388_10_reg_1070_pp0_iter5_reg[11 : 0];
        zext_ln388_10_reg_1070_pp0_iter7_reg[11 : 0] <= zext_ln388_10_reg_1070_pp0_iter6_reg[11 : 0];
        zext_ln388_10_reg_1070_pp0_iter8_reg[11 : 0] <= zext_ln388_10_reg_1070_pp0_iter7_reg[11 : 0];
        zext_ln388_10_reg_1070_pp0_iter9_reg[11 : 0] <= zext_ln388_10_reg_1070_pp0_iter8_reg[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add40_mid1_reg_937 <= add40_mid1_fu_506_p2;
        icmp_ln1027_8_reg_920 <= icmp_ln1027_8_fu_481_p2;
        select_ln1027_12_reg_927 <= select_ln1027_12_fu_486_p3;
        trunc_ln1027_18_reg_932 <= trunc_ln1027_18_fu_494_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add40_reg_911 <= add40_fu_405_p2;
        add_ln328_reg_1016 <= add_ln328_fu_714_p2;
        add_ln328_reg_1016_pp0_iter2_reg <= add_ln328_reg_1016;
        add_ln328_reg_1016_pp0_iter3_reg <= add_ln328_reg_1016_pp0_iter2_reg;
        add_ln328_reg_1016_pp0_iter4_reg <= add_ln328_reg_1016_pp0_iter3_reg;
        add_ln328_reg_1016_pp0_iter5_reg <= add_ln328_reg_1016_pp0_iter4_reg;
        add_ln388_6_reg_1031 <= add_ln388_6_fu_729_p2;
        icmp_ln1027_reg_916 <= icmp_ln1027_fu_411_p2;
        icmp_ln1027_reg_916_pp0_iter10_reg <= icmp_ln1027_reg_916_pp0_iter9_reg;
        icmp_ln1027_reg_916_pp0_iter11_reg <= icmp_ln1027_reg_916_pp0_iter10_reg;
        icmp_ln1027_reg_916_pp0_iter1_reg <= icmp_ln1027_reg_916;
        icmp_ln1027_reg_916_pp0_iter2_reg <= icmp_ln1027_reg_916_pp0_iter1_reg;
        icmp_ln1027_reg_916_pp0_iter3_reg <= icmp_ln1027_reg_916_pp0_iter2_reg;
        icmp_ln1027_reg_916_pp0_iter4_reg <= icmp_ln1027_reg_916_pp0_iter3_reg;
        icmp_ln1027_reg_916_pp0_iter5_reg <= icmp_ln1027_reg_916_pp0_iter4_reg;
        icmp_ln1027_reg_916_pp0_iter6_reg <= icmp_ln1027_reg_916_pp0_iter5_reg;
        icmp_ln1027_reg_916_pp0_iter7_reg <= icmp_ln1027_reg_916_pp0_iter6_reg;
        icmp_ln1027_reg_916_pp0_iter8_reg <= icmp_ln1027_reg_916_pp0_iter7_reg;
        icmp_ln1027_reg_916_pp0_iter9_reg <= icmp_ln1027_reg_916_pp0_iter8_reg;
        p_r_M_imag_67_reg_1110 <= p_r_M_imag_67_fu_775_p1;
        p_r_M_imag_69_reg_1210 <= p_r_M_imag_69_fu_791_p1;
        p_r_M_imag_84_reg_1276 <= grp_fu_302_p2;
        p_r_M_real_61_reg_1104 <= p_r_M_real_61_fu_771_p1;
        p_r_M_real_63_reg_1204 <= p_r_M_real_63_fu_787_p1;
        sub3_i_i302_partset_reg_1297 <= sub3_i_i302_partset_fu_851_p3;
        zext_ln388_9_reg_1021[11 : 0] <= zext_ln388_9_fu_724_p1[11 : 0];
        zext_ln388_9_reg_1021_pp0_iter10_reg[11 : 0] <= zext_ln388_9_reg_1021_pp0_iter9_reg[11 : 0];
        zext_ln388_9_reg_1021_pp0_iter11_reg[11 : 0] <= zext_ln388_9_reg_1021_pp0_iter10_reg[11 : 0];
        zext_ln388_9_reg_1021_pp0_iter2_reg[11 : 0] <= zext_ln388_9_reg_1021[11 : 0];
        zext_ln388_9_reg_1021_pp0_iter3_reg[11 : 0] <= zext_ln388_9_reg_1021_pp0_iter2_reg[11 : 0];
        zext_ln388_9_reg_1021_pp0_iter4_reg[11 : 0] <= zext_ln388_9_reg_1021_pp0_iter3_reg[11 : 0];
        zext_ln388_9_reg_1021_pp0_iter5_reg[11 : 0] <= zext_ln388_9_reg_1021_pp0_iter4_reg[11 : 0];
        zext_ln388_9_reg_1021_pp0_iter6_reg[11 : 0] <= zext_ln388_9_reg_1021_pp0_iter5_reg[11 : 0];
        zext_ln388_9_reg_1021_pp0_iter7_reg[11 : 0] <= zext_ln388_9_reg_1021_pp0_iter6_reg[11 : 0];
        zext_ln388_9_reg_1021_pp0_iter8_reg[11 : 0] <= zext_ln388_9_reg_1021_pp0_iter7_reg[11 : 0];
        zext_ln388_9_reg_1021_pp0_iter9_reg[11 : 0] <= zext_ln388_9_reg_1021_pp0_iter8_reg[11 : 0];
        zext_ln388_reg_1006[11 : 0] <= zext_ln388_fu_709_p1[11 : 0];
        zext_ln388_reg_1006_pp0_iter10_reg[11 : 0] <= zext_ln388_reg_1006_pp0_iter9_reg[11 : 0];
        zext_ln388_reg_1006_pp0_iter11_reg[11 : 0] <= zext_ln388_reg_1006_pp0_iter10_reg[11 : 0];
        zext_ln388_reg_1006_pp0_iter12_reg[11 : 0] <= zext_ln388_reg_1006_pp0_iter11_reg[11 : 0];
        zext_ln388_reg_1006_pp0_iter2_reg[11 : 0] <= zext_ln388_reg_1006[11 : 0];
        zext_ln388_reg_1006_pp0_iter3_reg[11 : 0] <= zext_ln388_reg_1006_pp0_iter2_reg[11 : 0];
        zext_ln388_reg_1006_pp0_iter4_reg[11 : 0] <= zext_ln388_reg_1006_pp0_iter3_reg[11 : 0];
        zext_ln388_reg_1006_pp0_iter5_reg[11 : 0] <= zext_ln388_reg_1006_pp0_iter4_reg[11 : 0];
        zext_ln388_reg_1006_pp0_iter6_reg[11 : 0] <= zext_ln388_reg_1006_pp0_iter5_reg[11 : 0];
        zext_ln388_reg_1006_pp0_iter7_reg[11 : 0] <= zext_ln388_reg_1006_pp0_iter6_reg[11 : 0];
        zext_ln388_reg_1006_pp0_iter8_reg[11 : 0] <= zext_ln388_reg_1006_pp0_iter7_reg[11 : 0];
        zext_ln388_reg_1006_pp0_iter9_reg[11 : 0] <= zext_ln388_reg_1006_pp0_iter8_reg[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_reg_916 == 1'd0))) begin
        add_ln1027_2_reg_952 <= add_ln1027_2_fu_579_p2;
        add_ln28_reg_967 <= add_ln28_fu_602_p2;
        add_ln29_reg_972 <= add_ln29_fu_607_p2;
        add_ln30_reg_978 <= add_ln30_fu_613_p2;
        select_ln1027_11_reg_942 <= select_ln1027_11_fu_567_p3;
        select_ln1027_13_reg_947 <= select_ln1027_13_fu_574_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul3_i_i5_reg_1141 <= grp_fu_334_p2;
        mul3_i_i_reg_1121 <= grp_fu_318_p2;
        mul6_i_i_reg_1126 <= grp_fu_322_p2;
        mul9_i_i_reg_1131 <= grp_fu_326_p2;
        mul_i_i5_reg_1136 <= grp_fu_330_p2;
        mul_i_i_reg_1116 <= grp_fu_314_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul3_i_i6_reg_1161 <= grp_fu_326_p2;
        mul6_i_i5_reg_1146 <= grp_fu_314_p2;
        mul6_i_i6_reg_1166 <= grp_fu_330_p2;
        mul9_i_i5_reg_1151 <= grp_fu_318_p2;
        mul9_i_i6_reg_1171 <= grp_fu_334_p2;
        mul_i_i6_reg_1156 <= grp_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_r_7_reg_1198 <= grp_fu_290_p2;
        p_r_M_imag_71_reg_1192 <= grp_fu_258_p2;
        p_r_reg_1186 <= grp_fu_286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_r_8_reg_1222 <= grp_fu_286_p2;
        p_r_M_imag_81_reg_1216 <= grp_fu_258_p2;
        p_r_M_imag_82_reg_1228 <= grp_fu_262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_r_M_imag_76_reg_1264 <= grp_fu_294_p2;
        p_r_M_imag_78_reg_1246 <= grp_fu_262_p2;
        p_r_M_imag_83_reg_1258 <= grp_fu_270_p2;
        p_r_M_real_75_reg_1252 <= grp_fu_266_p2;
        p_r_M_real_76_reg_1270 <= grp_fu_298_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_r_M_real_70_reg_1240 <= grp_fu_290_p2;
        p_r_M_real_72_reg_1234 <= grp_fu_266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w12_M_imag_reg_1098 <= w_12_q0;
        w12_M_real_reg_1092 <= w_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_M_imag_reg_1042 <= w_12_q0;
        w2_M_real_reg_1036 <= w_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_12_load_reg_990 <= w_12_q1;
        w_7_load_reg_984 <= w_7_q1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        I_address0 = zext_ln328_fu_779_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        I_address0 = zext_ln388_9_fu_724_p1;
    end else begin
        I_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        I_address1 = zext_ln388_10_fu_751_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        I_address1 = zext_ln388_fu_709_p1;
    end else begin
        I_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        I_ce0 = 1'b1;
    end else begin
        I_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        I_ce1 = 1'b1;
    end else begin
        I_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_address0 = zext_ln388_10_reg_1070_pp0_iter12_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_address0 = zext_ln388_9_reg_1021_pp0_iter11_reg;
    end else begin
        X_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_address1 = zext_ln388_reg_1006_pp0_iter12_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_address1 = zext_ln328_reg_1176_pp0_iter12_reg;
    end else begin
        X_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_ce0 = 1'b1;
    end else begin
        X_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_ce1 = 1'b1;
    end else begin
        X_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_d0 = sub3_i_i302_partset_reg_1297;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_d0 = add3_i_i294_partset_reg_1287;
    end else begin
        X_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_d1 = sub3_i_i298_partset_reg_1292;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_d1 = add3_i_i290_partset_reg_1282;
    end else begin
        X_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_we0 = 1'b1;
    end else begin
        X_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_we1 = 1'b1;
    end else begin
        X_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_fu_411_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_reg_916_pp0_iter11_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter12_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter12_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to11 = 1'b1;
    end else begin
        ap_idle_pp0_0to11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to13 = 1'b1;
    end else begin
        ap_idle_pp0_1to13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_258_p0 = mul6_i_i5_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_258_p0 = mul6_i_i_reg_1126;
    end else begin
        grp_fu_258_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_258_p1 = mul9_i_i5_reg_1151;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_258_p1 = mul9_i_i_reg_1131;
    end else begin
        grp_fu_258_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_262_p0 = p_r_M_imag_69_reg_1210;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_262_p0 = mul6_i_i6_reg_1166;
    end else begin
        grp_fu_262_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_262_p1 = p_r_M_imag_81_reg_1216;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_262_p1 = mul9_i_i6_reg_1171;
    end else begin
        grp_fu_262_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_266_p0 = p_r_reg_1186;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_266_p0 = p_r_M_real_63_reg_1204;
        end else begin
            grp_fu_266_p0 = 'bx;
        end
    end else begin
        grp_fu_266_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_266_p1 = p_r_8_reg_1222;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_266_p1 = p_r_7_reg_1198;
        end else begin
            grp_fu_266_p1 = 'bx;
        end
    end else begin
        grp_fu_266_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_270_p0 = p_r_M_real_72_reg_1234;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_270_p0 = p_r_M_imag_71_reg_1192;
    end else begin
        grp_fu_270_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_270_p1 = p_r_M_real_75_reg_1252;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_270_p1 = p_r_M_imag_82_reg_1228;
    end else begin
        grp_fu_270_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_286_p0 = mul_i_i6_reg_1156;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_286_p0 = mul_i_i_reg_1116;
    end else begin
        grp_fu_286_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_286_p1 = mul3_i_i6_reg_1161;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_286_p1 = mul3_i_i_reg_1121;
    end else begin
        grp_fu_286_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_290_p0 = p_r_M_real_63_reg_1204;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_290_p0 = mul_i_i5_reg_1136;
    end else begin
        grp_fu_290_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_290_p1 = p_r_7_reg_1198;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_290_p1 = mul3_i_i5_reg_1141;
    end else begin
        grp_fu_290_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_294_p0 = p_r_M_real_72_reg_1234;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_294_p0 = p_r_M_imag_69_reg_1210;
    end else begin
        grp_fu_294_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_294_p1 = p_r_M_real_75_reg_1252;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_294_p1 = p_r_M_imag_81_reg_1216;
    end else begin
        grp_fu_294_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_298_p0 = p_r_M_imag_78_reg_1246;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_298_p0 = p_r_reg_1186;
    end else begin
        grp_fu_298_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_298_p1 = p_r_M_imag_83_reg_1258;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_298_p1 = p_r_8_reg_1222;
    end else begin
        grp_fu_298_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_314_p0 = p_r_M_real_59_reg_1080;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_314_p0 = p_r_M_real_reg_1058;
    end else begin
        grp_fu_314_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_314_p1 = w2_M_imag_reg_1042;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_314_p1 = w_7_load_reg_984;
    end else begin
        grp_fu_314_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_318_p0 = p_r_M_imag_65_reg_1086;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_318_p0 = p_r_M_imag_reg_1064;
    end else begin
        grp_fu_318_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_318_p1 = w2_M_real_reg_1036;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_318_p1 = w_12_load_reg_990;
    end else begin
        grp_fu_318_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_322_p0 = p_r_M_real_61_reg_1104;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_322_p0 = p_r_M_real_reg_1058;
    end else begin
        grp_fu_322_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_322_p1 = w12_M_real_reg_1092;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_322_p1 = w_12_load_reg_990;
    end else begin
        grp_fu_322_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_326_p0 = p_r_M_imag_67_reg_1110;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_326_p0 = p_r_M_imag_reg_1064;
    end else begin
        grp_fu_326_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_326_p1 = w12_M_imag_reg_1098;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_326_p1 = w_7_load_reg_984;
    end else begin
        grp_fu_326_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_330_p0 = p_r_M_real_61_reg_1104;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_330_p0 = p_r_M_real_59_reg_1080;
    end else begin
        grp_fu_330_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_330_p1 = w12_M_imag_reg_1098;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_330_p1 = w2_M_real_reg_1036;
    end else begin
        grp_fu_330_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_334_p0 = p_r_M_imag_67_reg_1110;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_334_p0 = p_r_M_imag_65_reg_1086;
    end else begin
        grp_fu_334_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_334_p1 = w12_M_real_reg_1092;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_334_p1 = w2_M_imag_reg_1042;
    end else begin
        grp_fu_334_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_12_address0 = zext_ln28_fu_734_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_12_address0 = zext_ln27_fu_699_p1;
    end else begin
        w_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w_12_ce0 = 1'b1;
    end else begin
        w_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_12_ce1 = 1'b1;
    end else begin
        w_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_7_address0 = zext_ln28_fu_734_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_7_address0 = zext_ln27_fu_699_p1;
    end else begin
        w_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w_7_ce0 = 1'b1;
    end else begin
        w_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_7_ce1 = 1'b1;
    end else begin
        w_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to13 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add3_i_i290_partset_fu_803_p3 = {{bitcast_ln36_3_fu_799_p1}, {bitcast_ln36_fu_795_p1}};

assign add3_i_i294_partset_fu_819_p3 = {{bitcast_ln37_3_fu_815_p1}, {bitcast_ln37_fu_811_p1}};

assign add40_fu_405_p2 = (trunc_ln1027_17_fu_401_p1 + trunc_ln1027_fu_397_p1);

assign add40_mid1_fu_506_p2 = (trunc_ln1027_20_fu_502_p1 + trunc_ln1027_19_fu_498_p1);

assign add_ln1027_2_fu_579_p2 = (select_ln1027_13_fu_574_p3 + 6'd8);

assign add_ln1027_fu_416_p2 = (indvar_flatten_fu_94 + 14'd1);

assign add_ln22_fu_520_p2 = (k2_fu_74 + 7'd1);

assign add_ln28_fu_602_p2 = (trunc_ln1027_23_fu_598_p1 + trunc_ln1027_18_reg_932);

assign add_ln29_fu_607_p2 = (trunc_ln1027_22_fu_594_p1 + trunc_ln1027_21_fu_590_p1);

assign add_ln30_fu_613_p2 = (add_ln29_fu_607_p2 + 12'd8);

assign add_ln328_fu_714_p2 = (tmp_s_fu_692_p3 + add_ln29_reg_972);

assign add_ln388_5_fu_719_p2 = (tmp_s_fu_692_p3 + add_ln30_reg_978);

assign add_ln388_6_fu_729_p2 = (tmp_fu_685_p3 + add_ln30_reg_978);

assign add_ln388_fu_704_p2 = (tmp_fu_685_p3 + add_ln29_reg_972);

assign add_ln47_fu_637_p2 = (select_ln1027_fu_560_p3 + 32'd16);

assign add_ln57_fu_443_p2 = (m1_fu_90 + 32'd16);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign bitcast_ln36_3_fu_799_p1 = grp_fu_274_p2;

assign bitcast_ln36_fu_795_p1 = grp_fu_270_p2;

assign bitcast_ln37_3_fu_815_p1 = grp_fu_282_p2;

assign bitcast_ln37_fu_811_p1 = grp_fu_278_p2;

assign bitcast_ln38_3_fu_831_p1 = grp_fu_298_p2;

assign bitcast_ln38_fu_827_p1 = grp_fu_294_p2;

assign bitcast_ln39_3_fu_847_p1 = grp_fu_310_p2;

assign bitcast_ln39_fu_843_p1 = grp_fu_306_p2;

assign grp_fu_338_p4 = {{I_q1[31:16]}};

assign grp_fu_348_p4 = {{I_q0[31:16]}};

assign icmp_ln1027_8_fu_481_p2 = ((k2_fu_74 == trunc_ln17) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_411_p2 = ((indvar_flatten_fu_94 == bound) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_619_p2 = ((select_ln1027_11_fu_567_p3 < 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_631_p2 = ((select_ln1027_11_fu_567_p3 == 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_425_p2 = ((j1_fu_86 < 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_437_p2 = ((j1_fu_86 == 32'd7) ? 1'b1 : 1'b0);

assign j1_16_fu_431_p2 = (j1_fu_86 + 32'd1);

assign j1_17_fu_449_p3 = ((icmp_ln54_fu_437_p2[0:0] == 1'b1) ? 32'd0 : j1_fu_86);

assign j1_18_fu_465_p3 = ((icmp_ln50_fu_425_p2[0:0] == 1'b1) ? j1_16_fu_431_p2 : j1_17_fu_449_p3);

assign j2_7_fu_625_p2 = (select_ln1027_11_fu_567_p3 + 32'd1);

assign j2_8_fu_643_p3 = ((icmp_ln44_fu_631_p2[0:0] == 1'b1) ? 32'd0 : select_ln1027_11_fu_567_p3);

assign j2_9_fu_659_p3 = ((icmp_ln40_fu_619_p2[0:0] == 1'b1) ? j2_7_fu_625_p2 : j2_8_fu_643_p3);

assign k2_5_fu_526_p3 = ((icmp_ln1027_8_fu_481_p2[0:0] == 1'b1) ? 7'd1 : add_ln22_fu_520_p2);

assign m1_11_fu_457_p3 = ((icmp_ln54_fu_437_p2[0:0] == 1'b1) ? add_ln57_fu_443_p2 : m1_fu_90);

assign m1_12_fu_473_p3 = ((icmp_ln50_fu_425_p2[0:0] == 1'b1) ? m1_fu_90 : m1_11_fu_457_p3);

assign m2_5_fu_651_p3 = ((icmp_ln44_fu_631_p2[0:0] == 1'b1) ? add_ln47_fu_637_p2 : select_ln1027_fu_560_p3);

assign m2_6_fu_667_p3 = ((icmp_ln40_fu_619_p2[0:0] == 1'b1) ? select_ln1027_fu_560_p3 : m2_5_fu_651_p3);

assign p_r_M_imag_65_fu_763_p1 = grp_fu_348_p4;

assign p_r_M_imag_67_fu_775_p1 = grp_fu_338_p4;

assign p_r_M_imag_69_fu_791_p1 = grp_fu_348_p4;

assign p_r_M_imag_fu_747_p1 = grp_fu_338_p4;

assign p_r_M_real_59_fu_759_p1 = trunc_ln388_11_fu_755_p1;

assign p_r_M_real_61_fu_771_p1 = trunc_ln388_12_fu_767_p1;

assign p_r_M_real_63_fu_787_p1 = trunc_ln328_fu_783_p1;

assign p_r_M_real_fu_743_p1 = trunc_ln388_fu_739_p1;

assign select_ln1027_11_fu_567_p3 = ((icmp_ln1027_8_reg_920[0:0] == 1'b1) ? 32'd0 : j2_fu_78);

assign select_ln1027_12_fu_486_p3 = ((icmp_ln1027_8_fu_481_p2[0:0] == 1'b1) ? j1_18_fu_465_p3 : j1_fu_86);

assign select_ln1027_13_fu_574_p3 = ((icmp_ln1027_8_reg_920[0:0] == 1'b1) ? add40_mid1_reg_937 : add40_reg_911);

assign select_ln1027_14_fu_512_p3 = ((icmp_ln1027_8_fu_481_p2[0:0] == 1'b1) ? m1_12_fu_473_p3 : m1_fu_90);

assign select_ln1027_fu_560_p3 = ((icmp_ln1027_8_reg_920[0:0] == 1'b1) ? 32'd0 : m2_fu_82);

assign sub3_i_i298_partset_fu_835_p3 = {{bitcast_ln38_3_fu_831_p1}, {bitcast_ln38_fu_827_p1}};

assign sub3_i_i302_partset_fu_851_p3 = {{bitcast_ln39_3_fu_847_p1}, {bitcast_ln39_fu_843_p1}};

assign tmp_fu_685_p3 = {{add_ln1027_2_reg_952}, {6'd0}};

assign tmp_s_fu_692_p3 = {{select_ln1027_13_reg_947}, {6'd0}};

assign trunc_ln1027_17_fu_401_p1 = j1_fu_86[5:0];

assign trunc_ln1027_18_fu_494_p1 = select_ln1027_12_fu_486_p3[2:0];

assign trunc_ln1027_19_fu_498_p1 = m1_12_fu_473_p3[5:0];

assign trunc_ln1027_20_fu_502_p1 = j1_18_fu_465_p3[5:0];

assign trunc_ln1027_21_fu_590_p1 = select_ln1027_fu_560_p3[11:0];

assign trunc_ln1027_22_fu_594_p1 = select_ln1027_11_fu_567_p3[11:0];

assign trunc_ln1027_23_fu_598_p1 = select_ln1027_11_fu_567_p3[2:0];

assign trunc_ln1027_fu_397_p1 = m1_fu_90[5:0];

assign trunc_ln328_fu_783_p1 = I_q0[15:0];

assign trunc_ln388_11_fu_755_p1 = I_q0[15:0];

assign trunc_ln388_12_fu_767_p1 = I_q1[15:0];

assign trunc_ln388_fu_739_p1 = I_q1[15:0];

assign w_12_address1 = zext_ln1027_fu_585_p1;

assign w_7_address1 = zext_ln1027_fu_585_p1;

assign zext_ln1027_fu_585_p1 = select_ln1027_12_reg_927;

assign zext_ln27_fu_699_p1 = select_ln1027_11_reg_942;

assign zext_ln28_fu_734_p1 = add_ln28_reg_967;

assign zext_ln328_fu_779_p1 = add_ln328_reg_1016_pp0_iter5_reg;

assign zext_ln388_10_fu_751_p1 = add_ln388_6_reg_1031;

assign zext_ln388_9_fu_724_p1 = add_ln388_5_fu_719_p2;

assign zext_ln388_fu_709_p1 = add_ln388_fu_704_p2;

always @ (posedge ap_clk) begin
    zext_ln388_reg_1006[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_1006_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_1006_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_1006_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_1006_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_1006_pp0_iter6_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_1006_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_1006_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_1006_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_1006_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_1006_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_1006_pp0_iter12_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_9_reg_1021[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_9_reg_1021_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_9_reg_1021_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_9_reg_1021_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_9_reg_1021_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_9_reg_1021_pp0_iter6_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_9_reg_1021_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_9_reg_1021_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_9_reg_1021_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_9_reg_1021_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_9_reg_1021_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_10_reg_1070[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_10_reg_1070_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_10_reg_1070_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_10_reg_1070_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_10_reg_1070_pp0_iter6_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_10_reg_1070_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_10_reg_1070_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_10_reg_1070_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_10_reg_1070_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_10_reg_1070_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_10_reg_1070_pp0_iter12_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1176[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1176_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1176_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1176_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1176_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1176_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1176_pp0_iter12_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y
