module top_module (
    input wire sel,
    input wire [7:0] a,
    input wire [7:0] b,
    output wire [7:0] out  );

    assign out = ({8{sel}} & a) | ({8{~sel}} & b);

endmodule
