#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May  3 00:17:23 2023
# Process ID: 22732
# Current directory: E:/Project/xk265/xk265/xk265.runs/synth_1
# Command line: vivado.exe -log xk265_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xk265_top.tcl
# Log file: E:/Project/xk265/xk265/xk265.runs/synth_1/xk265_top.vds
# Journal file: E:/Project/xk265/xk265/xk265.runs/synth_1\vivado.jou
# Running On: JingDevice, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
source xk265_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1550.758 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/xk265/xk265/xk265.ip_user_files/uisrc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental E:/Project/xk265/xk265/xk265.srcs/utils_1/imports/synth_1/xk265_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Project/xk265/xk265/xk265.srcs/utils_1/imports/synth_1/xk265_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1550.758 ; gain = 0.000
Command: synth_design -top xk265_top -part xc7z035ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25868
WARNING: [Synth 8-2507] parameter declaration becomes local in uii2c with formal parameter declaration list [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uii2c.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in uii2c with formal parameter declaration list [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uii2c.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in uii2c with formal parameter declaration list [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uii2c.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in uii2c with formal parameter declaration list [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uii2c.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in uii2c with formal parameter declaration list [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uii2c.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in uii2c with formal parameter declaration list [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uii2c.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in uii2c with formal parameter declaration list [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uii2c.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in uii2c with formal parameter declaration list [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uii2c.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in uii2c with formal parameter declaration list [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uii2c.v:43]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1550.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xk265_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/xk265_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'hdmi2yuv_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/hdmi2yuv_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'hdmi2rgb' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/hdmi2rgb.v:1]
INFO: [Synth 8-6157] synthesizing module 'uicfg7611' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uicfg7611.v:1]
INFO: [Synth 8-6157] synthesizing module 'uii2c' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uii2c.v:1]
	Parameter WMEN_LEN bound to: 4 - type: integer 
	Parameter RMEN_LEN bound to: 1 - type: integer 
	Parameter CLK_DIV bound to: 16'b0000000111110011 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735]
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [D:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:97773]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (2#1) [D:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:97773]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uii2c.v:118]
INFO: [Synth 8-6155] done synthesizing module 'uii2c' (3#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uii2c.v:1]
WARNING: [Synth 8-7071] port 'sda_dg' of module 'uii2c' is unconnected for instance 'uii2c_inst' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uicfg7611.v:74]
WARNING: [Synth 8-7023] instance 'uii2c_inst' of module 'uii2c' has 11 connections declared, but only 10 given [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uicfg7611.v:74]
INFO: [Synth 8-6157] synthesizing module 'ui7611reg' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/ui7611reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ui7611reg' (4#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/ui7611reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uicfg7611' (5#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/uicfg7611.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi2rgb' (6#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/hdmi2rgb.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/data_merge.v:1]
	Parameter DATA_IN_WIDTH bound to: 8 - type: integer 
	Parameter DATA_OUT_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_merge' (7#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/data_merge.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge__parameterized0' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/data_merge.v:1]
	Parameter DATA_IN_WIDTH bound to: 16 - type: integer 
	Parameter DATA_OUT_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_merge__parameterized0' (7#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/data_merge.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi2yuv_top' (8#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/hdmi2yuv/hdmi2yuv_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'extif_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/extif/extif_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'video_in_buffer' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/extif/video_in_buffer.v:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_fifo' [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/pixel_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pixel_fifo' (9#1) [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/pixel_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'pixel_fifo' is unconnected for instance 'pixel_y_fifo' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/extif/video_in_buffer.v:44]
WARNING: [Synth 8-7023] instance 'pixel_y_fifo' of module 'pixel_fifo' has 14 connections declared, but only 13 given [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/extif/video_in_buffer.v:44]
WARNING: [Synth 8-7071] port 'full' of module 'pixel_fifo' is unconnected for instance 'pixel_uv_fifo' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/extif/video_in_buffer.v:61]
WARNING: [Synth 8-7023] instance 'pixel_uv_fifo' of module 'pixel_fifo' has 14 connections declared, but only 13 given [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/extif/video_in_buffer.v:61]
INFO: [Synth 8-6155] done synthesizing module 'video_in_buffer' (10#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/extif/video_in_buffer.v:1]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_wrapper' [E:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:13]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_axi_interconnect_0_0' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:418]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_N3ZCL2' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:798]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_auto_us_df_0' [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/fdma_mig_ddr_auto_us_df_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_auto_us_df_0' (11#1) [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/fdma_mig_ddr_auto_us_df_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'fdma_mig_ddr_auto_us_df_0' is unconnected for instance 'auto_us_df' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:1136]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'fdma_mig_ddr_auto_us_df_0' is unconnected for instance 'auto_us_df' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:1136]
WARNING: [Synth 8-7023] instance 'auto_us_df' of module 'fdma_mig_ddr_auto_us_df_0' has 76 connections declared, but only 74 given [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:1136]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_s00_regslice_0' [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/fdma_mig_ddr_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_s00_regslice_0' (12#1) [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/fdma_mig_ddr_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_N3ZCL2' (13#1) [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:798]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_axi_interconnect_0_0' (14#1) [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:418]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_clk_wiz_0_0' [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/fdma_mig_ddr_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_clk_wiz_0_0' (15#1) [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/fdma_mig_ddr_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_mig_7series_0_0' [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/fdma_mig_ddr_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_mig_7series_0_0' (16#1) [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/fdma_mig_ddr_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'fdma_mig_ddr_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:297]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'fdma_mig_ddr_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:297]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'fdma_mig_ddr_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:297]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'fdma_mig_ddr_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:297]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'fdma_mig_ddr_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:297]
WARNING: [Synth 8-7071] port 'device_temp' of module 'fdma_mig_ddr_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:297]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'fdma_mig_ddr_mig_7series_0_0' has 63 connections declared, but only 57 given [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:297]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_proc_sys_reset_0_0' [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/fdma_mig_ddr_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_proc_sys_reset_0_0' (17#1) [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/fdma_mig_ddr_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'fdma_mig_ddr_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:355]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'fdma_mig_ddr_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:355]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'fdma_mig_ddr_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:355]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'fdma_mig_ddr_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:355]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'fdma_mig_ddr_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:355]
INFO: [Synth 8-6157] synthesizing module 'fdma_mig_ddr_uiFDMA_0_0' [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/fdma_mig_ddr_uiFDMA_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_uiFDMA_0_0' (18#1) [E:/Project/xk265/xk265/xk265.runs/synth_1/.Xil/Vivado-22732-JingDevice/realtime/fdma_mig_ddr_uiFDMA_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_WID' of module 'fdma_mig_ddr_uiFDMA_0_0' is unconnected for instance 'uiFDMA_0' [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:362]
WARNING: [Synth 8-7023] instance 'uiFDMA_0' of module 'fdma_mig_ddr_uiFDMA_0_0' has 54 connections declared, but only 53 given [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:362]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr' (19#1) [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/synth/fdma_mig_ddr.v:13]
INFO: [Synth 8-6155] done synthesizing module 'fdma_mig_ddr_wrapper' (20#1) [E:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/hdl/fdma_mig_ddr_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'time_shift' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/time_shift/time_shift.v:4]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_shift' (21#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/time_shift/time_shift.v:4]
INFO: [Synth 8-6157] synthesizing module 'time_shift__parameterized0' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/time_shift/time_shift.v:4]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_shift__parameterized0' (21#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/time_shift/time_shift.v:4]
INFO: [Synth 8-6155] done synthesizing module 'extif_top' (22#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/extif/extif_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'hevc_enc_core_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/hevc_enc_core_top.v:32]
INFO: [Synth 8-6157] synthesizing module 'enc_ctrl' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_ctrl.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_ctrl.v:448]
WARNING: [Synth 8-6014] Unused sequential element pre_l_start_o_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_ctrl.v:358]
INFO: [Synth 8-6155] done synthesizing module 'enc_ctrl' (23#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_ctrl.v:34]
INFO: [Synth 8-6157] synthesizing module 'fetch_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch_wrapper' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_wrapper.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_wrapper.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_wrapper.v:369]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_wrapper.v:762]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_wrapper.v:783]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_wrapper.v:840]
INFO: [Synth 8-6155] done synthesizing module 'fetch_wrapper' (24#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_wrapper.v:24]
INFO: [Synth 8-6157] synthesizing module 'fetch_cur_luma' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_luma.v:31]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_luma.v:945]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_luma.v:987]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_luma.v:1108]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_luma.v:1151]
INFO: [Synth 8-6157] synthesizing module 'mem_lipo_1p_128x64x4' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/mem_lipo_1p_128x64x4.v:24]
INFO: [Synth 8-6157] synthesizing module 'buf_ram_1p_128x64' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/buf_ram_1p_128x64.v:18]
INFO: [Synth 8-6157] synthesizing module 'ram_1p' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:21]
	Parameter Word_Width bound to: 64 - type: integer 
	Parameter Addr_Width bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1p' (25#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'buf_ram_1p_128x64' (26#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/buf_ram_1p_128x64.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mem_lipo_1p_128x64x4' (27#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/mem_lipo_1p_128x64x4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fetch_cur_luma' (28#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_luma.v:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_ref_luma' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_luma.v:31]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_luma.v:271]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_luma.v:318]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_luma.v:365]
INFO: [Synth 8-6157] synthesizing module 'fetch_rf_1p_128x512' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/fetch_rf_1p_128x512.v:24]
INFO: [Synth 8-6157] synthesizing module 'rf_1p' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/rf_1p.v:21]
	Parameter Word_Width bound to: 512 - type: integer 
	Parameter Addr_Width bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rf_1p' (29#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/rf_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fetch_rf_1p_128x512' (30#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/fetch_rf_1p_128x512.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fetch_ref_luma' (31#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_luma.v:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_cur_chroma' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_chroma.v:27]
INFO: [Synth 8-6157] synthesizing module 'mem_lipo_1p_64x64x4' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/mem_lipo_1p_64x64x4.v:24]
INFO: [Synth 8-6157] synthesizing module 'buf_ram_1p_64x64' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/buf_ram_1p_64x64.v:18]
INFO: [Synth 8-6157] synthesizing module 'ram_1p__parameterized0' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:21]
	Parameter Word_Width bound to: 64 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1p__parameterized0' (31#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'buf_ram_1p_64x64' (32#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/buf_ram_1p_64x64.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mem_lipo_1p_64x64x4' (33#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/mem_lipo_1p_64x64x4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fetch_cur_chroma' (34#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_cur_chroma.v:27]
INFO: [Synth 8-6157] synthesizing module 'fetch_ref_chroma' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_chroma.v:29]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_chroma.v:219]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_chroma.v:278]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_chroma.v:454]
INFO: [Synth 8-6157] synthesizing module 'fetch_rf_1p_64x256' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/fetch_rf_1p_64x256.v:24]
INFO: [Synth 8-6157] synthesizing module 'rf_1p__parameterized0' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/rf_1p.v:21]
	Parameter Word_Width bound to: 256 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rf_1p__parameterized0' (34#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/rf_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fetch_rf_1p_64x256' (35#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/fetch_rf_1p_64x256.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fetch_ref_chroma' (36#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_ref_chroma.v:29]
INFO: [Synth 8-6157] synthesizing module 'fetch_db' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_db.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_db.v:195]
INFO: [Synth 8-6157] synthesizing module 'mem_bilo_db' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/mem_bilo_db.v:28]
INFO: [Synth 8-6157] synthesizing module 'fetch_ram_2p_64x208' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/fetch_ram_2p_64x208.v:27]
INFO: [Synth 8-6157] synthesizing module 'sram_tp_be_behave' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_tp_be_behave.v:11]
	Parameter ADR_WD bound to: 8 - type: integer 
	Parameter DAT_WD bound to: 64 - type: integer 
	Parameter COL_WD bound to: 1 - type: integer 
INFO: [Synth 8-251] 	 calling sram_tp_be_behave @ [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_tp_be_behave.v:76]
INFO: [Synth 8-6155] done synthesizing module 'sram_tp_be_behave' (37#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_tp_be_behave.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fetch_ram_2p_64x208' (38#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/fetch_ram_2p_64x208.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_bilo_db' (39#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/mem_bilo_db.v:28]
INFO: [Synth 8-6157] synthesizing module 'fetch_ram_1p_128x32' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/fetch_ram_1p_128x32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_1p__parameterized1' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:21]
	Parameter Word_Width bound to: 128 - type: integer 
	Parameter Addr_Width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1p__parameterized1' (39#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fetch_ram_1p_128x32' (40#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/fetch_ram_1p_128x32.v:23]
WARNING: [Synth 8-3848] Net ext_store_ready_o in module/entity fetch_db does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_db.v:87]
INFO: [Synth 8-6155] done synthesizing module 'fetch_db' (41#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_db.v:32]
INFO: [Synth 8-6155] done synthesizing module 'fetch_top' (42#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/fetch/fetch_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'enc_core' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:22]
INFO: [Synth 8-6157] synthesizing module 'prei_top_buf' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/prei_top_buf.v:16]
INFO: [Synth 8-6157] synthesizing module 'prei_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/prei_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'hevc_md_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/hevc_md_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'md_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/md_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'md_fetch' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/md_fetch.v:7]
INFO: [Synth 8-6155] done synthesizing module 'md_fetch' (43#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/md_fetch.v:7]
INFO: [Synth 8-6157] synthesizing module 'control' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/control.v:11]
INFO: [Synth 8-6155] done synthesizing module 'control' (44#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/control.v:11]
INFO: [Synth 8-6157] synthesizing module 'gxgy' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/gxgy.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gxgy' (45#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/gxgy.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'counter' (46#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'compare' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/compare.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare' (47#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/compare.v:7]
INFO: [Synth 8-6157] synthesizing module 'dc_planar' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/DC_Plannar.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dc_planar' (48#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/DC_Plannar.v:7]
INFO: [Synth 8-6155] done synthesizing module 'md_top' (49#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/md_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'fetch8x8' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/fetch8x8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fetch8x8' (50#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/fetch8x8.v:9]
INFO: [Synth 8-6157] synthesizing module 'mode_write' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/mode_write.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mode_write' (51#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/mode_write.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hevc_md_top' (52#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/hevc_md_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'rate_control' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/rate_control.v:22]
INFO: [Synth 8-6155] done synthesizing module 'rate_control' (53#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/rate_control.v:22]
INFO: [Synth 8-6155] done synthesizing module 'prei_top' (54#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/prei_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'prei_md_ram_sp_85x6' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/prei_md_ram_sp_85x6.v:11]
INFO: [Synth 8-6157] synthesizing module 'ram_1p__parameterized2' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:21]
	Parameter Word_Width bound to: 8 - type: integer 
	Parameter Addr_Width bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1p__parameterized2' (54#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'prei_md_ram_sp_85x6' (55#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/prei_md_ram_sp_85x6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'prei_top_buf' (56#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/prei_top_buf.v:16]
INFO: [Synth 8-6157] synthesizing module 'posi_top_buf' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/posi_top_buf.v:22]
INFO: [Synth 8-6157] synthesizing module 'posi_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_top.v:12]
INFO: [Synth 8-6157] synthesizing module 'posi_ctrl' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_ctrl.v:12]
	Parameter TRA_MODE_PRE bound to: 0 - type: integer 
	Parameter TRA_MODE_POS bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_ctrl.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_ctrl.v:167]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_ctrl.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_ctrl.v:322]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_ctrl.v:352]
INFO: [Synth 8-6155] done synthesizing module 'posi_ctrl' (57#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_ctrl.v:12]
INFO: [Synth 8-6157] synthesizing module 'posi_transfer' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_transfer.v:12]
	Parameter MODE_PRE bound to: 0 - type: integer 
	Parameter MODE_POS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'posi_transfer' (58#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_transfer.v:12]
INFO: [Synth 8-6157] synthesizing module 'posi_reference' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:728]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:834]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:1019]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:1077]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:1458]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:1529]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:1557]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:1605]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:1737]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:1755]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:1788]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:1863]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:2114]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:2132]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:2166]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:2241]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:2492]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:2510]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:2538]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:2586]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:3200]
WARNING: [Synth 8-6014] Unused sequential element idx_4x4_x_d2_r_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:518]
WARNING: [Synth 8-6014] Unused sequential element idx_4x4_y_d2_r_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:519]
WARNING: [Synth 8-6014] Unused sequential element cnt_raw_d2_r_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:520]
WARNING: [Synth 8-6014] Unused sequential element idx_4x4_x_d3_r_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:537]
WARNING: [Synth 8-6014] Unused sequential element idx_4x4_y_d3_r_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:538]
WARNING: [Synth 8-6014] Unused sequential element cnt_raw_d3_r_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:539]
WARNING: [Synth 8-6014] Unused sequential element cnt_raw_done_d3_r_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:540]
INFO: [Synth 8-6155] done synthesizing module 'posi_reference' (59#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_reference.v:20]
INFO: [Synth 8-6157] synthesizing module 'posi_prediction' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_prediction.v:12]
INFO: [Synth 8-6157] synthesizing module 'intra_pred' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:784]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:887]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:990]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1093]
WARNING: [Synth 8-6014] Unused sequential element ref_x32_r_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:539]
INFO: [Synth 8-6155] done synthesizing module 'intra_pred' (60#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:30]
INFO: [Synth 8-6155] done synthesizing module 'posi_prediction' (61#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_prediction.v:12]
INFO: [Synth 8-6157] synthesizing module 'posi_buffer' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_buffer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'posi_buffer' (62#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_buffer.v:12]
INFO: [Synth 8-6157] synthesizing module 'posi_satd_cost' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost.v:17]
INFO: [Synth 8-6157] synthesizing module 'posi_satd_cost_engine' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost_engine.v:17]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'posi_satd_cost_engine' (63#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost_engine.v:17]
INFO: [Synth 8-6157] synthesizing module 'posi_satd_cost_transpose' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost_transpose.v:17]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'posi_satd_cost_transpose' (64#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost_transpose.v:17]
INFO: [Synth 8-6157] synthesizing module 'posi_satd_cost_engine__parameterized0' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost_engine.v:17]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'posi_satd_cost_engine__parameterized0' (64#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost_engine.v:17]
INFO: [Synth 8-6157] synthesizing module 'posi_rate_estimation' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:12]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:173]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:186]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:195]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:212]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:225]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:210]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:265]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:278]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:287]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:304]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:317]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:326]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:302]
INFO: [Synth 8-6155] done synthesizing module 'posi_rate_estimation' (65#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_rate_estimation.v:12]
WARNING: [Synth 8-6014] Unused sequential element cnt_done_d1_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost.v:395]
WARNING: [Synth 8-6014] Unused sequential element cnt_done_d2_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost.v:397]
INFO: [Synth 8-6155] done synthesizing module 'posi_satd_cost' (66#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_satd_cost.v:17]
INFO: [Synth 8-6157] synthesizing module 'posi_partition_decision' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_partition_decision.v:17]
INFO: [Synth 8-6155] done synthesizing module 'posi_partition_decision' (67#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_partition_decision.v:17]
INFO: [Synth 8-6157] synthesizing module 'posi_memory_wrapper' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_memory_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ram_sp_240x32' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_240x32.v:12]
INFO: [Synth 8-6157] synthesizing module 'sram_sp_be_behave' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:11]
	Parameter ADR_WD bound to: 8 - type: integer 
	Parameter DAT_WD bound to: 32 - type: integer 
	Parameter COL_WD bound to: 32 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-6155] done synthesizing module 'sram_sp_be_behave' (68#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ram_sp_240x32' (69#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_240x32.v:12]
INFO: [Synth 8-6157] synthesizing module 'ram_sp_256x32' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_256x32.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ram_sp_256x32' (70#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_256x32.v:12]
INFO: [Synth 8-6157] synthesizing module 'ram_sp_1024x32' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_1024x32.v:12]
INFO: [Synth 8-6157] synthesizing module 'sram_sp_be_behave__parameterized0' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:11]
	Parameter ADR_WD bound to: 10 - type: integer 
	Parameter DAT_WD bound to: 32 - type: integer 
	Parameter COL_WD bound to: 32 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-6155] done synthesizing module 'sram_sp_be_behave__parameterized0' (70#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ram_sp_1024x32' (71#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_1024x32.v:12]
INFO: [Synth 8-6155] done synthesizing module 'posi_memory_wrapper' (72#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_memory_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'posi_top' (73#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/posi/posi_top.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/posi_top_buf.v:193]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/posi_top_buf.v:209]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/posi_top_buf.v:225]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/posi_top_buf.v:241]
INFO: [Synth 8-6157] synthesizing module 'posi_md_ram_sp_64x6' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/posi_md_ram_sp_64x6.v:12]
INFO: [Synth 8-6157] synthesizing module 'ram_1p__parameterized3' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:21]
	Parameter Word_Width bound to: 8 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1p__parameterized3' (73#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:21]
INFO: [Synth 8-6155] done synthesizing module 'posi_md_ram_sp_64x6' (74#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/posi_md_ram_sp_64x6.v:12]
INFO: [Synth 8-6155] done synthesizing module 'posi_top_buf' (75#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/posi_top_buf.v:22]
INFO: [Synth 8-6157] synthesizing module 'rec_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'intra_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'intra_ctrl' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ctrl.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ctrl.v:354]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ctrl.v:379]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ctrl.v:505]
INFO: [Synth 8-6155] done synthesizing module 'intra_ctrl' (76#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ctrl.v:17]
INFO: [Synth 8-6157] synthesizing module 'intra_ref' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:472]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:536]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:667]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:749]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:768]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:815]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:834]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:868]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1091]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1119]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1137]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1165]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1213]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1323]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1341]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1374]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1449]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1678]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1696]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1724]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1772]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1882]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1900]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:1934]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:2009]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:2480]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:2711]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:2785]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:2792]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:2811]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:2782]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:2863]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:2991]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:3000]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:2862]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:3075]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:3074]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:3340]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:3339]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:3433]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:3432]
WARNING: [Synth 8-6014] Unused sequential element frame_flag_r_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:611]
INFO: [Synth 8-6155] done synthesizing module 'intra_ref' (77#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_ref.v:21]
INFO: [Synth 8-6157] synthesizing module 'intra_buf_wrapper' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_buf_wrapper.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_buf_wrapper.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_buf_wrapper.v:124]
INFO: [Synth 8-6157] synthesizing module 'ram_sp_384x32' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_384x32.v:12]
INFO: [Synth 8-6157] synthesizing module 'sram_sp_be_behave__parameterized1' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:11]
	Parameter ADR_WD bound to: 9 - type: integer 
	Parameter DAT_WD bound to: 32 - type: integer 
	Parameter COL_WD bound to: 32 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-6155] done synthesizing module 'sram_sp_be_behave__parameterized1' (77#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ram_sp_384x32' (78#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_384x32.v:12]
INFO: [Synth 8-6157] synthesizing module 'ram_sp_1536x32' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_1536x32.v:12]
INFO: [Synth 8-6157] synthesizing module 'sram_sp_be_behave__parameterized2' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:11]
	Parameter ADR_WD bound to: 11 - type: integer 
	Parameter DAT_WD bound to: 32 - type: integer 
	Parameter COL_WD bound to: 32 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-6155] done synthesizing module 'sram_sp_be_behave__parameterized2' (78#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ram_sp_1536x32' (79#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/mem/ram_sp_1536x32.v:12]
INFO: [Synth 8-6155] done synthesizing module 'intra_buf_wrapper' (80#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_buf_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'intra_top' (81#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'mc_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_top.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_top.v:261]
INFO: [Synth 8-6157] synthesizing module 'mc_chroma_top' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'mc_chroma_ip4x4' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_ip4x4.v:25]
INFO: [Synth 8-6157] synthesizing module 'mc_chroma_ip_1p' [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_ip_1p.v:24]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'mc_chroma_filter_hor' (82#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_filter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mc_chroma_filter_ver' (83#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_filter.v:101]
INFO: [Synth 8-6155] done synthesizing module 'mc_chroma_ip_1p' (84#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_ip_1p.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mc_chroma_ip4x4' (85#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_ip4x4.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mc_chroma_top' (86#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_top.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_ctrl.v:89]
INFO: [Synth 8-6155] done synthesizing module 'mc_ctrl' (87#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_ctrl.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_tq.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_tq.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_tq.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_tq.v:309]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_tq.v:382]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_tq.v:376]
INFO: [Synth 8-6155] done synthesizing module 'mc_tq' (88#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_tq.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mvd_can_mv_addr' (89#1) [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mvd_can_mv_addr.v:21]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter Word_Width bound to: 20 - type: integer 
	Parameter Addr_Width bound to: 9 - type: integer 
	Parameter Word_Width bound to: 16 - type: integer 
	Parameter Addr_Width bound to: 5 - type: integer 
	Parameter ADR_WD bound to: 5 - type: integer 
	Parameter DAT_WD bound to: 64 - type: integer 
	Parameter COL_WD bound to: 1 - type: integer 
INFO: [Synth 8-251] 	 calling sram_tp_be_behave @ [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_tp_be_behave.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_wrapper.v:619]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_wrapper.v:632]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_cef_rot.v:180]
	Parameter ADR_WD bound to: 8 - type: integer 
	Parameter DAT_WD bound to: 128 - type: integer 
	Parameter COL_WD bound to: 1 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_wrapper.v:1060]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_wrapper.v:1069]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_wrapper.v:1090]
	Parameter ADR_WD bound to: 8 - type: integer 
	Parameter DAT_WD bound to: 64 - type: integer 
	Parameter COL_WD bound to: 1 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_mvd_rot.v:112]
	Parameter ADR_WD bound to: 6 - type: integer 
	Parameter DAT_WD bound to: 23 - type: integer 
	Parameter COL_WD bound to: 23 - type: integer 
INFO: [Synth 8-251] 	 calling sram_sp_be_behave @ [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/sram_sp_be_behave.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_wrapper.v:1411]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_wrapper/rec_buf_wrapper.v:1417]
INFO: [Common 17-14] Message 'Synth 8-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/dbsao_datapath.v:215]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/dbsao_datapath.v:223]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/dbsao_datapath.v:231]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/dbsao_datapath.v:437]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/dbsao_datapath.v:444]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/dbsao_datapath.v:490]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/dbsao_datapath.v:541]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/dbsao_datapath.v:900]
WARNING: [Synth 8-6014] Unused sequential element out_rec_blk_15_r_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/dbsao_datapath.v:897]
	Parameter Word_Width bound to: 16 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
	Parameter Word_Width bound to: 32 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:401]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:414]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:426]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:438]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:450]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:462]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:566]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:585]
	Parameter Word_Width bound to: 20 - type: integer 
	Parameter Addr_Width bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:819]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:832]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:844]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:856]
WARNING: [Synth 8-3936] Found unconnected internal register 'pu_hor_reg' and it is trimmed from '17' to '16' bits. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'tu_hor_reg' and it is trimmed from '17' to '16' bits. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_bs.v:402]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_mv.v:201]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/db_filter.v:446]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/db/sao_top.v:386]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_intra_luma.v:221]
WARNING: [Synth 8-3936] Found unconnected internal register 'luma_mode_dir_r_reg' and it is trimmed from '6' to '5' bits. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_intra_luma.v:167]
WARNING: [Synth 8-6014] Unused sequential element cbf_4x4_0_0_r_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_coeff.v:1196]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_se_prepare_tu.v:740]
WARNING: [Synth 8-7137] Register out_binsidx_0_reg in module cabac_binsort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_binsort.v:1869]
WARNING: [Synth 8-7137] Register out_binsidx_1_reg in module cabac_binsort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_binsort.v:1870]
WARNING: [Synth 8-7137] Register out_binsidx_2_reg in module cabac_binsort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_binsort.v:1871]
WARNING: [Synth 8-7137] Register out_binsidx_3_reg in module cabac_binsort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_binsort.v:1872]
WARNING: [Synth 8-7137] Register mpstable_reg[0] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[1] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[2] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[3] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[4] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[5] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[6] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[7] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[8] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[9] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[10] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[11] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[12] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[13] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[14] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[15] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[16] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[17] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[18] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[19] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[20] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[21] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[22] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[23] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[24] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[25] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[26] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[27] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[28] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[29] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[30] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[31] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[32] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[33] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[34] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[35] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[36] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[37] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[38] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[39] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[40] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[41] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[42] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[43] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[44] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[45] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[46] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[47] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[48] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[49] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[50] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[51] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[52] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[53] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[54] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[55] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[56] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[57] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[58] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[59] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[60] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[61] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[62] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[63] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[64] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[65] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[66] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[67] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[68] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[69] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[70] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[71] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[72] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[73] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[74] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[75] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[76] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[77] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[78] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[79] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[80] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[81] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[82] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[83] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[84] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[85] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[86] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[87] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[88] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[89] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[90] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[91] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[92] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[93] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[94] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
WARNING: [Synth 8-7137] Register mpstable_reg[95] in module cabac_ucontext has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ucontext.v:476]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element next_range_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_urange4.v:183]
INFO: [Synth 8-226] default block is never used [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_ulow_refine.v:670]
WARNING: [Synth 8-6014] Unused sequential element bins_bina2bitpack_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/cabac/cabac_top.v:871]
WARNING: [Synth 8-6014] Unused sequential element sel_mod_3_r_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:493]
WARNING: [Synth 8-3848] Net ime_done_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:246]
WARNING: [Synth 8-3848] Net ime_cur_4x4_x_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:251]
WARNING: [Synth 8-3848] Net ime_cur_4x4_y_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:252]
WARNING: [Synth 8-3848] Net ime_cur_4x4_idx_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:253]
WARNING: [Synth 8-3848] Net ime_cur_sel_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:254]
WARNING: [Synth 8-3848] Net ime_cur_size_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:255]
WARNING: [Synth 8-3848] Net ime_cur_rden_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:256]
WARNING: [Synth 8-3848] Net ime_downsample_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:244]
WARNING: [Synth 8-3848] Net ime_ref_x_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:259]
WARNING: [Synth 8-3848] Net ime_ref_y_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:260]
WARNING: [Synth 8-3848] Net ime_ref_rden_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:261]
WARNING: [Synth 8-3848] Net fme_done_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:267]
WARNING: [Synth 8-3848] Net fme_cur_rden_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:275]
WARNING: [Synth 8-3848] Net fme_cur_4x4_idx_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:276]
WARNING: [Synth 8-3848] Net fme_cur_4x4_x_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:277]
WARNING: [Synth 8-3848] Net fme_cur_4x4_y_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:278]
WARNING: [Synth 8-3848] Net fme_ref_rden_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:281]
WARNING: [Synth 8-3848] Net fme_ref_idx_x_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:282]
WARNING: [Synth 8-3848] Net fme_ref_idx_y_o in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:283]
WARNING: [Synth 8-3848] Net mc_mv_rd_dat_w in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:381]
WARNING: [Synth 8-3848] Net fme_rd_dat_w in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:400]
WARNING: [Synth 8-3848] Net fme_cost_w in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:402]
WARNING: [Synth 8-3848] Net db_mv_rd_dat_w in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:385]
WARNING: [Synth 8-3848] Net inter_partition_w in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:370]
WARNING: [Synth 8-3848] Net fme_skip_idx_w in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:403]
WARNING: [Synth 8-3848] Net fme_skip_flag_w in module/entity enc_core does not have driver. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/top/enc_core.v:404]
WARNING: [Synth 8-7129] Port rdy in module cabac_bina_lut is either unconnected or has no load
WARNING: [Synth 8-7129] Port ec_coe_rd_addr_i[8] in module coe_addr_trans is either unconnected or has no load
WARNING: [Synth 8-7129] Port coeff_type_i[0] in module cabac_se_prepare_sig_coeff_ctx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_slice_type_i in module cabac_se_prepare_amplitude_of_coeff is either unconnected or has no load
WARNING: [Synth 8-7129] Port etype_i[0] in module cabac_se_prepare_coeff_last_sig_xy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[23] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[22] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[21] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[20] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[19] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[18] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[11] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[10] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[9] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[8] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[7] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_left_mode_i[6] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[23] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[22] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[21] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[20] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[19] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[18] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[17] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[16] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[15] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[14] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[13] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port cu_luma_pred_top_mode_i[12] in module cabac_se_prepare_intra is either unconnected or has no load
WARNING: [Synth 8-7129] Port sao_compidx_i[0] in module cabac_se_prepare_sao_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[15] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[14] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[13] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[12] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[11] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[10] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[9] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[8] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[7] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[6] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[5] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[4] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[3] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[2] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[1] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_0[0] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_1[7] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_1[6] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_1[5] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_1[4] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_1[3] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_1[2] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_1[1] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_1[0] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_2[7] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_2[6] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_2[5] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_2[4] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_2[3] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_2[2] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_2[1] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_2[0] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_3[7] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_3[6] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_3[5] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_3[4] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_3[3] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_3[2] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_3[1] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_3[0] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_4[7] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_4[6] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_4[5] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_4[4] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_4[3] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_4[2] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_4[1] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_i_4[0] in module sao_add_offset is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[47] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[46] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[45] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[44] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[43] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[42] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[41] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[40] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[39] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[38] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[31] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[30] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[23] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[22] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[15] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[14] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[7] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[6] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[5] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[4] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[3] in module sao_statistic is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_line_i_1[2] in module sao_statistic is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:03:33 . Memory (MB): peak = 2859.383 ; gain = 1308.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:03:53 . Memory (MB): peak = 2859.383 ; gain = 1308.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:03:53 . Memory (MB): peak = 2859.383 ; gain = 1308.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2911.105 ; gain = 14.449
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_s00_regslice_0/fdma_mig_ddr_s00_regslice_0/fdma_mig_ddr_s00_regslice_0_in_context.xdc] for cell 'extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_s00_regslice_0/fdma_mig_ddr_s00_regslice_0/fdma_mig_ddr_s00_regslice_0_in_context.xdc] for cell 'extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_auto_us_df_0/fdma_mig_ddr_auto_us_df_0/fdma_mig_ddr_auto_us_df_0_in_context.xdc] for cell 'extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0/s00_couplers/auto_us_df'
Finished Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_auto_us_df_0/fdma_mig_ddr_auto_us_df_0/fdma_mig_ddr_auto_us_df_0_in_context.xdc] for cell 'extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0/s00_couplers/auto_us_df'
Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_proc_sys_reset_0_0/fdma_mig_ddr_proc_sys_reset_0_0/fdma_mig_ddr_proc_sys_reset_0_0_in_context.xdc] for cell 'extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/proc_sys_reset_0'
Finished Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_proc_sys_reset_0_0/fdma_mig_ddr_proc_sys_reset_0_0/fdma_mig_ddr_proc_sys_reset_0_0_in_context.xdc] for cell 'extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/proc_sys_reset_0'
Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_uiFDMA_0_0/fdma_mig_ddr_uiFDMA_0_0/fdma_mig_ddr_uiFDMA_0_0_in_context.xdc] for cell 'extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/uiFDMA_0'
Finished Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_uiFDMA_0_0/fdma_mig_ddr_uiFDMA_0_0/fdma_mig_ddr_uiFDMA_0_0_in_context.xdc] for cell 'extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/uiFDMA_0'
Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0_in_context.xdc] for cell 'extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/clk_wiz_0'
Finished Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0_in_context.xdc] for cell 'extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/clk_wiz_0'
Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc] for cell 'extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/mig_7series_0'
Finished Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc] for cell 'extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/mig_7series_0'
Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/ip/pixel_fifo/pixel_fifo/pixel_fifo_in_context.xdc] for cell 'extif_top/video_in_buffer/pixel_y_fifo'
Finished Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/ip/pixel_fifo/pixel_fifo/pixel_fifo_in_context.xdc] for cell 'extif_top/video_in_buffer/pixel_y_fifo'
Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/ip/pixel_fifo/pixel_fifo/pixel_fifo_in_context.xdc] for cell 'extif_top/video_in_buffer/pixel_uv_fifo'
Finished Parsing XDC File [e:/Project/xk265/xk265/xk265.gen/sources_1/ip/pixel_fifo/pixel_fifo/pixel_fifo_in_context.xdc] for cell 'extif_top/video_in_buffer/pixel_uv_fifo'
Parsing XDC File [E:/Project/xk265/xk265/xk265.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Project/xk265/xk265/xk265.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3974.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

write_xdc: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4029.824 ; gain = 54.965
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4029.824 ; gain = 54.965
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'extif_top/video_in_buffer/pixel_uv_fifo' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'extif_top/video_in_buffer/pixel_y_fifo' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:00 ; elapsed = 00:06:14 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:00 ; elapsed = 00:06:14 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M_i. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M_i. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0/fdma_mig_ddr_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[10]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[10]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[11]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[11]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[12]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[12]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[13]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[13]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[14]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[14]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[1]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[1]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[2]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[2]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[3]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[3]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[4]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[4]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[5]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[5]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[6]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[6]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[7]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[7]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[8]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[8]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_addr[9]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_addr[9]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_ba[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_ba[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_ba[1]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_ba[1]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_ba[2]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_ba[2]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_cas_n. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_cas_n. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_ck_n[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_ck_n[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_ck_p[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_ck_p[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_cke[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_cke[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_cs_n[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_cs_n[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dm[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dm[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dm[1]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dm[1]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dm[2]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dm[2]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dm[3]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dm[3]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[10]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[10]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[11]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[11]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[12]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[12]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[13]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[13]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[14]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[14]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[15]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[15]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[16]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[16]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[17]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[17]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[18]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[18]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[19]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[19]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[1]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[1]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[20]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[20]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[21]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[21]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[22]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[22]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[23]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[23]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[24]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[24]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[25]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[25]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[26]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[26]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[27]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[27]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[28]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[28]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[29]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[29]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[2]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[2]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[30]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[30]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[31]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[31]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[3]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[3]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[4]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[4]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[5]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[5]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[6]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[6]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[7]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[7]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[8]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[8]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dq[9]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dq[9]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_n[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_n[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_n[1]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_n[1]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_n[2]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_n[2]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_n[3]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_n[3]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_p[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_p[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_p[1]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_p[1]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_p[2]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_p[2]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_dqs_p[3]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_dqs_p[3]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_odt[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_odt[0]. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_ras_n. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_ras_n. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_reset_n. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_reset_n. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_o_we_n. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_o_we_n. (constraint file  e:/Project/xk265/xk265/xk265.gen/sources_1/bd/fdma_mig_ddr/ip/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0/fdma_mig_ddr_mig_7series_0_0_in_context.xdc, line 143).
Applied set_property KEEP_HIERARCHY = SOFT for extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0/s00_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/uiFDMA_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for extif_top/fdma_mig_ddr_wrapper/fdma_mig_ddr_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for extif_top/video_in_buffer/pixel_uv_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for extif_top/video_in_buffer/pixel_y_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:06:15 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : No reusable genomes found, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:02:19 ; elapsed = 00:06:49 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:02:19 ; elapsed = 00:06:49 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'TS_S_reg' in module 'uicfg7611'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'enc_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_r_reg' in module 'posi_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_r_reg' in module 'posi_transfer'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_r_reg' in module 'intra_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_r_reg' in module 'intra_ref'
DSP Debug: swapped A/B pins for adder 000001B86FD91D80
DSP Debug: swapped A/B pins for adder 000001B86FD82FC0
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mc_chroma_top'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mc_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_r_reg' in module 'mc_tq'
INFO: [Synth 8-802] inferred FSM for state register 'lcu_curr_state_r_reg' in module 'mvd_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_o_reg' in module 'dbsao_controller'
INFO: [Synth 8-802] inferred FSM for state register 'coeff_curr_state_r_reg' in module 'cabac_se_prepare_coeff'
INFO: [Synth 8-802] inferred FSM for state register 'tree_curr_state_r_reg' in module 'cabac_se_prepare_tu'
INFO: [Synth 8-802] inferred FSM for state register 'lcu_curr_state_r_reg' in module 'cabac_se_prepare'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xk265_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TS_S_reg' using encoding 'sequential' in module 'uicfg7611'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                     000000000001 |                             0000
                      S0 |                     000000000010 |                             0001
                      S1 |                     000000000100 |                             0010
                      S2 |                     000000001000 |                             0011
                      S3 |                     000000010000 |                             0100
                      S4 |                     000000100000 |                             0101
                      S5 |                     000001000000 |                             0110
                      S6 |                     000010000000 |                             0111
                      S7 |                     000100000000 |                             1000
                      S8 |                     001000000000 |                             1001
                      S9 |                     010000000000 |                             1010
                      SA |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'enc_ctrl'
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_0 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_1 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_2 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_3 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_4 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_5 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_6 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_7 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_8 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_9 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_10 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_11 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_12 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_13 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_14 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_15 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_16 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_17 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_18 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_19 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_20 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_21 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_22 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_23 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_24 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_25 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_26 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_27 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_28 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_29 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_30 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_31 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_32 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_33 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_34 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_35 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_36 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_37 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_38 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_39 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_40 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_41 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_42 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_43 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_44 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_45 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_46 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_47 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_48 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_49 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_50 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_51 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_52 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_53 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_54 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_55 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_56 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_57 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_58 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_59 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_60 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_61 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_62 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_63 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                        000100000 |                             0000
                 TRA_PRE |                        001000000 |                             0001
                 SIZE_04 |                        000010000 |                             0010
                 SIZE_08 |                        000000001 |                             0011
                 SIZE_16 |                        000000010 |                             0100
                 SIZE_32 |                        000001000 |                             0101
                    DECI |                        010000000 |                             0111
                 TRA_POS |                        100000000 |                             1000
                    WAIT |                        000000100 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_r_reg' using encoding 'one-hot' in module 'posi_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                     PRE |                               01 |                               01
                 POS_COL |                               10 |                               10
                 POS_FRA |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_r_reg' using encoding 'sequential' in module 'posi_transfer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   ENC_Y |                               01 |                               01
                   ENC_U |                               10 |                               10
                   ENC_V |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_r_reg' using encoding 'sequential' in module 'intra_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                   WRITE |                            00010 |                              100
                    READ |                            00100 |                              001
                 PADDING |                            01000 |                              010
                  FILTER |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_r_reg' using encoding 'one-hot' in module 'intra_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0010 |                               00
                     PRE |                             1000 |                               01
                      MC |                             0100 |                               10
                    DONE |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'mc_chroma_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                 TQ_LUMA |                          1000000 |                              001
                   MC_CB |                          0100000 |                              010
                   TQ_CB |                          0010000 |                              011
                   MC_CR |                          0001000 |                              100
                   TQ_CR |                          0000100 |                              101
                    DONE |                          0000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'mc_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    TRAN |                               01 |                               01
                    WAIT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_r_reg' using encoding 'sequential' in module 'mc_tq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LCU_IDLE |                          0000001 |                              000
               LCU_SPLIT |                          0001000 |                              001
                CU_64x64 |                          1000000 |                              100
                CU_32x32 |                          0100000 |                              101
                  CU_8x8 |                          0000100 |                              111
                CU_16x16 |                          0010000 |                              110
              LCU_UPDATE |                          0000010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lcu_curr_state_r_reg' using encoding 'one-hot' in module 'mvd_top'
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_0 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_1 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_2 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_3 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_4 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_5 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_6 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_7 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_8 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_9 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_10 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_11 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_12 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_13 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_14 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_15 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_16 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_17 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_18 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_19 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_20 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_21 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_22 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_23 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_24 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_25 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_26 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_27 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_28 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_29 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_30 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_31 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_32 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_33 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_34 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal genblk1[1].mem_array_reg_35 is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-7082' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                    LOAD |                          0000010 |                              001
                     DBY |                          0000100 |                              011
                     DBU |                          0001000 |                              010
                     DBV |                          0010000 |                              110
                     SAO |                          0100000 |                              100
                     OUT |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_o_reg' using encoding 'one-hot' in module 'dbsao_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              COEFF_IDLE |                              001 |                               00
       COEFF_LAST_SIG_XY |                              100 |                               01
         COEFF_4x4_BLOCK |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'coeff_curr_state_r_reg' using encoding 'one-hot' in module 'cabac_se_prepare_coeff'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               TREE_IDLE |                       0001000000 |                             0000
           TREE_ROOT_CBF |                       0010000000 |                             0001
            TREE_SUB_CBF |                       0000010000 |                             1000
                 TREE_QP |                       0100000000 |                             1001
            TREE_COEFF_Y |                       0000100000 |                             0010
        TREE_COEFF_SUB_Y |                       0000000100 |                             0011
        TREE_COEFF_SUB_U |                       0000001000 |                             0101
        TREE_COEFF_SUB_V |                       1000000000 |                             0111
            TREE_COEFF_U |                       0000000001 |                             0100
            TREE_COEFF_V |                       0000000010 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tree_curr_state_r_reg' using encoding 'one-hot' in module 'cabac_se_prepare_tu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LCU_IDLE |                        000000001 |                             0100
                LCU_INIT |                        000000010 |                             0111
                CU_SPLIT |                        000000100 |                             0101
                CU_64x64 |                        010000000 |                             0000
                CU_32x32 |                        001000000 |                             0001
                  CU_8x8 |                        000001000 |                             0011
                CU_16x16 |                        000100000 |                             0010
                 LCU_END |                        000010000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lcu_curr_state_r_reg' using encoding 'one-hot' in module 'cabac_se_prepare'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S0_INIT |                               00 |                               00
            S1_FIFO_READ |                               01 |                               01
             S3_HEVC_ENC |                               10 |                               11
                S2_extif |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xk265_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:28 ; elapsed = 00:09:33 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : No reusable genomes found


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 103   
	   3 Input   32 Bit       Adders := 11    
	   5 Input   32 Bit       Adders := 96    
	   4 Input   32 Bit       Adders := 17    
	   2 Input   28 Bit       Adders := 65    
	   3 Input   28 Bit       Adders := 41    
	   4 Input   28 Bit       Adders := 24    
	   2 Input   27 Bit       Adders := 139   
	   4 Input   27 Bit       Adders := 4     
	   2 Input   26 Bit       Adders := 279   
	   4 Input   26 Bit       Adders := 16    
	   2 Input   25 Bit       Adders := 509   
	   3 Input   25 Bit       Adders := 96    
	   4 Input   25 Bit       Adders := 16    
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 5     
	   4 Input   23 Bit       Adders := 1     
	   4 Input   22 Bit       Adders := 5     
	   2 Input   21 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   4 Input   20 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 1     
	   4 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   4 Input   17 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 34    
	   3 Input   17 Bit       Adders := 14    
	   5 Input   16 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 105   
	   3 Input   16 Bit       Adders := 3     
	   4 Input   16 Bit       Adders := 1     
	   8 Input   15 Bit       Adders := 3     
	   4 Input   15 Bit       Adders := 6     
	   3 Input   15 Bit       Adders := 11    
	   2 Input   15 Bit       Adders := 24    
	   4 Input   14 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 8     
	   2 Input   14 Bit       Adders := 11    
	   6 Input   14 Bit       Adders := 8     
	   3 Input   13 Bit       Adders := 15    
	   2 Input   13 Bit       Adders := 9     
	   4 Input   13 Bit       Adders := 8     
	   3 Input   12 Bit       Adders := 51    
	   2 Input   12 Bit       Adders := 11    
	   4 Input   12 Bit       Adders := 1     
	   4 Input   11 Bit       Adders := 262   
	   8 Input   11 Bit       Adders := 18    
	   6 Input   11 Bit       Adders := 6     
	   3 Input   11 Bit       Adders := 10    
	   2 Input   11 Bit       Adders := 17    
	   5 Input   11 Bit       Adders := 8     
	   3 Input   10 Bit       Adders := 26    
	   2 Input   10 Bit       Adders := 95    
	  16 Input   10 Bit       Adders := 24    
	   5 Input   10 Bit       Adders := 4     
	   4 Input   10 Bit       Adders := 4     
	  32 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 56    
	   3 Input    9 Bit       Adders := 119   
	   4 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 65    
	   3 Input    8 Bit       Adders := 17    
	   5 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 55    
	   3 Input    7 Bit       Adders := 19    
	   4 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 98    
	   3 Input    6 Bit       Adders := 26    
	   2 Input    5 Bit       Adders := 95    
	   4 Input    5 Bit       Adders := 6     
	   3 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 49    
	   3 Input    4 Bit       Adders := 5     
	  16 Input    4 Bit       Adders := 24    
	   6 Input    4 Bit       Adders := 1     
	   5 Input    4 Bit       Adders := 1     
	   4 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 57    
	   3 Input    3 Bit       Adders := 18    
	   4 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 36    
	   2 Input    1 Bit       Adders := 7     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	              512 Bit    Registers := 12    
	              340 Bit    Registers := 3     
	              288 Bit    Registers := 1     
	              256 Bit    Registers := 24    
	              192 Bit    Registers := 1     
	              160 Bit    Registers := 3     
	              128 Bit    Registers := 110   
	              120 Bit    Registers := 2     
	               96 Bit    Registers := 18    
	               85 Bit    Registers := 6     
	               80 Bit    Registers := 1     
	               76 Bit    Registers := 8     
	               64 Bit    Registers := 95    
	               62 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	               44 Bit    Registers := 4     
	               42 Bit    Registers := 4     
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 6     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 43    
	               31 Bit    Registers := 32    
	               28 Bit    Registers := 156   
	               27 Bit    Registers := 104   
	               26 Bit    Registers := 155   
	               25 Bit    Registers := 545   
	               24 Bit    Registers := 42    
	               23 Bit    Registers := 8     
	               22 Bit    Registers := 68    
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 48    
	               18 Bit    Registers := 25    
	               16 Bit    Registers := 215   
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 34    
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 100   
	               11 Bit    Registers := 39    
	               10 Bit    Registers := 114   
	                9 Bit    Registers := 64    
	                8 Bit    Registers := 1038  
	                7 Bit    Registers := 222   
	                6 Bit    Registers := 319   
	                5 Bit    Registers := 121   
	                4 Bit    Registers := 80    
	                3 Bit    Registers := 65    
	                2 Bit    Registers := 107   
	                1 Bit    Registers := 704   
+---Multipliers : 
	              16x39  Multipliers := 1     
	               8x32  Multipliers := 196   
+---RAMs : 
	              64K Bit	(128 X 512 bit)          RAMs := 9     
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	              32K Bit	(256 X 128 bit)          RAMs := 12    
	              16K Bit	(256 X 64 bit)          RAMs := 20    
	              16K Bit	(64 X 256 bit)          RAMs := 8     
	              16K Bit	(512 X 32 bit)          RAMs := 2     
	              10K Bit	(512 X 20 bit)          RAMs := 2     
	               8K Bit	(128 X 64 bit)          RAMs := 40    
	               8K Bit	(256 X 32 bit)          RAMs := 2     
	               4K Bit	(32 X 128 bit)          RAMs := 2     
	               4K Bit	(64 X 64 bit)          RAMs := 12    
	               2K Bit	(32 X 64 bit)          RAMs := 4     
	               2K Bit	(64 X 32 bit)          RAMs := 1     
	               1K Bit	(64 X 23 bit)          RAMs := 3     
	             1024 Bit	(64 X 16 bit)          RAMs := 2     
	               1K Bit	(64 X 20 bit)          RAMs := 2     
	             1024 Bit	(128 X 8 bit)          RAMs := 2     
	              512 Bit	(64 X 8 bit)          RAMs := 4     
	              512 Bit	(32 X 16 bit)          RAMs := 32    
+---Muxes : 
	   4 Input 1536 Bit        Muxes := 1     
	   2 Input 1536 Bit        Muxes := 4     
	   2 Input  768 Bit        Muxes := 3     
	   4 Input  768 Bit        Muxes := 2     
	   2 Input  512 Bit        Muxes := 3     
	   6 Input  512 Bit        Muxes := 5     
	   4 Input  512 Bit        Muxes := 18    
	   3 Input  512 Bit        Muxes := 4     
	   4 Input  256 Bit        Muxes := 103   
	   2 Input  256 Bit        Muxes := 43    
	   6 Input  256 Bit        Muxes := 5     
	   3 Input  256 Bit        Muxes := 2     
	  64 Input  256 Bit        Muxes := 1     
	   8 Input  256 Bit        Muxes := 1     
	   2 Input  192 Bit        Muxes := 3     
	   2 Input  162 Bit        Muxes := 49    
	   3 Input  162 Bit        Muxes := 4     
	  11 Input  162 Bit        Muxes := 4     
	   2 Input  160 Bit        Muxes := 13    
	   8 Input  160 Bit        Muxes := 3     
	   4 Input  160 Bit        Muxes := 1     
	   2 Input  157 Bit        Muxes := 4     
	   2 Input  144 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 3175  
	   3 Input  128 Bit        Muxes := 3     
	   4 Input  128 Bit        Muxes := 102   
	   8 Input  128 Bit        Muxes := 4     
	   7 Input  128 Bit        Muxes := 3     
	  95 Input  120 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 9     
	   2 Input   64 Bit        Muxes := 3092  
	   4 Input   64 Bit        Muxes := 131   
	   3 Input   64 Bit        Muxes := 3     
	  66 Input   64 Bit        Muxes := 1     
	   4 Input   50 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 8     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 4     
	   7 Input   35 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 42    
	   8 Input   32 Bit        Muxes := 8     
	   7 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	  16 Input   31 Bit        Muxes := 32    
	   2 Input   31 Bit        Muxes := 64    
	   2 Input   28 Bit        Muxes := 698   
	   4 Input   28 Bit        Muxes := 112   
	  12 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 40    
	   2 Input   26 Bit        Muxes := 177   
	   2 Input   25 Bit        Muxes := 624   
	   2 Input   24 Bit        Muxes := 6     
	   4 Input   24 Bit        Muxes := 1     
	  16 Input   24 Bit        Muxes := 1     
	   4 Input   23 Bit        Muxes := 6     
	   8 Input   23 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 28    
	  10 Input   23 Bit        Muxes := 1     
	   3 Input   23 Bit        Muxes := 2     
	   5 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 5     
	  32 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 86    
	   4 Input   21 Bit        Muxes := 10    
	  18 Input   21 Bit        Muxes := 11    
	   6 Input   21 Bit        Muxes := 3     
	   3 Input   21 Bit        Muxes := 3     
	   8 Input   21 Bit        Muxes := 3     
	   5 Input   21 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 60    
	   4 Input   20 Bit        Muxes := 6     
	   3 Input   19 Bit        Muxes := 8     
	   2 Input   19 Bit        Muxes := 32    
	   3 Input   18 Bit        Muxes := 10    
	   2 Input   18 Bit        Muxes := 120   
	   7 Input   18 Bit        Muxes := 2     
	   4 Input   18 Bit        Muxes := 16    
	   4 Input   17 Bit        Muxes := 40    
	   2 Input   17 Bit        Muxes := 206   
	   4 Input   16 Bit        Muxes := 30    
	   2 Input   16 Bit        Muxes := 725   
	   8 Input   16 Bit        Muxes := 6     
	  10 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 13    
	  32 Input   16 Bit        Muxes := 2     
	   9 Input   16 Bit        Muxes := 12    
	  17 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 25    
	   5 Input   15 Bit        Muxes := 2     
	   6 Input   15 Bit        Muxes := 2     
	   4 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 3     
	   9 Input   14 Bit        Muxes := 3     
	   8 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   5 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 25    
	   9 Input   13 Bit        Muxes := 4     
	   8 Input   13 Bit        Muxes := 1     
	   4 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 86    
	  12 Input   12 Bit        Muxes := 1     
	   7 Input   12 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 7     
	   2 Input   10 Bit        Muxes := 155   
	   3 Input   10 Bit        Muxes := 2     
	  10 Input   10 Bit        Muxes := 3     
	  16 Input   10 Bit        Muxes := 1     
	  15 Input   10 Bit        Muxes := 1     
	  14 Input   10 Bit        Muxes := 1     
	  12 Input   10 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 2     
	   7 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 228   
	   4 Input    9 Bit        Muxes := 33    
	   9 Input    9 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 1     
	   8 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 10    
	 186 Input    9 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 34    
	   2 Input    8 Bit        Muxes := 1335  
	   9 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 730   
	   5 Input    8 Bit        Muxes := 128   
	   7 Input    8 Bit        Muxes := 29    
	   6 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 2     
	 186 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2798  
	   6 Input    7 Bit        Muxes := 15    
	   4 Input    7 Bit        Muxes := 19    
	  18 Input    7 Bit        Muxes := 3     
	  30 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 5     
	   4 Input    6 Bit        Muxes := 50    
	   2 Input    6 Bit        Muxes := 612   
	   9 Input    6 Bit        Muxes := 1     
	  10 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 4     
	   5 Input    6 Bit        Muxes := 3     
	  71 Input    6 Bit        Muxes := 2     
	  37 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 166   
	   4 Input    5 Bit        Muxes := 31    
	  11 Input    5 Bit        Muxes := 26    
	  12 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 2     
	  20 Input    5 Bit        Muxes := 1     
	  15 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 8     
	  86 Input    5 Bit        Muxes := 1     
	  32 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 240   
	   4 Input    4 Bit        Muxes := 46    
	   3 Input    4 Bit        Muxes := 18    
	   9 Input    4 Bit        Muxes := 9     
	   7 Input    4 Bit        Muxes := 17    
	  16 Input    4 Bit        Muxes := 35    
	   5 Input    4 Bit        Muxes := 9     
	  10 Input    4 Bit        Muxes := 9     
	   8 Input    4 Bit        Muxes := 4     
	   6 Input    4 Bit        Muxes := 2     
	  51 Input    4 Bit        Muxes := 4     
	  11 Input    4 Bit        Muxes := 4     
	  32 Input    4 Bit        Muxes := 3     
	  12 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 30    
	   2 Input    3 Bit        Muxes := 211   
	   4 Input    3 Bit        Muxes := 107   
	   3 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 49    
	   7 Input    3 Bit        Muxes := 22    
	  19 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 3     
	   9 Input    3 Bit        Muxes := 1     
	  18 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 3     
	  51 Input    3 Bit        Muxes := 4     
	  15 Input    3 Bit        Muxes := 8     
	  32 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 53    
	   6 Input    2 Bit        Muxes := 97    
	   2 Input    2 Bit        Muxes := 200   
	   8 Input    2 Bit        Muxes := 33    
	   3 Input    2 Bit        Muxes := 10    
	   9 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 5     
	  18 Input    2 Bit        Muxes := 2     
	  12 Input    2 Bit        Muxes := 1     
	  22 Input    2 Bit        Muxes := 1     
	  51 Input    2 Bit        Muxes := 2     
	  32 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3790  
	   7 Input    1 Bit        Muxes := 18    
	   8 Input    1 Bit        Muxes := 54    
	   3 Input    1 Bit        Muxes := 38    
	   4 Input    1 Bit        Muxes := 235   
	   6 Input    1 Bit        Muxes := 23    
	  16 Input    1 Bit        Muxes := 72    
	   9 Input    1 Bit        Muxes := 52    
	   5 Input    1 Bit        Muxes := 79    
	  94 Input    1 Bit        Muxes := 12    
	  11 Input    1 Bit        Muxes := 21    
	  64 Input    1 Bit        Muxes := 66    
	  17 Input    1 Bit        Muxes := 30    
	  38 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 4     
	  10 Input    1 Bit        Muxes := 9     
	  12 Input    1 Bit        Muxes := 10    
	  35 Input    1 Bit        Muxes := 64    
	  19 Input    1 Bit        Muxes := 2     
	  20 Input    1 Bit        Muxes := 1     
	  51 Input    1 Bit        Muxes := 48    
	  32 Input    1 Bit        Muxes := 27    
	  34 Input    1 Bit        Muxes := 32    
	  33 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP w_m_7, operation Mode is: A*B.
DSP Report: operator w_m_7 is absorbed into DSP w_m_7.
DSP Report: Generating DSP w_m_6, operation Mode is: A*B.
DSP Report: operator w_m_6 is absorbed into DSP w_m_6.
DSP Report: Generating DSP w_m_5, operation Mode is: A*B.
DSP Report: operator w_m_5 is absorbed into DSP w_m_5.
DSP Report: Generating DSP w_m_4, operation Mode is: A*B.
DSP Report: operator w_m_4 is absorbed into DSP w_m_4.
DSP Report: Generating DSP w_m_3, operation Mode is: A*B.
DSP Report: operator w_m_3 is absorbed into DSP w_m_3.
DSP Report: Generating DSP w_m_2, operation Mode is: A*B.
DSP Report: operator w_m_2 is absorbed into DSP w_m_2.
DSP Report: Generating DSP w_m_1, operation Mode is: A*B.
DSP Report: operator w_m_1 is absorbed into DSP w_m_1.
DSP Report: Generating DSP w_m_0, operation Mode is: A*B.
DSP Report: operator w_m_0 is absorbed into DSP w_m_0.
DSP Report: Generating DSP w_m_19, operation Mode is: A*B.
DSP Report: operator w_m_19 is absorbed into DSP w_m_19.
DSP Report: Generating DSP w_m_15, operation Mode is: A*B.
DSP Report: operator w_m_15 is absorbed into DSP w_m_15.
DSP Report: Generating DSP w_m_14, operation Mode is: A*B.
DSP Report: operator w_m_14 is absorbed into DSP w_m_14.
DSP Report: Generating DSP w_m_12, operation Mode is: A*B.
DSP Report: operator w_m_12 is absorbed into DSP w_m_12.
DSP Report: Generating DSP w_m_8, operation Mode is: A*B.
DSP Report: operator w_m_8 is absorbed into DSP w_m_8.
DSP Report: Generating DSP w_m_29, operation Mode is: A*B.
DSP Report: operator w_m_29 is absorbed into DSP w_m_29.
DSP Report: Generating DSP w_m_31, operation Mode is: A*B.
DSP Report: operator w_m_31 is absorbed into DSP w_m_31.
DSP Report: Generating DSP p_1_out, operation Mode is: (D+A)*(B:0x780).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
WARNING: [Synth 8-3917] design xk265_top has port adv_rst_o driven by constant 1
WARNING: [Synth 8-3917] design xk265_top has port adv_pen_o driven by constant 1
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ref_luma_ime00/wrap/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ref_luma_ime01/wrap/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ref_luma_ime02/wrap/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ref_luma_ime03/wrap/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ref_luma_fme01/wrap/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ref_luma_fme04/wrap/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ref_luma_fme03/wrap/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ref_luma_fme02/wrap/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ref_luma_fme00/wrap/mem_array_reg to conserve power
INFO: [Synth 8-5544] ROM "buf_pre_0/a_wen" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-4652] Swapped enable and write-enable on 64 RAM instances of RAM genblk1[1].mem_array_reg to conserve power
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Common 17-14] Message 'Synth 8-7082' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 64 RAM instances of RAM genblk1[1].mem_array_reg to conserve power
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-4652] Swapped enable and write-enable on 64 RAM instances of RAM genblk1[1].mem_array_reg to conserve power
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-4652] Swapped enable and write-enable on 64 RAM instances of RAM genblk1[1].mem_array_reg to conserve power
INFO: [Synth 8-5544] ROM "u_wrapper/extif_mode_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design fetch_top__GCB0 has port db_store_en_o[0] driven by constant 1
WARNING: [Synth 8-3917] design fetch_top__GCB0 has port extif_mode_o[4] driven by constant 0
WARNING: [Synth 8-3917] design fetch_top__GCB0 has port extif_width_o[5] driven by constant 0
WARNING: [Synth 8-3917] design fetch_top__GCB0 has port extif_width_o[4] driven by constant 0
WARNING: [Synth 8-3917] design fetch_top__GCB0 has port extif_width_o[3] driven by constant 0
WARNING: [Synth 8-3917] design fetch_top__GCB0 has port extif_width_o[2] driven by constant 0
WARNING: [Synth 8-3917] design fetch_top__GCB0 has port extif_width_o[1] driven by constant 0
WARNING: [Synth 8-3917] design fetch_top__GCB0 has port extif_width_o[0] driven by constant 0
WARNING: [Synth 8-3917] design fetch_top__GCB0 has port extif_height_o[5] driven by constant 0
WARNING: [Synth 8-3917] design fetch_top__GCB0 has port extif_height_o[4] driven by constant 0
WARNING: [Synth 8-3917] design fetch_top__GCB0 has port extif_height_o[1] driven by constant 0
WARNING: [Synth 8-3917] design fetch_top__GCB0 has port extif_height_o[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_y_s_r1_reg[0]' (FDCE) to 'u_wrapper/luma_ref_y_s_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/store_db_chroma_x_r_reg[7]' (FDCE) to 'u_wrapper/luma_ref_y_s_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/store_db_chroma_x_r_reg[6]' (FDCE) to 'u_wrapper/luma_ref_y_s_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_y_s_r1_reg[1]' (FDCE) to 'u_wrapper/luma_ref_y_s_r1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_y_s_r1_reg[2]' (FDCE) to 'u_wrapper/luma_ref_y_s_r1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_y_s_r1_reg[3]' (FDCE) to 'u_wrapper/luma_ref_y_s_r1_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_y_s_r1_reg[4]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_x_s_r1_reg[0]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_x_s_r1_reg[1]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_x_s_r1_reg[2]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_x_s_r1_reg[3]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_x_s_r1_reg[4]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_wrapper/luma_ref_x_s_r1_reg[5] )
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_y_s_r2_reg[0]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_y_s_r2_reg[1]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_y_s_r2_reg[2]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_y_s_r2_reg[3]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_y_s_r2_reg[4]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_x_s_r2_reg[0]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_x_s_r2_reg[1]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_x_s_r2_reg[2]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_x_s_r2_reg[3]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_x_s_r2_reg[4]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_wrapper/luma_ref_x_s_r2_reg[5]' (FDCE) to 'u_wrapper/luma_ref_x_s_r1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_wrapper/cur_fetch_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_wrapper/luma_ref_x_s_r1_reg[5] )
INFO: [Synth 8-5544] ROM "pu_delta_w" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'idx_4x4_x_d0_r_reg[0]' (FDC) to 'position_d0_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'idx_4x4_x_d0_r_reg[1]' (FDC) to 'position_d0_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'idx_4x4_x_d0_r_reg[2]' (FDC) to 'position_d0_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'idx_4x4_x_d0_r_reg[3]' (FDC) to 'position_d0_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'idx_4x4_x_d1_r_reg[0]' (FDC) to 'position_d1_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'idx_4x4_x_d1_r_reg[1]' (FDC) to 'position_d1_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'idx_4x4_x_d1_r_reg[2]' (FDC) to 'position_d1_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'idx_4x4_x_d1_r_reg[3]' (FDC) to 'position_d1_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'position_d0_r_reg[1]' (FDC) to 'idx_4x4_y_d0_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'position_d0_r_reg[5]' (FDC) to 'idx_4x4_y_d0_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'position_d0_r_reg[3]' (FDC) to 'idx_4x4_y_d0_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'position_d0_r_reg[7]' (FDC) to 'idx_4x4_y_d0_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'position_d1_r_reg[1]' (FDC) to 'idx_4x4_y_d1_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'position_d1_r_reg[3]' (FDC) to 'idx_4x4_y_d1_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'position_d1_r_reg[5]' (FDC) to 'idx_4x4_y_d1_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'position_d1_r_reg[7]' (FDC) to 'idx_4x4_y_d1_r_reg[3]'
INFO: [Synth 8-5546] ROM "ref_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ref_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ref_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fact1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fact3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fact3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_idx_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_idx_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_idx_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ifact1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ifact3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ifact3_reg[0] )
INFO: [Synth 8-5587] ROM size for "pred_angle" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "pred_angle" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ref_0_0" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP planar_00_w5, operation Mode is: A*B.
DSP Report: operator planar_00_w5 is absorbed into DSP planar_00_w5.
DSP Report: Generating DSP planar_00_w1, operation Mode is: C+A*B.
DSP Report: operator planar_00_w1 is absorbed into DSP planar_00_w1.
DSP Report: operator planar_00_w5 is absorbed into DSP planar_00_w1.
DSP Report: Generating DSP planar_00_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_00_w1 is absorbed into DSP planar_00_w1.
DSP Report: Generating DSP planar_00_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_00_w1 is absorbed into DSP planar_00_w1.
DSP Report: Generating DSP planar_00_w5, operation Mode is: A*B.
DSP Report: operator planar_00_w5 is absorbed into DSP planar_00_w5.
DSP Report: Generating DSP planar_00_w1, operation Mode is: C+A*B.
DSP Report: operator planar_00_w1 is absorbed into DSP planar_00_w1.
DSP Report: operator planar_00_w5 is absorbed into DSP planar_00_w1.
DSP Report: Generating DSP planar_00_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_00_w1 is absorbed into DSP planar_00_w1.
DSP Report: Generating DSP planar_00_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_00_w1 is absorbed into DSP planar_00_w1.
DSP Report: Generating DSP planar_01_w5, operation Mode is: A*B.
DSP Report: operator planar_01_w5 is absorbed into DSP planar_01_w5.
DSP Report: Generating DSP planar_01_w1, operation Mode is: C+A*B.
DSP Report: operator planar_01_w1 is absorbed into DSP planar_01_w1.
DSP Report: operator planar_01_w5 is absorbed into DSP planar_01_w1.
DSP Report: Generating DSP planar_01_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_01_w1 is absorbed into DSP planar_01_w1.
DSP Report: Generating DSP planar_01_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_01_w1 is absorbed into DSP planar_01_w1.
DSP Report: Generating DSP planar_01_w5, operation Mode is: A*B.
DSP Report: operator planar_01_w5 is absorbed into DSP planar_01_w5.
DSP Report: Generating DSP planar_01_w1, operation Mode is: C+A*B.
DSP Report: operator planar_01_w1 is absorbed into DSP planar_01_w1.
DSP Report: operator planar_01_w5 is absorbed into DSP planar_01_w1.
DSP Report: Generating DSP planar_01_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_01_w1 is absorbed into DSP planar_01_w1.
DSP Report: Generating DSP planar_01_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_01_w1 is absorbed into DSP planar_01_w1.
DSP Report: Generating DSP planar_02_w5, operation Mode is: A*B.
DSP Report: operator planar_02_w5 is absorbed into DSP planar_02_w5.
DSP Report: Generating DSP planar_02_w1, operation Mode is: C+A*B.
DSP Report: operator planar_02_w1 is absorbed into DSP planar_02_w1.
DSP Report: operator planar_02_w5 is absorbed into DSP planar_02_w1.
DSP Report: Generating DSP planar_02_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_02_w1 is absorbed into DSP planar_02_w1.
DSP Report: Generating DSP planar_02_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_02_w1 is absorbed into DSP planar_02_w1.
DSP Report: Generating DSP planar_02_w5, operation Mode is: A*B.
DSP Report: operator planar_02_w5 is absorbed into DSP planar_02_w5.
DSP Report: Generating DSP planar_02_w1, operation Mode is: C+A*B.
DSP Report: operator planar_02_w1 is absorbed into DSP planar_02_w1.
DSP Report: operator planar_02_w5 is absorbed into DSP planar_02_w1.
DSP Report: Generating DSP planar_02_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_02_w1 is absorbed into DSP planar_02_w1.
DSP Report: Generating DSP planar_02_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_02_w1 is absorbed into DSP planar_02_w1.
DSP Report: Generating DSP planar_03_w5, operation Mode is: A*B.
DSP Report: operator planar_03_w5 is absorbed into DSP planar_03_w5.
DSP Report: Generating DSP planar_03_w1, operation Mode is: C+A*B.
DSP Report: operator planar_03_w1 is absorbed into DSP planar_03_w1.
DSP Report: operator planar_03_w5 is absorbed into DSP planar_03_w1.
DSP Report: Generating DSP planar_03_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_03_w1 is absorbed into DSP planar_03_w1.
DSP Report: Generating DSP planar_03_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_03_w1 is absorbed into DSP planar_03_w1.
DSP Report: Generating DSP planar_03_w5, operation Mode is: A*B.
DSP Report: operator planar_03_w5 is absorbed into DSP planar_03_w5.
DSP Report: Generating DSP planar_03_w1, operation Mode is: C+A*B.
DSP Report: operator planar_03_w1 is absorbed into DSP planar_03_w1.
DSP Report: operator planar_03_w5 is absorbed into DSP planar_03_w1.
DSP Report: Generating DSP planar_03_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_03_w1 is absorbed into DSP planar_03_w1.
DSP Report: Generating DSP planar_03_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_03_w1 is absorbed into DSP planar_03_w1.
DSP Report: Generating DSP planar_10_w5, operation Mode is: A*B.
DSP Report: operator planar_10_w5 is absorbed into DSP planar_10_w5.
DSP Report: Generating DSP planar_10_w1, operation Mode is: C+A*B.
DSP Report: operator planar_10_w1 is absorbed into DSP planar_10_w1.
DSP Report: operator planar_10_w5 is absorbed into DSP planar_10_w1.
DSP Report: Generating DSP planar_10_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_10_w1 is absorbed into DSP planar_10_w1.
DSP Report: Generating DSP planar_10_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_10_w1 is absorbed into DSP planar_10_w1.
DSP Report: Generating DSP planar_10_w5, operation Mode is: A*B.
DSP Report: operator planar_10_w5 is absorbed into DSP planar_10_w5.
DSP Report: Generating DSP planar_10_w1, operation Mode is: C+A*B.
DSP Report: operator planar_10_w1 is absorbed into DSP planar_10_w1.
DSP Report: operator planar_10_w5 is absorbed into DSP planar_10_w1.
DSP Report: Generating DSP planar_10_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_10_w1 is absorbed into DSP planar_10_w1.
DSP Report: Generating DSP planar_10_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_10_w1 is absorbed into DSP planar_10_w1.
DSP Report: Generating DSP planar_11_w5, operation Mode is: A*B.
DSP Report: operator planar_11_w5 is absorbed into DSP planar_11_w5.
DSP Report: Generating DSP planar_11_w1, operation Mode is: C+A*B.
DSP Report: operator planar_11_w1 is absorbed into DSP planar_11_w1.
DSP Report: operator planar_11_w5 is absorbed into DSP planar_11_w1.
DSP Report: Generating DSP planar_11_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_11_w1 is absorbed into DSP planar_11_w1.
DSP Report: Generating DSP planar_11_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_11_w1 is absorbed into DSP planar_11_w1.
DSP Report: Generating DSP planar_11_w5, operation Mode is: A*B.
DSP Report: operator planar_11_w5 is absorbed into DSP planar_11_w5.
DSP Report: Generating DSP planar_11_w1, operation Mode is: C+A*B.
DSP Report: operator planar_11_w1 is absorbed into DSP planar_11_w1.
DSP Report: operator planar_11_w5 is absorbed into DSP planar_11_w1.
DSP Report: Generating DSP planar_11_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_11_w1 is absorbed into DSP planar_11_w1.
DSP Report: Generating DSP planar_11_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_11_w1 is absorbed into DSP planar_11_w1.
DSP Report: Generating DSP planar_12_w5, operation Mode is: A*B.
DSP Report: operator planar_12_w5 is absorbed into DSP planar_12_w5.
DSP Report: Generating DSP planar_12_w1, operation Mode is: C+A*B.
DSP Report: operator planar_12_w1 is absorbed into DSP planar_12_w1.
DSP Report: operator planar_12_w5 is absorbed into DSP planar_12_w1.
DSP Report: Generating DSP planar_12_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_12_w1 is absorbed into DSP planar_12_w1.
DSP Report: Generating DSP planar_12_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_12_w1 is absorbed into DSP planar_12_w1.
DSP Report: Generating DSP planar_12_w5, operation Mode is: A*B.
DSP Report: operator planar_12_w5 is absorbed into DSP planar_12_w5.
DSP Report: Generating DSP planar_12_w1, operation Mode is: C+A*B.
DSP Report: operator planar_12_w1 is absorbed into DSP planar_12_w1.
DSP Report: operator planar_12_w5 is absorbed into DSP planar_12_w1.
DSP Report: Generating DSP planar_12_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_12_w1 is absorbed into DSP planar_12_w1.
DSP Report: Generating DSP planar_12_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_12_w1 is absorbed into DSP planar_12_w1.
DSP Report: Generating DSP planar_13_w5, operation Mode is: A*B.
DSP Report: operator planar_13_w5 is absorbed into DSP planar_13_w5.
DSP Report: Generating DSP planar_13_w1, operation Mode is: C+A*B.
DSP Report: operator planar_13_w1 is absorbed into DSP planar_13_w1.
DSP Report: operator planar_13_w5 is absorbed into DSP planar_13_w1.
DSP Report: Generating DSP planar_13_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_13_w1 is absorbed into DSP planar_13_w1.
DSP Report: Generating DSP planar_13_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_13_w1 is absorbed into DSP planar_13_w1.
DSP Report: Generating DSP planar_13_w5, operation Mode is: A*B.
DSP Report: operator planar_13_w5 is absorbed into DSP planar_13_w5.
DSP Report: Generating DSP planar_13_w1, operation Mode is: C+A*B.
DSP Report: operator planar_13_w1 is absorbed into DSP planar_13_w1.
DSP Report: operator planar_13_w5 is absorbed into DSP planar_13_w1.
DSP Report: Generating DSP planar_13_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_13_w1 is absorbed into DSP planar_13_w1.
DSP Report: Generating DSP planar_13_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_13_w1 is absorbed into DSP planar_13_w1.
DSP Report: Generating DSP planar_20_w5, operation Mode is: A*B.
DSP Report: operator planar_20_w5 is absorbed into DSP planar_20_w5.
DSP Report: Generating DSP planar_20_w1, operation Mode is: C+A*B.
DSP Report: operator planar_20_w1 is absorbed into DSP planar_20_w1.
DSP Report: operator planar_20_w5 is absorbed into DSP planar_20_w1.
DSP Report: Generating DSP planar_20_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_20_w1 is absorbed into DSP planar_20_w1.
DSP Report: Generating DSP planar_20_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_20_w1 is absorbed into DSP planar_20_w1.
DSP Report: Generating DSP planar_20_w5, operation Mode is: A*B.
DSP Report: operator planar_20_w5 is absorbed into DSP planar_20_w5.
DSP Report: Generating DSP planar_20_w1, operation Mode is: C+A*B.
DSP Report: operator planar_20_w1 is absorbed into DSP planar_20_w1.
DSP Report: operator planar_20_w5 is absorbed into DSP planar_20_w1.
DSP Report: Generating DSP planar_20_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_20_w1 is absorbed into DSP planar_20_w1.
DSP Report: Generating DSP planar_20_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_20_w1 is absorbed into DSP planar_20_w1.
DSP Report: Generating DSP planar_21_w5, operation Mode is: A*B.
DSP Report: operator planar_21_w5 is absorbed into DSP planar_21_w5.
DSP Report: Generating DSP planar_21_w1, operation Mode is: C+A*B.
DSP Report: operator planar_21_w1 is absorbed into DSP planar_21_w1.
DSP Report: operator planar_21_w5 is absorbed into DSP planar_21_w1.
DSP Report: Generating DSP planar_21_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_21_w1 is absorbed into DSP planar_21_w1.
DSP Report: Generating DSP planar_21_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_21_w1 is absorbed into DSP planar_21_w1.
DSP Report: Generating DSP planar_21_w5, operation Mode is: A*B.
DSP Report: operator planar_21_w5 is absorbed into DSP planar_21_w5.
DSP Report: Generating DSP planar_21_w1, operation Mode is: C+A*B.
DSP Report: operator planar_21_w1 is absorbed into DSP planar_21_w1.
DSP Report: operator planar_21_w5 is absorbed into DSP planar_21_w1.
DSP Report: Generating DSP planar_21_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_21_w1 is absorbed into DSP planar_21_w1.
DSP Report: Generating DSP planar_21_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_21_w1 is absorbed into DSP planar_21_w1.
DSP Report: Generating DSP planar_22_w5, operation Mode is: A*B.
DSP Report: operator planar_22_w5 is absorbed into DSP planar_22_w5.
DSP Report: Generating DSP planar_22_w1, operation Mode is: C+A*B.
DSP Report: operator planar_22_w1 is absorbed into DSP planar_22_w1.
DSP Report: operator planar_22_w5 is absorbed into DSP planar_22_w1.
DSP Report: Generating DSP planar_22_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_22_w1 is absorbed into DSP planar_22_w1.
DSP Report: Generating DSP planar_22_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_22_w1 is absorbed into DSP planar_22_w1.
DSP Report: Generating DSP planar_22_w5, operation Mode is: A*B.
DSP Report: operator planar_22_w5 is absorbed into DSP planar_22_w5.
DSP Report: Generating DSP planar_22_w1, operation Mode is: C+A*B.
DSP Report: operator planar_22_w1 is absorbed into DSP planar_22_w1.
DSP Report: operator planar_22_w5 is absorbed into DSP planar_22_w1.
DSP Report: Generating DSP planar_22_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_22_w1 is absorbed into DSP planar_22_w1.
DSP Report: Generating DSP planar_22_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_22_w1 is absorbed into DSP planar_22_w1.
DSP Report: Generating DSP planar_23_w5, operation Mode is: A*B.
DSP Report: operator planar_23_w5 is absorbed into DSP planar_23_w5.
DSP Report: Generating DSP planar_23_w1, operation Mode is: C+A*B.
DSP Report: operator planar_23_w1 is absorbed into DSP planar_23_w1.
DSP Report: operator planar_23_w5 is absorbed into DSP planar_23_w1.
DSP Report: Generating DSP planar_23_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_23_w1 is absorbed into DSP planar_23_w1.
DSP Report: Generating DSP planar_23_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_23_w1 is absorbed into DSP planar_23_w1.
DSP Report: Generating DSP planar_23_w5, operation Mode is: A*B.
DSP Report: operator planar_23_w5 is absorbed into DSP planar_23_w5.
DSP Report: Generating DSP planar_23_w1, operation Mode is: C+A*B.
DSP Report: operator planar_23_w1 is absorbed into DSP planar_23_w1.
DSP Report: operator planar_23_w5 is absorbed into DSP planar_23_w1.
DSP Report: Generating DSP planar_23_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_23_w1 is absorbed into DSP planar_23_w1.
DSP Report: Generating DSP planar_23_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_23_w1 is absorbed into DSP planar_23_w1.
DSP Report: Generating DSP planar_30_w5, operation Mode is: A*B.
DSP Report: operator planar_30_w5 is absorbed into DSP planar_30_w5.
DSP Report: Generating DSP planar_30_w1, operation Mode is: C+A*B.
DSP Report: operator planar_30_w1 is absorbed into DSP planar_30_w1.
DSP Report: operator planar_30_w5 is absorbed into DSP planar_30_w1.
DSP Report: Generating DSP planar_30_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_30_w1 is absorbed into DSP planar_30_w1.
DSP Report: Generating DSP planar_30_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_30_w1 is absorbed into DSP planar_30_w1.
DSP Report: Generating DSP planar_30_w5, operation Mode is: A*B.
DSP Report: operator planar_30_w5 is absorbed into DSP planar_30_w5.
DSP Report: Generating DSP planar_30_w1, operation Mode is: C+A*B.
DSP Report: operator planar_30_w1 is absorbed into DSP planar_30_w1.
DSP Report: operator planar_30_w5 is absorbed into DSP planar_30_w1.
DSP Report: Generating DSP planar_30_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_30_w1 is absorbed into DSP planar_30_w1.
DSP Report: Generating DSP planar_30_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_30_w1 is absorbed into DSP planar_30_w1.
DSP Report: Generating DSP planar_31_w5, operation Mode is: A*B.
DSP Report: operator planar_31_w5 is absorbed into DSP planar_31_w5.
DSP Report: Generating DSP planar_31_w1, operation Mode is: C+A*B.
DSP Report: operator planar_31_w1 is absorbed into DSP planar_31_w1.
DSP Report: operator planar_31_w5 is absorbed into DSP planar_31_w1.
DSP Report: Generating DSP planar_31_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_31_w1 is absorbed into DSP planar_31_w1.
DSP Report: Generating DSP planar_31_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_31_w1 is absorbed into DSP planar_31_w1.
DSP Report: Generating DSP planar_31_w5, operation Mode is: A*B.
DSP Report: operator planar_31_w5 is absorbed into DSP planar_31_w5.
DSP Report: Generating DSP planar_31_w1, operation Mode is: C+A*B.
DSP Report: operator planar_31_w1 is absorbed into DSP planar_31_w1.
DSP Report: operator planar_31_w5 is absorbed into DSP planar_31_w1.
DSP Report: Generating DSP planar_31_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_31_w1 is absorbed into DSP planar_31_w1.
DSP Report: Generating DSP planar_31_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_31_w1 is absorbed into DSP planar_31_w1.
DSP Report: Generating DSP planar_32_w5, operation Mode is: A*B.
DSP Report: operator planar_32_w5 is absorbed into DSP planar_32_w5.
DSP Report: Generating DSP planar_32_w1, operation Mode is: C+A*B.
DSP Report: operator planar_32_w1 is absorbed into DSP planar_32_w1.
DSP Report: operator planar_32_w5 is absorbed into DSP planar_32_w1.
DSP Report: Generating DSP planar_32_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_32_w1 is absorbed into DSP planar_32_w1.
DSP Report: Generating DSP planar_32_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_32_w1 is absorbed into DSP planar_32_w1.
DSP Report: Generating DSP planar_32_w5, operation Mode is: A*B.
DSP Report: operator planar_32_w5 is absorbed into DSP planar_32_w5.
DSP Report: Generating DSP planar_32_w1, operation Mode is: C+A*B.
DSP Report: operator planar_32_w1 is absorbed into DSP planar_32_w1.
DSP Report: operator planar_32_w5 is absorbed into DSP planar_32_w1.
DSP Report: Generating DSP planar_32_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_32_w1 is absorbed into DSP planar_32_w1.
DSP Report: Generating DSP planar_32_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_32_w1 is absorbed into DSP planar_32_w1.
DSP Report: Generating DSP planar_33_w5, operation Mode is: A*B.
DSP Report: operator planar_33_w5 is absorbed into DSP planar_33_w5.
DSP Report: Generating DSP planar_33_w1, operation Mode is: C+A*B.
DSP Report: operator planar_33_w1 is absorbed into DSP planar_33_w1.
DSP Report: operator planar_33_w5 is absorbed into DSP planar_33_w1.
DSP Report: Generating DSP planar_33_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x10).
DSP Report: operator planar_33_w1 is absorbed into DSP planar_33_w1.
DSP Report: Generating DSP planar_33_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_33_w1 is absorbed into DSP planar_33_w1.
DSP Report: Generating DSP planar_33_w5, operation Mode is: A*B.
DSP Report: operator planar_33_w5 is absorbed into DSP planar_33_w5.
DSP Report: Generating DSP planar_33_w1, operation Mode is: C+A*B.
DSP Report: operator planar_33_w1 is absorbed into DSP planar_33_w1.
DSP Report: operator planar_33_w5 is absorbed into DSP planar_33_w1.
DSP Report: Generating DSP planar_33_w1, operation Mode is: PCIN+(A:0x0):B+(C:0x8).
DSP Report: operator planar_33_w1 is absorbed into DSP planar_33_w1.
DSP Report: Generating DSP planar_33_w1, operation Mode is: PCIN+(A:0x0):B.
DSP Report: operator planar_33_w1 is absorbed into DSP planar_33_w1.
INFO: [Synth 8-5587] ROM size for "lambda" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "lambda" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "prt_of_16_0_0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_0_1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_1_0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_1_1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_0_2_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_0_3_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_1_2_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_1_3_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_2_0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_2_1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_3_0_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_3_1_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_2_2_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_2_3_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_3_2_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prt_of_16_3_3_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "prt_of_08_0_0_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_0_1_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_1_0_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_1_1_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_0_2_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_0_3_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_1_2_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_1_3_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_2_0_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_2_1_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_3_0_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_3_1_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_2_2_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_2_3_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_3_2_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_3_3_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_0_4_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_0_5_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_1_4_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_1_5_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_0_6_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_0_7_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_1_6_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_1_7_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_2_4_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_2_5_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_3_4_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_3_5_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_2_6_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_2_7_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_3_6_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_3_7_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_4_0_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_4_1_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_5_0_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_5_1_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_4_2_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_4_3_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_5_2_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_5_3_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_6_0_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_6_1_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_7_0_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_7_1_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_6_2_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_6_3_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_7_2_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_7_3_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_4_4_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_4_5_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_5_4_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_5_5_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_4_6_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_4_7_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_5_6_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_5_7_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_6_4_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_6_5_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_7_4_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_7_5_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_6_6_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_6_7_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_7_6_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prt_of_08_7_7_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'posi_satd_cost/dat_sum_0_4_7_r_reg[19]' (FDCE) to 'posi_satd_cost/dat_sum_1_4_7_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'posi_satd_cost/dat_sum_1_0_3_r_reg[19]' (FDCE) to 'posi_satd_cost/dat_sum_1_4_7_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'posi_satd_cost/dat_sum_0_0_3_r_reg[19]' (FDCE) to 'posi_satd_cost/dat_sum_1_4_7_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'posi_satd_cost/dat_sum_1_4_7_r_reg[19]' (FDCE) to 'posi_satd_cost/dat_sum_1_4_7_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'posi_satd_cost/dat_sum_1_4_7_r_reg[17]' (FDCE) to 'posi_satd_cost/dat_sum_1_4_7_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'posi_satd_cost/dat_sum_0_4_7_r_reg[17]' (FDCE) to 'posi_satd_cost/dat_sum_1_4_7_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'posi_satd_cost/dat_sum_0_0_3_r_reg[17]' (FDCE) to 'posi_satd_cost/dat_sum_1_4_7_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'posi_satd_cost/dat_sum_1_0_3_r_reg[17]' (FDCE) to 'posi_satd_cost/dat_sum_1_4_7_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'posi_satd_cost/dat_sum_0_4_7_r_reg[18]' (FDCE) to 'posi_satd_cost/dat_sum_1_4_7_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'posi_satd_cost/dat_sum_1_0_3_r_reg[18]' (FDCE) to 'posi_satd_cost/dat_sum_1_4_7_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'posi_satd_cost/dat_sum_0_0_3_r_reg[18]' (FDCE) to 'posi_satd_cost/dat_sum_1_4_7_r_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (posi_satd_cost/\dat_sum_1_4_7_r_reg[18] )
INFO: [Synth 8-3886] merging instance 'posi_transfer/col_wr_dat_o_reg[0]' (FDCE) to 'posi_transfer/fra_wr_dat_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'posi_transfer/col_wr_dat_o_reg[1]' (FDCE) to 'posi_transfer/fra_wr_dat_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'posi_transfer/col_wr_dat_o_reg[2]' (FDCE) to 'posi_transfer/fra_wr_dat_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'posi_transfer/col_wr_dat_o_reg[3]' (FDCE) to 'posi_transfer/fra_wr_dat_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'posi_transfer/col_wr_dat_o_reg[4]' (FDCE) to 'posi_transfer/fra_wr_dat_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'posi_transfer/col_wr_dat_o_reg[5]' (FDCE) to 'posi_transfer/fra_wr_dat_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'posi_transfer/col_wr_dat_o_reg[6]' (FDCE) to 'posi_transfer/fra_wr_dat_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'posi_transfer/col_wr_dat_o_reg[7]' (FDCE) to 'posi_transfer/fra_wr_dat_o_reg[7]'
INFO: [Synth 8-5544] ROM "pu_delta_w" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_intra_ctrl/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u6_level1_cal/\o_data_r8_70_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u4_level1_cal/\o_data_r4_50_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u5_level1_cal/\o_data_r4_18_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u5_level1_cal/\o_data_a4_64_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u4_level1_cal/\o_data_a4_64_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u7_level1_cal/\o_data_r4_18_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u6_level1_cal/\o_data_a4_64_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u6_level1_cal/\o_data_r4_50_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u7_level1_cal/\o_data_a4_36_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u4_level1_cal/\o_data_r8_70_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u5_level1_cal/\o_data_r8_80_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u7_level1_cal/\o_data_r8_90_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0_level1_cal/\o_data_r4_50_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_level1_cal/\o_data_r4_18_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_level1_cal/\o_data_a4_64_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0_level1_cal/\o_data_a4_64_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_level1_cal/\o_data_r8_80_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3_level1_cal/\o_data_r4_18_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2_level1_cal/\o_data_a4_64_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2_level1_cal/\o_data_r4_50_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3_level1_cal/\o_data_a4_36_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0_level1_cal/\o_data_r8_70_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2_level1_cal/\o_data_r8_70_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3_level1_cal/\o_data_r8_70_reg[0] )
INFO: [Synth 8-3886] merging instance 're_level2_int/u0_re_level2_cal/o_data_a4_36_reg[0]' (FDCE) to 're_level2_int/u0_re_level2_cal/o_data_a4_36_reg[1]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u3_re_level2_cal/o_data_r4_18_reg[0]' (FDCE) to 're_level2_int/u2_re_level2_cal/o_data_r4_18_reg[0]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u0_re_level2_cal/o_data_a4_36_reg[1]' (FDCE) to 're_level2_int/u0_re_level2_cal/o_data_a4_64_reg[5]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u3_re_level2_cal/o_data_r4_18_reg[1]' (FDCE) to 're_level2_int/u3_re_level2_cal/o_data_r4_89_reg[0]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u0_re_level2_cal/o_data_a4_36_reg[2]' (FDCE) to 're_level2_int/u0_re_level2_cal/o_data_a4_64_reg[6]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u3_re_level2_cal/o_data_r4_18_reg[2]' (FDCE) to 're_level2_int/u3_re_level2_cal/o_data_r4_89_reg[1]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u0_re_level2_cal/o_data_a4_36_reg[3]' (FDCE) to 're_level2_int/u0_re_level2_cal/o_data_a4_64_reg[7]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u3_re_level2_cal/o_data_r4_18_reg[3]' (FDCE) to 're_level2_int/u3_re_level2_cal/o_data_r4_89_reg[2]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u0_re_level2_cal/o_data_a4_36_reg[23]' (FDCE) to 're_level2_int/u0_re_level2_cal/o_data_a4_64_reg[24]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u3_re_level2_cal/o_data_r4_18_reg[23]' (FDCE) to 're_level2_int/u3_re_level2_cal/o_data_r4_18_reg[24]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u0_re_level2_cal/o_data_a4_36_reg[24]' (FDCE) to 're_level2_int/u0_re_level2_cal/o_data_a4_36_reg[25]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u3_re_level2_cal/o_data_r4_18_reg[24]' (FDCE) to 're_level2_int/u3_re_level2_cal/o_data_r4_18_reg[25]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u0_re_level2_cal/o_data_a4_36_reg[25]' (FDCE) to 're_level2_int/u0_re_level2_cal/o_data_a4_36_reg[26]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u3_re_level2_cal/o_data_r4_18_reg[25]' (FDCE) to 're_level2_int/u3_re_level2_cal/o_data_r4_18_reg[26]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u2_re_level2_cal/o_data_r4_50_reg[2]' (FDCE) to 're_level2_int/u2_re_level2_cal/o_data_r4_18_reg[2]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u2_re_level2_cal/o_data_r4_50_reg[1]' (FDCE) to 're_level2_int/u2_re_level2_cal/o_data_r4_18_reg[1]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u2_re_level2_cal/o_data_r4_50_reg[0]' (FDCE) to 're_level2_int/u2_re_level2_cal/o_data_r4_18_reg[0]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u0_re_level2_cal/o_data_r4_89_reg[2]' (FDCE) to 're_level2_int/u0_re_level2_cal/o_data_r4_18_reg[3]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u0_re_level2_cal/o_data_r4_89_reg[1]' (FDCE) to 're_level2_int/u0_re_level2_cal/o_data_r4_18_reg[2]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u0_re_level2_cal/o_data_r4_89_reg[0]' (FDCE) to 're_level2_int/u0_re_level2_cal/o_data_r4_18_reg[1]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u0_re_level2_cal/o_data_a4_36_reg[26]' (FDCE) to 're_level2_int/u0_re_level2_cal/o_data_a4_64_reg[26]'
INFO: [Synth 8-3886] merging instance 're_leve3_int/data0_36_d1_reg[0]' (FDCE) to 're_leve3_int/data2_36_d1_reg[0]'
INFO: [Synth 8-3886] merging instance 're_leve3_int/data0_36_d1_reg[1]' (FDCE) to 're_leve3_int/data2_36_d1_reg[0]'
INFO: [Synth 8-3886] merging instance 're_leve3_int/data0_36_d1_reg[2]' (FDCE) to 're_leve3_int/data0_64_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 're_leve3_int/data0_36_d1_reg[3]' (FDCE) to 're_leve3_int/data0_64_d1_reg[7]'
INFO: [Synth 8-3886] merging instance 're_leve3_int/data0_36_d1_reg[24]' (FDCE) to 're_leve3_int/data0_36_d1_reg[26]'
INFO: [Synth 8-3886] merging instance 're_leve3_int/data0_36_d1_reg[25]' (FDCE) to 're_leve3_int/data0_36_d1_reg[26]'
INFO: [Synth 8-3886] merging instance 're_leve3_int/data2_83_d1_reg[25]' (FDCE) to 're_leve3_int/data2_83_d1_reg[26]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u2_re_level2_cal/o_data_r4_89_reg[2]' (FDCE) to 're_level2_int/u2_re_level2_cal/o_data_r4_18_reg[3]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u2_re_level2_cal/o_data_r4_89_reg[1]' (FDCE) to 're_level2_int/u2_re_level2_cal/o_data_r4_18_reg[2]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u2_re_level2_cal/o_data_r4_89_reg[0]' (FDCE) to 're_level2_int/u2_re_level2_cal/o_data_r4_18_reg[1]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u1_re_level2_cal/o_data_r4_18_reg[25]' (FDCE) to 're_level2_int/u1_re_level2_cal/o_data_r4_18_reg[23]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u1_re_level2_cal/o_data_r4_18_reg[24]' (FDCE) to 're_level2_int/u1_re_level2_cal/o_data_r4_18_reg[23]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u1_re_level2_cal/o_data_r4_18_reg[23]' (FDCE) to 're_level2_int/u1_re_level2_cal/o_data_r4_18_reg[26]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u1_re_level2_cal/o_data_r4_18_reg[3]' (FDCE) to 're_level2_int/u1_re_level2_cal/o_data_r4_89_reg[2]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u1_re_level2_cal/o_data_r4_18_reg[2]' (FDCE) to 're_level2_int/u1_re_level2_cal/o_data_r4_89_reg[1]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u1_re_level2_cal/o_data_r4_18_reg[1]' (FDCE) to 're_level2_int/u1_re_level2_cal/o_data_r4_89_reg[0]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u1_re_level2_cal/o_data_r4_18_reg[0]' (FDCE) to 're_level2_int/u2_re_level2_cal/o_data_r4_18_reg[0]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u3_re_level2_cal/o_data_r4_50_reg[2]' (FDCE) to 're_level2_int/u3_re_level2_cal/o_data_r4_89_reg[1]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u3_re_level2_cal/o_data_r4_50_reg[1]' (FDCE) to 're_level2_int/u3_re_level2_cal/o_data_r4_89_reg[0]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u3_re_level2_cal/o_data_r4_50_reg[0]' (FDCE) to 're_level2_int/u2_re_level2_cal/o_data_r4_18_reg[0]'
INFO: [Synth 8-3886] merging instance 're_level2_int/u1_re_level2_cal/o_data_a4_36_reg[0]' (FDCE) to 're_level2_int/u1_re_level2_cal/o_data_a4_36_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (re_level2_int/\u0_re_level2_cal/o_data_a4_64_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (re_level2_int/\u2_re_level2_cal/o_data_a4_64_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (re_level2_int/\u3_re_level2_cal/o_data_a4_64_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (re_level2_int/\u1_re_level2_cal/o_data_a4_64_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (re_level2_int/\u1_re_level2_cal/o_data_r4_50_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (re_leve3_int/\data1_64_d1_reg[5] )
INFO: [Synth 8-5544] ROM "counter_size" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP w_m_30, operation Mode is: A*B.
DSP Report: operator w_m_30 is absorbed into DSP w_m_30.
DSP Report: Generating DSP w_m_23, operation Mode is: A*B.
DSP Report: operator w_m_23 is absorbed into DSP w_m_23.
DSP Report: Generating DSP w_m_22, operation Mode is: A*B.
DSP Report: operator w_m_22 is absorbed into DSP w_m_22.
DSP Report: Generating DSP w_m_21, operation Mode is: A*B.
DSP Report: operator w_m_21 is absorbed into DSP w_m_21.
DSP Report: Generating DSP w_m_20, operation Mode is: A*B.
DSP Report: operator w_m_20 is absorbed into DSP w_m_20.
DSP Report: Generating DSP w_m_24, operation Mode is: A*B.
DSP Report: operator w_m_24 is absorbed into DSP w_m_24.
DSP Report: Generating DSP w_m_18, operation Mode is: A*B.
DSP Report: operator w_m_18 is absorbed into DSP w_m_18.
DSP Report: Generating DSP w_m_17, operation Mode is: A*B.
DSP Report: operator w_m_17 is absorbed into DSP w_m_17.
DSP Report: Generating DSP w_m_16, operation Mode is: A*B.
DSP Report: operator w_m_16 is absorbed into DSP w_m_16.
DSP Report: Generating DSP w_m_25, operation Mode is: A*B.
DSP Report: operator w_m_25 is absorbed into DSP w_m_25.
DSP Report: Generating DSP w_m_28, operation Mode is: A*B.
DSP Report: operator w_m_28 is absorbed into DSP w_m_28.
DSP Report: Generating DSP w_m_9, operation Mode is: A*B.
DSP Report: operator w_m_9 is absorbed into DSP w_m_9.
DSP Report: Generating DSP w_m_10, operation Mode is: A*B.
DSP Report: operator w_m_10 is absorbed into DSP w_m_10.
DSP Report: Generating DSP w_m_11, operation Mode is: A*B.
DSP Report: operator w_m_11 is absorbed into DSP w_m_11.
DSP Report: Generating DSP w_m_27, operation Mode is: A*B.
DSP Report: operator w_m_27 is absorbed into DSP w_m_27.
DSP Report: Generating DSP w_m_13, operation Mode is: A*B.
DSP Report: operator w_m_13 is absorbed into DSP w_m_13.
DSP Report: Generating DSP w_m_26, operation Mode is: A*B.
DSP Report: operator w_m_26 is absorbed into DSP w_m_26.
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Common 17-14] Message 'Synth 8-7082' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-4652] Swapped enable and write-enable on 64 RAM instances of RAM genblk1[1].mem_array_reg to conserve power
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-4652] Swapped enable and write-enable on 64 RAM instances of RAM genblk1[1].mem_array_reg to conserve power
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-4652] Swapped enable and write-enable on 64 RAM instances of RAM genblk1[1].mem_array_reg to conserve power
WARNING: [Synth 8-6841] Block RAM (genblk1[1].mem_array_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-4652] Swapped enable and write-enable on 64 RAM instances of RAM genblk1[1].mem_array_reg to conserve power
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cbf_cur_w" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_filter.v:129]
DSP Report: Generating DSP filter_ver/, operation Mode is: A*B.
DSP Report: operator filter_ver/ is absorbed into DSP filter_ver/.
DSP Report: operator filter_ver/ is absorbed into DSP filter_ver/.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_filter.v:129]
DSP Report: Generating DSP filter_ver/, operation Mode is: A*B.
DSP Report: operator filter_ver/ is absorbed into DSP filter_ver/.
DSP Report: operator filter_ver/ is absorbed into DSP filter_ver/.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_filter.v:129]
DSP Report: Generating DSP filter_ver/, operation Mode is: A*B.
DSP Report: operator filter_ver/ is absorbed into DSP filter_ver/.
DSP Report: operator filter_ver/ is absorbed into DSP filter_ver/.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_mc/mc_chroma_filter.v:129]
DSP Report: Generating DSP filter_ver/, operation Mode is: A*B.
DSP Report: operator filter_ver/ is absorbed into DSP filter_ver/.
DSP Report: operator filter_ver/ is absorbed into DSP filter_ver/.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fetch_wprevious_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fetch_wprevious_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fetch_w4x4_x_o_reg[4] )
DSP Report: Generating DSP temp2, operation Mode is: A*B.
DSP Report: operator temp2 is absorbed into DSP temp2.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "qpw1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "qpw1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "last_sig_coeff_x_prefix_r" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "last_sig_coeff_y_prefix_r" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "last_sig_coeff_x_prefix_r" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "last_sig_coeff_y_prefix_r" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ctxIdx_last_sig_coeff_x_prefix_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmax_of_last_sig_coeff_info_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctxIdx_last_sig_coeff_y_prefix_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "se_pair_last_x_suffix_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "se_pair_last_y_suffix_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctxIndMap_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctxIndMap_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctxIndMap_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctxIndMap_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctxIdx_coeff_abs_level_greater1_flag_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "se_pair_coeff_gt2_addr_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_x_suffix_x_3_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_x_suffix_x_2_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_x_suffix_y_3_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos_x_suffix_y_2_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctxIdx_csbf_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_addr_16x16_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctxIdx_split_transform_flag_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cabac_se_prepare_cu_u0/cabac_se_prepare_tu_u0/cabac_se_prepare_coeff_u0/cabac_se_prepare_amplitude_of_coeff_u0/\se_pair_scf_0_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cabac_se_prepare_cu_u0/\cu_syntax_element_1_o_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cabac_se_prepare_cu_u0/\cu_syntax_element_0_o_reg[8] )
INFO: [Synth 8-5546] ROM "ctx_spflag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctx_spflag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctx_spflag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctx_spflag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctx_spflag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctx_spflag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "shift_rParam_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_rParam_1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SP_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SP_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SP_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SP_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SP_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SP_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SP_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SP_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design cabac_top__GCB0 has port ec_coe_rd_siz_o[1] driven by constant 0
WARNING: [Synth 8-3917] design cabac_top__GCB0 has port ec_coe_rd_siz_o[0] driven by constant 0
WARNING: [Synth 8-3917] design cabac_top__GCB0 has port ec_coe_rd_idx_o[4] driven by constant 0
WARNING: [Synth 8-3917] design cabac_top__GCB0 has port ec_coe_rd_idx_o[3] driven by constant 0
WARNING: [Synth 8-3917] design cabac_top__GCB0 has port ec_coe_rd_idx_o[2] driven by constant 0
WARNING: [Synth 8-3917] design cabac_top__GCB0 has port ec_coe_rd_idx_o[1] driven by constant 0
WARNING: [Synth 8-3917] design cabac_top__GCB0 has port ec_coe_rd_idx_o[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rlps4/out_four_rlps_shift_0_reg[0] )
DSP Report: Generating DSP mode2_tmp1, operation Mode is: A*(B:0x5a).
DSP Report: operator mode2_tmp1 is absorbed into DSP mode2_tmp1.
DSP Report: Generating DSP mode2_tmp0, operation Mode is: PCIN+A*(B:0x5a).
DSP Report: operator mode2_tmp0 is absorbed into DSP mode2_tmp0.
DSP Report: operator mode2_tmp1 is absorbed into DSP mode2_tmp0.
DSP Report: Generating DSP mode3_tmp1, operation Mode is: A*(B:0x63).
DSP Report: operator mode3_tmp1 is absorbed into DSP mode3_tmp1.
DSP Report: Generating DSP mode3_tmp0, operation Mode is: PCIN+A*(B:0x51).
DSP Report: operator mode3_tmp0 is absorbed into DSP mode3_tmp0.
DSP Report: operator mode3_tmp1 is absorbed into DSP mode3_tmp0.
DSP Report: Generating DSP mode4_tmp1, operation Mode is: A*(B:0x6b).
DSP Report: operator mode4_tmp1 is absorbed into DSP mode4_tmp1.
DSP Report: Generating DSP mode4_tmp0, operation Mode is: PCIN+A*(B:0x46).
DSP Report: operator mode4_tmp0 is absorbed into DSP mode4_tmp0.
DSP Report: operator mode4_tmp1 is absorbed into DSP mode4_tmp0.
DSP Report: Generating DSP mode5_tmp1, operation Mode is: A*(B:0x71).
DSP Report: operator mode5_tmp1 is absorbed into DSP mode5_tmp1.
DSP Report: Generating DSP mode5_tmp0, operation Mode is: PCIN+A*(B:0x3c).
DSP Report: operator mode5_tmp0 is absorbed into DSP mode5_tmp0.
DSP Report: operator mode5_tmp1 is absorbed into DSP mode5_tmp0.
DSP Report: Generating DSP mode6_tmp1, operation Mode is: A*(B:0x76).
DSP Report: operator mode6_tmp1 is absorbed into DSP mode6_tmp1.
DSP Report: Generating DSP mode6_tmp0, operation Mode is: PCIN+A*(B:0x30).
DSP Report: operator mode6_tmp0 is absorbed into DSP mode6_tmp0.
DSP Report: operator mode6_tmp1 is absorbed into DSP mode6_tmp0.
DSP Report: Generating DSP mode7_tmp1, operation Mode is: A*(B:0x7b).
DSP Report: operator mode7_tmp1 is absorbed into DSP mode7_tmp1.
DSP Report: Generating DSP mode7_tmp0, operation Mode is: PCIN+A*(B:0x23).
DSP Report: operator mode7_tmp0 is absorbed into DSP mode7_tmp0.
DSP Report: operator mode7_tmp1 is absorbed into DSP mode7_tmp0.
DSP Report: Generating DSP mode8_tmp1, operation Mode is: A*(B:0x7e).
DSP Report: operator mode8_tmp1 is absorbed into DSP mode8_tmp1.
DSP Report: Generating DSP mode8_tmp0, operation Mode is: PCIN+A*(B:0x14).
DSP Report: operator mode8_tmp0 is absorbed into DSP mode8_tmp0.
DSP Report: operator mode8_tmp1 is absorbed into DSP mode8_tmp0.
DSP Report: Generating DSP mode9_tmp0, operation Mode is: C+A*(B:0x7f).
DSP Report: operator mode9_tmp0 is absorbed into DSP mode9_tmp0.
DSP Report: operator mode9_tmp1 is absorbed into DSP mode9_tmp0.
DSP Report: Generating DSP mode11_tmp0, operation Mode is: -C+A*(B:0x7f)+1-1.
DSP Report: operator mode11_tmp0 is absorbed into DSP mode11_tmp0.
DSP Report: operator mode9_tmp1 is absorbed into DSP mode11_tmp0.
DSP Report: Generating DSP mode12_tmp0, operation Mode is: C-A*(B:0x14).
DSP Report: operator mode12_tmp0 is absorbed into DSP mode12_tmp0.
DSP Report: operator mode8_tmp1 is absorbed into DSP mode12_tmp0.
DSP Report: Generating DSP mode13_tmp0, operation Mode is: C-A*(B:0x23).
DSP Report: operator mode13_tmp0 is absorbed into DSP mode13_tmp0.
DSP Report: operator mode7_tmp1 is absorbed into DSP mode13_tmp0.
DSP Report: Generating DSP mode14_tmp0, operation Mode is: C-A*(B:0x30).
DSP Report: operator mode14_tmp0 is absorbed into DSP mode14_tmp0.
DSP Report: operator mode6_tmp1 is absorbed into DSP mode14_tmp0.
DSP Report: Generating DSP mode15_tmp0, operation Mode is: C-A*(B:0x3c).
DSP Report: operator mode15_tmp0 is absorbed into DSP mode15_tmp0.
DSP Report: operator mode5_tmp1 is absorbed into DSP mode15_tmp0.
DSP Report: Generating DSP mode16_tmp0, operation Mode is: C-A*(B:0x46).
DSP Report: operator mode16_tmp0 is absorbed into DSP mode16_tmp0.
DSP Report: operator mode4_tmp1 is absorbed into DSP mode16_tmp0.
DSP Report: Generating DSP mode17_tmp0, operation Mode is: C-A*(B:0x51).
DSP Report: operator mode17_tmp0 is absorbed into DSP mode17_tmp0.
DSP Report: operator mode3_tmp1 is absorbed into DSP mode17_tmp0.
DSP Report: Generating DSP mode18_tmp0, operation Mode is: C-A*(B:0x5a).
DSP Report: operator mode18_tmp0 is absorbed into DSP mode18_tmp0.
DSP Report: operator mode2_tmp1 is absorbed into DSP mode18_tmp0.
DSP Report: Generating DSP mode19_tmp1, operation Mode is: A*(B:0x51).
DSP Report: operator mode19_tmp1 is absorbed into DSP mode19_tmp1.
DSP Report: Generating DSP mode19_tmp0, operation Mode is: PCIN-A*(B:0x63).
DSP Report: operator mode19_tmp0 is absorbed into DSP mode19_tmp0.
DSP Report: operator mode19_tmp1 is absorbed into DSP mode19_tmp0.
DSP Report: Generating DSP mode20_tmp1, operation Mode is: A*(B:0x46).
DSP Report: operator mode20_tmp1 is absorbed into DSP mode20_tmp1.
DSP Report: Generating DSP mode20_tmp0, operation Mode is: PCIN-A*(B:0x6b).
DSP Report: operator mode20_tmp0 is absorbed into DSP mode20_tmp0.
DSP Report: operator mode20_tmp1 is absorbed into DSP mode20_tmp0.
DSP Report: Generating DSP mode21_tmp1, operation Mode is: A*(B:0x3c).
DSP Report: operator mode21_tmp1 is absorbed into DSP mode21_tmp1.
DSP Report: Generating DSP mode21_tmp0, operation Mode is: PCIN-A*(B:0x71).
DSP Report: operator mode21_tmp0 is absorbed into DSP mode21_tmp0.
DSP Report: operator mode21_tmp1 is absorbed into DSP mode21_tmp0.
DSP Report: Generating DSP mode22_tmp1, operation Mode is: A*(B:0x30).
DSP Report: operator mode22_tmp1 is absorbed into DSP mode22_tmp1.
DSP Report: Generating DSP mode22_tmp0, operation Mode is: PCIN-A*(B:0x76).
DSP Report: operator mode22_tmp0 is absorbed into DSP mode22_tmp0.
DSP Report: operator mode22_tmp1 is absorbed into DSP mode22_tmp0.
DSP Report: Generating DSP mode23_tmp1, operation Mode is: A*(B:0x23).
DSP Report: operator mode23_tmp1 is absorbed into DSP mode23_tmp1.
DSP Report: Generating DSP mode23_tmp0, operation Mode is: PCIN-A*(B:0x7b).
DSP Report: operator mode23_tmp0 is absorbed into DSP mode23_tmp0.
DSP Report: operator mode23_tmp1 is absorbed into DSP mode23_tmp0.
DSP Report: Generating DSP mode24_tmp1, operation Mode is: A*(B:0x14).
DSP Report: operator mode24_tmp1 is absorbed into DSP mode24_tmp1.
DSP Report: Generating DSP mode24_tmp0, operation Mode is: PCIN-A*(B:0x7e).
DSP Report: operator mode24_tmp0 is absorbed into DSP mode24_tmp0.
DSP Report: operator mode24_tmp1 is absorbed into DSP mode24_tmp0.
DSP Report: Generating DSP mode25_tmp0, operation Mode is: C-A*(B:0x7f).
DSP Report: operator mode25_tmp0 is absorbed into DSP mode25_tmp0.
DSP Report: operator mode25_tmp1 is absorbed into DSP mode25_tmp0.
DSP Report: Generating DSP mode27_tmp0, operation Mode is: C+A*(B:0x7f).
DSP Report: operator mode27_tmp0 is absorbed into DSP mode27_tmp0.
DSP Report: operator mode25_tmp1 is absorbed into DSP mode27_tmp0.
DSP Report: Generating DSP mode28_tmp0, operation Mode is: C+A*(B:0x7e).
DSP Report: operator mode28_tmp0 is absorbed into DSP mode28_tmp0.
DSP Report: operator mode24_tmp1 is absorbed into DSP mode28_tmp0.
DSP Report: Generating DSP mode29_tmp0, operation Mode is: C+A*(B:0x7b).
DSP Report: operator mode29_tmp0 is absorbed into DSP mode29_tmp0.
DSP Report: operator mode23_tmp1 is absorbed into DSP mode29_tmp0.
DSP Report: Generating DSP mode30_tmp0, operation Mode is: C+A*(B:0x76).
DSP Report: operator mode30_tmp0 is absorbed into DSP mode30_tmp0.
DSP Report: operator mode22_tmp1 is absorbed into DSP mode30_tmp0.
DSP Report: Generating DSP mode31_tmp0, operation Mode is: C+A*(B:0x71).
DSP Report: operator mode31_tmp0 is absorbed into DSP mode31_tmp0.
DSP Report: operator mode21_tmp1 is absorbed into DSP mode31_tmp0.
DSP Report: Generating DSP mode32_tmp0, operation Mode is: C+A*(B:0x6b).
DSP Report: operator mode32_tmp0 is absorbed into DSP mode32_tmp0.
DSP Report: operator mode20_tmp1 is absorbed into DSP mode32_tmp0.
DSP Report: Generating DSP mode33_tmp0, operation Mode is: C+A*(B:0x63).
DSP Report: operator mode33_tmp0 is absorbed into DSP mode33_tmp0.
DSP Report: operator mode19_tmp1 is absorbed into DSP mode33_tmp0.
INFO: [Synth 8-5546] ROM "mode2_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode3_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode4_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode5_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode6_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode7_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode8_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode9_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode10_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode11_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode12_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode13_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode14_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode15_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode16_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode17_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode18_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode19_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode20_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode21_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode22_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode23_reg64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode24_reg64" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/rate_control.v:164]
WARNING: [Synth 8-6014] Unused sequential element u_prei_top/rate_control1/predict_bit_reg was removed.  [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/rate_control.v:168]
DSP Report: Generating DSP u_prei_top/rate_control1/multiply_tmp, operation Mode is: A*B.
DSP Report: operator u_prei_top/rate_control1/multiply_tmp is absorbed into DSP u_prei_top/rate_control1/multiply_tmp.
DSP Report: operator u_prei_top/rate_control1/multiply_tmp is absorbed into DSP u_prei_top/rate_control1/multiply_tmp.
DSP Report: Generating DSP u_prei_top/rate_control1/multiply_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_prei_top/rate_control1/multiply_tmp is absorbed into DSP u_prei_top/rate_control1/multiply_tmp.
DSP Report: operator u_prei_top/rate_control1/multiply_tmp is absorbed into DSP u_prei_top/rate_control1/multiply_tmp.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_prei_top_buf/\u_prei_top/hevc_md_top1/md_top1/counter1 /\mode10_tmp_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_data_pipeline/skip_idx_d1_reg[50] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[47]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[46]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[45]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[44]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[43]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[42]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[41]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[40]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[39]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[38]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[37]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[36]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[35]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[34]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[33]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[32]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[31]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[30]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[29]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[28]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[27]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[26]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[25]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[24]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[23]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[22]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[21]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[20]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[19]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[18]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[17]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[16]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[15]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[14]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[13]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[12]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[11]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[10]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[9]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[8]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[7]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[6]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[5]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[4]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[3]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[2]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[1]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[0]) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[47]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[46]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[45]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[44]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[43]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[42]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[41]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[40]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[39]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[38]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[10]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[9]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[8]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[7]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[6]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[5]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[4]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[3]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[2]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[1]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[0]__0) is unused and will be removed from module prei_top_buf.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:57 ; elapsed = 00:18:11 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 3406, Available = 1000. Will try to implement using LUT-RAM. 
WARNING: [Synth 8-3936] Found unconnected internal register 'u_db_tupu_ram_sp_64x32/u_ram_1p/data_r_reg' and it is trimmed from '32' to '25' bits. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_imode_buf_1/u_ram_1p/data_r_reg' and it is trimmed from '8' to '6' bits. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_imode_buf_0/u_ram_1p/data_r_reg' and it is trimmed from '8' to '6' bits. [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/lib/behave/mem/ram_1p.v:80]
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------+---------------------------------+---------------+----------------+
|Module Name            | RTL Object                      | Depth x Width | Implemented As | 
+-----------------------+---------------------------------+---------------+----------------+
|ui7611reg              | REG_DATA                        | 256x22        | LUT            | 
|dbsao_datapath         | fetch_w4x4_x_o                  | 32x5          | LUT            | 
|db_lut_beta            | beta_o                          | 64x7          | LUT            | 
|db_lut_tc              | tc_o                            | 64x5          | LUT            | 
|cabac_se_prepare_coeff | coeff_addr_32x32_r              | 64x6          | LUT            | 
|cabac_binsort          | wire_binsidx                    | 64x1          | LUT            | 
|cabac_ucontext_t       | next_state_mps                  | 64x6          | LUT            | 
|cabac_ucontext_t       | next_state_lps                  | 64x6          | LUT            | 
|cabac_ucontext_tt      | next_state_l_m                  | 64x6          | LUT            | 
|cabac_ucontext_tt      | next_state_m_1                  | 64x6          | LUT            | 
|cabac_ucontext_tt      | next_state_l_1                  | 64x6          | LUT            | 
|cabac_rlps4_1bin       | reg_four_rlps                   | 64x32         | LUT            | 
|cabac_binmix           | wire_bypass_lpsmps_shift_r_rmps | 32x1          | LUT            | 
|cabac_binmix           | wire_bypass_lpsmps_shift_r_rmps | 32x1          | LUT            | 
|cabac_binmix           | wire_bypass_lpsmps_shift_r_rmps | 32x1          | LUT            | 
|cabac_binmix           | wire_bypass_lpsmps_shift_r_rmps | 32x1          | LUT            | 
|cabac_binmix           | wire_bypass_lpsmps_shift_r_rmps | 32x1          | LUT            | 
|xk265_top              | REG_INDEX_reg_rep               | 256x22        | Block RAM      | 
|xk265_top              | ui7611reg_inst/REG_DATA         | 256x22        | LUT            | 
+-----------------------+---------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+----------------------+------------------+
|Module Name                                                        | RTL Object                                                                    | Inference | Size (Depth x Width) | Primitives       | 
+-------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+----------------------+------------------+
|mem_lipo_1p_128x64x4:                                              | buf_org_3/u_ram_1p_128x64/mem_array_reg                                       | Implied   | 128 x 64             | RAM128X1S x 64   | 
|mem_lipo_1p_128x64x4:                                              | buf_org_1/u_ram_1p_128x64/mem_array_reg                                       | Implied   | 128 x 64             | RAM128X1S x 64   | 
|mem_lipo_1p_128x64x4:                                              | buf_org_2/u_ram_1p_128x64/mem_array_reg                                       | Implied   | 128 x 64             | RAM128X1S x 64   | 
|mem_lipo_1p_128x64x4:                                              | buf_org_0/u_ram_1p_128x64/mem_array_reg                                       | Implied   | 128 x 64             | RAM128X1S x 64   | 
|xk265_top                                                          | ref_luma_ime00/wrap/mem_array_reg                                             | Implied   | 128 x 512            | RAM128X1S x 512  | 
|xk265_top                                                          | ref_luma_ime01/wrap/mem_array_reg                                             | Implied   | 128 x 512            | RAM128X1S x 512  | 
|xk265_top                                                          | ref_luma_ime02/wrap/mem_array_reg                                             | Implied   | 128 x 512            | RAM128X1S x 512  | 
|xk265_top                                                          | ref_luma_ime03/wrap/mem_array_reg                                             | Implied   | 128 x 512            | RAM128X1S x 512  | 
|xk265_top                                                          | ref_luma_fme01/wrap/mem_array_reg                                             | Implied   | 128 x 512            | RAM128X1S x 512  | 
|xk265_top                                                          | ref_luma_fme04/wrap/mem_array_reg                                             | Implied   | 128 x 512            | RAM128X1S x 512  | 
|xk265_top                                                          | ref_luma_fme03/wrap/mem_array_reg                                             | Implied   | 128 x 512            | RAM128X1S x 512  | 
|xk265_top                                                          | ref_luma_fme02/wrap/mem_array_reg                                             | Implied   | 128 x 512            | RAM128X1S x 512  | 
|xk265_top                                                          | ref_luma_fme00/wrap/mem_array_reg                                             | Implied   | 128 x 512            | RAM128X1S x 512  | 
|mem_bilo_db:/\buf_pre_0/sram_tp_be_behave                          | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM128X1D x 128  | 
|mem_bilo_db:/\buf_pre_1/sram_tp_be_behave                          | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM128X1D x 128  | 
|mem_bilo_db:/\buf_pre_2/sram_tp_be_behave                          | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM128X1D x 128  | 
|mem_bilo_db:/\buf_pre_3/sram_tp_be_behave                          | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM128X1D x 128  | 
|xk265_top                                                          | fetch_ram_1p_128x32_0/ram/mem_array_reg                                       | Implied   | 32 x 128             | RAM32X1S x 128   | 
|xk265_top                                                          | fetch_ram_1p_128x32_1/ram/mem_array_reg                                       | Implied   | 32 x 128             | RAM32X1S x 128   | 
|u_fetch_topi_32_10/u_ref_chroma                                    | ref_u_rec00/wrap/mem_array_reg                                                | Implied   | 64 x 256             | RAM64X1S x 256   | 
|u_fetch_topi_32_10/u_ref_chroma                                    | ref_u_rec01/wrap/mem_array_reg                                                | Implied   | 64 x 256             | RAM64X1S x 256   | 
|u_fetch_topi_32_10/u_ref_chroma                                    | ref_u_rec02/wrap/mem_array_reg                                                | Implied   | 64 x 256             | RAM64X1S x 256   | 
|u_fetch_topi_32_10/u_ref_chroma                                    | ref_u_rec03/wrap/mem_array_reg                                                | Implied   | 64 x 256             | RAM64X1S x 256   | 
|u_fetch_topi_32_10/u_ref_chroma                                    | ref_v_rec00/wrap/mem_array_reg                                                | Implied   | 64 x 256             | RAM64X1S x 256   | 
|u_fetch_topi_32_10/u_ref_chroma                                    | ref_v_rec01/wrap/mem_array_reg                                                | Implied   | 64 x 256             | RAM64X1S x 256   | 
|u_fetch_topi_32_10/u_ref_chroma                                    | ref_v_rec02/wrap/mem_array_reg                                                | Implied   | 64 x 256             | RAM64X1S x 256   | 
|u_fetch_topi_32_10/u_ref_chroma                                    | ref_v_rec03/wrap/mem_array_reg                                                | Implied   | 64 x 256             | RAM64X1S x 256   | 
|u_fetch_topi_32_11/u_cur_chroma/cur00                              | buf_org_3/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur00                              | buf_org_1/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur00                              | buf_org_2/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur00                              | buf_org_0/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur01                              | buf_org_3/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur01                              | buf_org_1/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur01                              | buf_org_2/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur01                              | buf_org_0/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur02                              | buf_org_3/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur02                              | buf_org_1/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur02                              | buf_org_2/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur02                              | buf_org_0/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|xk265_top                                                          | posi_memory_wrapper/ram_sp_240x32/sram_sp_be_behave/genblk1[0].mem_array_reg  | Implied   | 256 x 32             | RAM256X1S x 32   | 
|xk265_top                                                          | posi_memory_wrapper/ram_sp_256x32/sram_sp_be_behave/genblk1[0].mem_array_reg  | Implied   | 256 x 32             | RAM256X1S x 32   | 
|xk265_top                                                          | posi_memory_wrapper/ram_sp_1024x32/sram_sp_be_behave/genblk1[0].mem_array_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
|xk265_top                                                          | u_imode_buf_0/u_ram_1p/mem_array_reg                                          | Implied   | 64 x 8               | RAM64X1S x 8     | 
|xk265_top                                                          | u_imode_buf_1/u_ram_1p/mem_array_reg                                          | Implied   | 64 x 8               | RAM64X1S x 8     | 
|xk265_top                                                          | u_imode_buf_2/u_ram_1p/mem_array_reg                                          | Implied   | 64 x 8               | RAM64X1S x 8     | 
|xk265_top                                                          | u_imode_buf_3/u_ram_1p/mem_array_reg                                          | Implied   | 64 x 8               | RAM64X1S x 8     | 
|xk265_top                                                          | u_intra_buf_wrapper/m_buf_row/sram_sp_be_behave/genblk1[0].mem_array_reg      | Implied   | 512 x 32             | RAM256X1S x 64   | 
|xk265_top                                                          | u_intra_buf_wrapper/m_buf_col/sram_sp_be_behave/genblk1[0].mem_array_reg      | Implied   | 512 x 32             | RAM256X1S x 64   | 
|xk265_top                                                          | u_intra_buf_wrapper/m_buf_fra/sram_sp_be_behave/genblk1[0].mem_array_reg      | Implied   | 2 K x 32             | RAM256X1S x 256  | 
|u_transform_mtr                                                    | u0_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u1_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u2_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u3_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u4_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u5_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u6_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u7_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u8_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u9_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u10_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u11_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u12_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u13_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u14_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u15_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u16_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u17_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u18_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u19_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u20_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u21_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u22_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u23_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u24_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u25_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u26_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u27_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u28_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u29_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u30_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u31_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|ram_sp_be_192x128:/sram_sp_be_behave                               | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 128            | RAM256X1S x 128  | 
|rec_buf_rec:/\m_buf_cef_0/sram_sp_be_behave                        | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM256X1S x 64   | 
|rec_buf_rec:/\m_buf_cef_1/sram_sp_be_behave                        | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM256X1S x 64   | 
|rec_buf_rec:/\m_buf_cef_2/sram_sp_be_behave                        | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM256X1S x 64   | 
|rec_buf_rec:/\m_buf_cef_3/sram_sp_be_behave                        | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM256X1S x 64   | 
|u_rec_buf_wrapperi_32_47/u_buf_pre/\m_buf_pre_0/sram_tp_be_behave  | genblk1[1].mem_array_reg                                                      | Implied   | 32 x 64              | RAM32X1D x 64    | 
|u_rec_buf_wrapperi_32_47/u_buf_pre/\m_buf_pre_1/sram_tp_be_behave  | genblk1[1].mem_array_reg                                                      | Implied   | 32 x 64              | RAM32X1D x 64    | 
|u_rec_buf_wrapperi_32_47/u_buf_pre/\m_buf_pre_2/sram_tp_be_behave  | genblk1[1].mem_array_reg                                                      | Implied   | 32 x 64              | RAM32X1D x 64    | 
|u_rec_buf_wrapperi_32_47/u_buf_pre/\m_buf_pre_3/sram_tp_be_behave  | genblk1[1].mem_array_reg                                                      | Implied   | 32 x 64              | RAM32X1D x 64    | 
|u_rec_buf_wrapperi_32_49/u_buf_mvd                                 | ram_sp_be_64x23_a/sram_sp_be_behave/genblk1[0].mem_array_reg                  | Implied   | 64 x 23              | RAM64X1S x 23    | 
|u_rec_buf_wrapperi_32_49/u_buf_mvd                                 | ram_sp_be_64x23_b/sram_sp_be_behave/genblk1[0].mem_array_reg                  | Implied   | 64 x 23              | RAM64X1S x 23    | 
|u_rec_buf_wrapperi_32_49/u_buf_mvd                                 | ram_sp_be_64x23_c/sram_sp_be_behave/genblk1[0].mem_array_reg                  | Implied   | 64 x 23              | RAM64X1S x 23    | 
|xk265_top                                                          | u_mc_top/u_mvd_top/umv_top/u_ram_1p/mem_array_reg                             | Implied   | 512 x 20             | RAM256X1S x 40   | 
|u_dbsao_topi_32_56/u_db_bs                                         | u_db_cbf_ram_sp_64x16/u_ram_1p/mem_array_reg                                  | Implied   | 64 x 16              | RAM64X1S x 16    | 
|u_dbsao_topi_32_56/u_db_bs                                         | u_db_tupu_ram_sp_64x32/u_ram_1p/mem_array_reg                                 | Implied   | 64 x 32              | RAM64X1S x 32    | 
|u_dbsao_topi_32_56/u_db_bs                                         | u_db_qp_ram_sp_64x20/u_ram_1p/mem_array_reg                                   | Implied   | 64 x 20              | RAM64X1S x 20    | 
|u_dbsao_topi_32_56/u_db_mv                                         | u_db_cur_mv/u_ram_1p/mem_array_reg                                            | Implied   | 64 x 20              | RAM64X1S x 20    | 
|u_dbsao_topi_32_56/u_db_mv                                         | u_db_top_mv/u_ram_1p/mem_array_reg                                            | Implied   | 512 x 20             | RAM256X1S x 40   | 
|xk265_top                                                          | u_cabac_ram_sp_64x16/u_ram_1p/mem_array_reg                                   | Implied   | 64 x 16              | RAM64X1S x 16    | 
|u_enc_corei_32_65/u_prei_top_buf                                   | u_imode_buf_0/u_ram_1p/mem_array_reg                                          | Implied   | 128 x 8              | RAM128X1S x 8    | 
|u_enc_corei_32_65/u_prei_top_buf                                   | u_imode_buf_1/u_ram_1p/mem_array_reg                                          | Implied   | 128 x 8              | RAM128X1S x 8    | 
+-------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xk265_ctrl           | (D+A)*(B:0x780)         | 12     | 11     | -      | 8      | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 13     | 8      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x10) | 30     | 13     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 13     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | A*B                     | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | C+A*B                   | 12     | 8      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B+(C:0x8)  | 30     | 12     | 4      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|intra_pred__GBM1     | PCIN+(A:0x0):B          | 30     | 12     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|quan                 | A*B                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mc_chroma_ip_1p      | A*B                     | 25     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mc_chroma_filter_ver | A*B                     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mc_chroma_ip_1p      | A*B                     | 25     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mc_chroma_filter_ver | A*B                     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mc_chroma_ip_1p      | A*B                     | 25     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mc_chroma_filter_ver | A*B                     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mc_chroma_ip_1p      | A*B                     | 25     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mc_chroma_filter_ver | A*B                     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sao_cal_offset       | A*B                     | 12     | 6      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x5a)              | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN+A*(B:0x5a)         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x63)              | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN+A*(B:0x51)         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x6b)              | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN+A*(B:0x46)         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x71)              | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN+A*(B:0x3c)         | 11     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x76)              | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN+A*(B:0x30)         | 11     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x7b)              | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN+A*(B:0x23)         | 11     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x7e)              | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN+A*(B:0x14)         | 11     | 6      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | C+A*(B:0x7f)            | 11     | 8      | 16     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | -C+A*(B:0x7f)+1-1       | 11     | 8      | 17     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C-A*(B:0x14)            | 11     | 6      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C-A*(B:0x23)            | 11     | 7      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C-A*(B:0x30)            | 11     | 7      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C-A*(B:0x3c)            | 11     | 7      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C-A*(B:0x46)            | 11     | 8      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C-A*(B:0x51)            | 11     | 8      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C-A*(B:0x5a)            | 11     | 8      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x51)              | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN-A*(B:0x63)         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x46)              | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN-A*(B:0x6b)         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x3c)              | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN-A*(B:0x71)         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x30)              | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN-A*(B:0x76)         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x23)              | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN-A*(B:0x7b)         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | A*(B:0x14)              | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | PCIN-A*(B:0x7e)         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter              | C-A*(B:0x7f)            | 11     | 8      | 16     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C+A*(B:0x7f)            | 11     | 8      | 16     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C+A*(B:0x7e)            | 11     | 8      | 17     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C+A*(B:0x7b)            | 11     | 8      | 18     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C+A*(B:0x76)            | 11     | 8      | 18     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C+A*(B:0x71)            | 11     | 8      | 18     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C+A*(B:0x6b)            | 11     | 8      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|counter              | C+A*(B:0x63)            | 11     | 8      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|prei_top_buf         | A*B                     | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|prei_top_buf         | (PCIN>>17)+A*B          | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:11 ; elapsed = 00:18:54 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[37]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[36]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[35]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[34]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[33]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[32]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[31]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[30]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[29]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[28]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[27]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[26]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[25]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[24]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[23]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[22]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[21]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[20]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[19]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[18]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[17]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[16]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[15]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[14]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[13]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[12]__0) is unused and will be removed from module prei_top_buf.
WARNING: [Synth 8-3332] Sequential element (u_prei_top/rate_control1/predict_bit_reg[11]__0) is unused and will be removed from module prei_top_buf.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:33 ; elapsed = 00:22:45 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+----------------------+------------------+
|Module Name                                                        | RTL Object                                                                    | Inference | Size (Depth x Width) | Primitives       | 
+-------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+----------------------+------------------+
|mem_lipo_1p_128x64x4:                                              | buf_org_3/u_ram_1p_128x64/mem_array_reg                                       | Implied   | 128 x 64             | RAM128X1S x 64   | 
|mem_lipo_1p_128x64x4:                                              | buf_org_1/u_ram_1p_128x64/mem_array_reg                                       | Implied   | 128 x 64             | RAM128X1S x 64   | 
|mem_lipo_1p_128x64x4:                                              | buf_org_2/u_ram_1p_128x64/mem_array_reg                                       | Implied   | 128 x 64             | RAM128X1S x 64   | 
|mem_lipo_1p_128x64x4:                                              | buf_org_0/u_ram_1p_128x64/mem_array_reg                                       | Implied   | 128 x 64             | RAM128X1S x 64   | 
|mem_bilo_db:/\buf_pre_0/sram_tp_be_behave                          | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM128X1D x 128  | 
|mem_bilo_db:/\buf_pre_1/sram_tp_be_behave                          | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM128X1D x 128  | 
|mem_bilo_db:/\buf_pre_2/sram_tp_be_behave                          | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM128X1D x 128  | 
|mem_bilo_db:/\buf_pre_3/sram_tp_be_behave                          | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM128X1D x 128  | 
|xk265_top                                                          | fetch_ram_1p_128x32_0/ram/mem_array_reg                                       | Implied   | 32 x 128             | RAM32X1S x 128   | 
|xk265_top                                                          | fetch_ram_1p_128x32_1/ram/mem_array_reg                                       | Implied   | 32 x 128             | RAM32X1S x 128   | 
|u_fetch_topi_32_10/u_ref_chroma                                    | ref_u_rec00/wrap/mem_array_reg                                                | Implied   | 64 x 256             | RAM64X1S x 256   | 
|u_fetch_topi_32_10/u_ref_chroma                                    | ref_u_rec01/wrap/mem_array_reg                                                | Implied   | 64 x 256             | RAM64X1S x 256   | 
|u_fetch_topi_32_10/u_ref_chroma                                    | ref_u_rec02/wrap/mem_array_reg                                                | Implied   | 64 x 256             | RAM64X1S x 256   | 
|u_fetch_topi_32_10/u_ref_chroma                                    | ref_u_rec03/wrap/mem_array_reg                                                | Implied   | 64 x 256             | RAM64X1S x 256   | 
|u_fetch_topi_32_11/u_cur_chroma/cur00                              | buf_org_3/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur00                              | buf_org_1/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur00                              | buf_org_2/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur00                              | buf_org_0/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur01                              | buf_org_3/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur01                              | buf_org_1/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur01                              | buf_org_2/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur01                              | buf_org_0/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur02                              | buf_org_3/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur02                              | buf_org_1/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur02                              | buf_org_2/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|u_fetch_topi_32_11/u_cur_chroma/cur02                              | buf_org_0/u_ram_1p_64x64/mem_array_reg                                        | Implied   | 64 x 64              | RAM64X1S x 64    | 
|xk265_top                                                          | posi_memory_wrapper/ram_sp_240x32/sram_sp_be_behave/genblk1[0].mem_array_reg  | Implied   | 256 x 32             | RAM256X1S x 32   | 
|xk265_top                                                          | posi_memory_wrapper/ram_sp_256x32/sram_sp_be_behave/genblk1[0].mem_array_reg  | Implied   | 256 x 32             | RAM256X1S x 32   | 
|xk265_top                                                          | posi_memory_wrapper/ram_sp_1024x32/sram_sp_be_behave/genblk1[0].mem_array_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
|xk265_top                                                          | u_imode_buf_0/u_ram_1p/mem_array_reg                                          | Implied   | 64 x 8               | RAM64X1S x 8     | 
|xk265_top                                                          | u_imode_buf_1/u_ram_1p/mem_array_reg                                          | Implied   | 64 x 8               | RAM64X1S x 8     | 
|xk265_top                                                          | u_imode_buf_2/u_ram_1p/mem_array_reg                                          | Implied   | 64 x 8               | RAM64X1S x 8     | 
|xk265_top                                                          | u_imode_buf_3/u_ram_1p/mem_array_reg                                          | Implied   | 64 x 8               | RAM64X1S x 8     | 
|xk265_top                                                          | u_intra_buf_wrapper/m_buf_row/sram_sp_be_behave/genblk1[0].mem_array_reg      | Implied   | 512 x 32             | RAM256X1S x 64   | 
|xk265_top                                                          | u_intra_buf_wrapper/m_buf_col/sram_sp_be_behave/genblk1[0].mem_array_reg      | Implied   | 512 x 32             | RAM256X1S x 64   | 
|xk265_top                                                          | u_intra_buf_wrapper/m_buf_fra/sram_sp_be_behave/genblk1[0].mem_array_reg      | Implied   | 2 K x 32             | RAM256X1S x 256  | 
|u_transform_mtr                                                    | u0_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u1_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u2_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u3_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u4_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u5_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u6_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u7_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u8_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u9_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                     | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u10_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u11_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u12_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u13_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u14_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u15_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u16_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u17_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u18_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u19_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u20_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u21_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u22_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u23_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u24_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u25_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u26_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u27_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u28_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u29_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u30_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|u_transform_mtr                                                    | u31_tq_ram_sp_32x16/u_ram_1p/mem_array_reg                                    | Implied   | 32 x 16              | RAM32X1S x 16    | 
|ram_sp_be_192x128:/sram_sp_be_behave                               | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 128            | RAM256X1S x 128  | 
|rec_buf_rec:/\m_buf_cef_0/sram_sp_be_behave                        | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM256X1S x 64   | 
|rec_buf_rec:/\m_buf_cef_1/sram_sp_be_behave                        | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM256X1S x 64   | 
|rec_buf_rec:/\m_buf_cef_2/sram_sp_be_behave                        | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM256X1S x 64   | 
|rec_buf_rec:/\m_buf_cef_3/sram_sp_be_behave                        | genblk1[1].mem_array_reg                                                      | Implied   | 256 x 64             | RAM256X1S x 64   | 
|u_rec_buf_wrapperi_32_47/u_buf_pre/\m_buf_pre_0/sram_tp_be_behave  | genblk1[1].mem_array_reg                                                      | Implied   | 32 x 64              | RAM32X1D x 64    | 
|u_rec_buf_wrapperi_32_47/u_buf_pre/\m_buf_pre_1/sram_tp_be_behave  | genblk1[1].mem_array_reg                                                      | Implied   | 32 x 64              | RAM32X1D x 64    | 
|u_rec_buf_wrapperi_32_47/u_buf_pre/\m_buf_pre_2/sram_tp_be_behave  | genblk1[1].mem_array_reg                                                      | Implied   | 32 x 64              | RAM32X1D x 64    | 
|u_rec_buf_wrapperi_32_47/u_buf_pre/\m_buf_pre_3/sram_tp_be_behave  | genblk1[1].mem_array_reg                                                      | Implied   | 32 x 64              | RAM32X1D x 64    | 
|u_dbsao_topi_32_56/u_db_bs                                         | u_db_qp_ram_sp_64x20/u_ram_1p/mem_array_reg                                   | Implied   | 64 x 20              | RAM64X1S x 20    | 
|xk265_top                                                          | u_cabac_ram_sp_64x16/u_ram_1p/mem_array_reg                                   | Implied   | 64 x 16              | RAM64X1S x 16    | 
|u_enc_corei_32_65/u_prei_top_buf                                   | u_imode_buf_0/u_ram_1p/mem_array_reg                                          | Implied   | 128 x 8              | RAM128X1S x 8    | 
|u_enc_corei_32_65/u_prei_top_buf                                   | u_imode_buf_1/u_ram_1p/mem_array_reg                                          | Implied   | 128 x 8              | RAM128X1S x 8    | 
+-------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1202]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1202]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:123]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:124]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:125]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:126]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:127]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:129]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:130]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:132]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:133]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:134]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:135]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:136]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:137]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:138]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:139]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:140]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/prei/counter.v:143]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1202]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1202]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1286]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1202]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1202]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1202]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1202]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/Project/xk265/xk265/xk265.srcs/sources_1/new/core/rtl/rec/rec_intra/intra_pred.v:1375]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:47 ; elapsed = 00:28:24 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:27 ; elapsed = 00:30:17 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:28 ; elapsed = 00:30:19 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:14 ; elapsed = 00:32:21 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:18 ; elapsed = 00:32:29 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:29 ; elapsed = 00:32:56 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:30 ; elapsed = 00:32:58 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xk265_top   | hevc_enc_core_top/u_enc_core/u_posi_top_buf/u_posi_top/posi_satd_cost/mode_r_reg[59]     | 13     | 6     | YES          | NO                 | YES               | 6      | 0       | 
|xk265_top   | hevc_enc_core_top/u_enc_core/u_posi_top_buf/u_posi_top/posi_satd_cost/position_r_reg[79] | 13     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|xk265_top   | hevc_enc_core_top/u_enc_core/u_posi_top_buf/u_posi_top/posi_satd_cost/position_r_reg[77] | 15     | 6     | YES          | NO                 | YES               | 6      | 0       | 
|xk265_top   | hevc_enc_core_top/u_enc_core/u_posi_top_buf/u_posi_top/posi_buffer/size_r_reg[3]         | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|xk265_top   | hevc_enc_core_top/u_enc_core/u_rec_top/u_rec_buf_wrapper/global_4x4_y_r_reg[3]           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|xk265_top   | hevc_enc_core_top/u_enc_core/u_rec_top/u_rec_buf_wrapper/global_4x4_x_r_reg[3]           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |fdma_mig_ddr_auto_us_df_0       |         1|
|2     |fdma_mig_ddr_s00_regslice_0     |         1|
|3     |fdma_mig_ddr_clk_wiz_0_0        |         1|
|4     |fdma_mig_ddr_mig_7series_0_0    |         1|
|5     |fdma_mig_ddr_proc_sys_reset_0_0 |         1|
|6     |fdma_mig_ddr_uiFDMA_0_0         |         1|
|7     |pixel_fifo                      |         2|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |fdma_mig_ddr_auto_us_df       |     1|
|2     |fdma_mig_ddr_clk_wiz_0        |     1|
|3     |fdma_mig_ddr_mig_7series_0    |     1|
|4     |fdma_mig_ddr_proc_sys_reset_0 |     1|
|5     |fdma_mig_ddr_s00_regslice     |     1|
|6     |fdma_mig_ddr_uiFDMA_0         |     1|
|7     |pixel_fifo                    |     2|
|9     |BUFG                          |     4|
|10    |CARRY4                        | 15899|
|11    |DSP48E1                       |   460|
|19    |LUT1                          | 11822|
|20    |LUT2                          | 26226|
|21    |LUT3                          | 23415|
|22    |LUT4                          | 33006|
|23    |LUT5                          | 37116|
|24    |LUT6                          | 91474|
|25    |MUXF7                         |  9901|
|26    |MUXF8                         |  2358|
|27    |PULLUP                        |     1|
|28    |RAM128X1D                     |  1536|
|29    |RAM128X1S                     |  1292|
|30    |RAM256X1S                     |  2624|
|31    |RAM32X1D                      |   256|
|32    |RAM32X1S                      |   768|
|33    |RAM64X1S                      |   798|
|34    |SRL16E                        |    18|
|35    |FDCE                          | 64132|
|36    |FDPE                          |   816|
|37    |FDRE                          |  7323|
|38    |FDSE                          |    67|
|39    |LDC                           |     3|
|40    |IBUF                          |    29|
|41    |IOBUF                         |     1|
|42    |OBUF                          |    12|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:31 ; elapsed = 00:33:00 . Memory (MB): peak = 4049.344 ; gain = 2498.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 340 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:38 ; elapsed = 00:31:00 . Memory (MB): peak = 4049.344 ; gain = 1308.625
Synthesis Optimization Complete : Time (s): cpu = 00:12:31 ; elapsed = 00:33:03 . Memory (MB): peak = 4049.344 ; gain = 2498.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4049.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35896 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 4235.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7278 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1536 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 1292 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 2624 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 256 instances
  RAM32X1S => RAM32X1S (RAMS32): 768 instances
  RAM64X1S => RAM64X1S (RAMS64E): 798 instances

Synth Design complete, checksum: b8b7508
INFO: [Common 17-83] Releasing license: Synthesis
1031 Infos, 434 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:20 ; elapsed = 00:34:55 . Memory (MB): peak = 4235.902 ; gain = 2685.145
INFO: [Common 17-1381] The checkpoint 'E:/Project/xk265/xk265/xk265.runs/synth_1/xk265_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:01:30 . Memory (MB): peak = 4235.902 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file xk265_top_utilization_synth.rpt -pb xk265_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  3 00:54:26 2023...
