
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.drWQua
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::refresh_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2597.984 ; gain = 0.035 ; free physical = 6875 ; free virtual = 16291
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_mem /tmp/tmp.tFfcca/data/FULL_WIN_SFB_TB_1.mem
# read_mem /tmp/tmp.tFfcca/data/FULL_WIN_SFB_TB_2.mem
# read_mem /tmp/tmp.tFfcca/data/FULL_WIN_SFB_TB_3.mem
# read_mem /tmp/tmp.tFfcca/data/IS_stereo_sfb_idx_1.mem
# read_mem /tmp/tmp.tFfcca/data/IS_stereo_sfb_idx_2.mem
# read_mem /tmp/tmp.tFfcca/data/IS_stereo_sfb_idx_3.mem
# read_mem /tmp/tmp.tFfcca/data/mp3_song.mem
# read_mem /tmp/tmp.tFfcca/data/pow_43_tab.mem
# read_mem /tmp/tmp.tFfcca/data/pow_43_tab_32.mem
# read_mem /tmp/tmp.tFfcca/data/REORDER_TB_1.mem
# read_mem /tmp/tmp.tFfcca/data/REORDER_TB_2.mem
# read_mem /tmp/tmp.tFfcca/data/REORDER_TB_3.mem
# read_verilog -sv /tmp/tmp.tFfcca/src/bram_feeder.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/clk_wizard_0.v
# read_verilog -sv /tmp/tmp.tFfcca/src/fifo_muxer.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/fifo_nonsim_real.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/fifo_simulator.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/fifo_sim_real.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/header_finder.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/HT_01_orig.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/huffman_plexer.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/iverilog_hack.svh
# read_verilog -sv /tmp/tmp.tFfcca/src/plexer.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/reorder.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/requantizer.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/requantizer_v2.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/sf_parser.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/side_info_2ch_v2.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/stereo.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/top_level.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/xilinx_single_port_ram_read_first.v
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_00.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_01.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_02.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_03.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_05.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_06.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_07.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_08.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_09.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_10.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_11.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_12.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_13.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_15.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_16.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_17.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_18.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_19.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_20.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_21.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_22.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_23.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_24.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_25.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_26.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_27.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_28.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_29.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_30.sv
# read_verilog -sv /tmp/tmp.tFfcca/src/ht_modules/HT_31.sv
# read_xdc /tmp/tmp.tFfcca/xdc/top_level.xdc
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2502712
WARNING: [Synth 8-6901] identifier 'table_num' is used before its declaration [/tmp/tmp.tFfcca/src/huffman_plexer.sv:119]
WARNING: [Synth 8-6901] identifier 'region1_start' is used before its declaration [/tmp/tmp.tFfcca/src/huffman_plexer.sv:133]
WARNING: [Synth 8-6901] identifier 'region2_start' is used before its declaration [/tmp/tmp.tFfcca/src/huffman_plexer.sv:134]
WARNING: [Synth 8-6901] identifier 'ms_comp_l' is used before its declaration [/tmp/tmp.tFfcca/src/stereo.sv:178]
WARNING: [Synth 8-6901] identifier 'ms_comp_r' is used before its declaration [/tmp/tmp.tFfcca/src/stereo.sv:179]
ERROR: [Synth 8-2715] syntax error near s [/tmp/tmp.tFfcca/src/top_level.sv:182]
ERROR: [Synth 8-36] 'scalefac_s_11' is not declared [/tmp/tmp.tFfcca/src/top_level.sv:224]
INFO: [Synth 8-8750] module 'top_level' ignored due to previous errors [/tmp/tmp.tFfcca/src/top_level.sv:273]
Failed to read verilog '/tmp/tmp.tFfcca/src/top_level.sv'
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 5 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 12:43:33 2022...
