
fproject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c4bc  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c40  0800c67c  0800c67c  0000d67c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2bc  0800d2bc  0000f070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d2bc  0800d2bc  0000e2bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d2c4  0800d2c4  0000f070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2c4  0800d2c4  0000e2c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d2c8  0800d2c8  0000e2c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800d2cc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000030dc  20000070  0800d33c  0000f070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000314c  0800d33c  0000f14c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ca86  00000000  00000000  0000f0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005ee7  00000000  00000000  0003bb26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002180  00000000  00000000  00041a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000019c1  00000000  00000000  00043b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00031f49  00000000  00000000  00045551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ada2  00000000  00000000  0007749a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001259b1  00000000  00000000  000a223c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001c7bed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009758  00000000  00000000  001c7ca8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001d1400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  001d1464  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  001d155e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000070 	.word	0x20000070
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800c664 	.word	0x0800c664

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000074 	.word	0x20000074
 80001fc:	0800c664 	.word	0x0800c664

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_dmul>:
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002be:	bf1d      	ittte	ne
 80002c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002c4:	ea94 0f0c 	teqne	r4, ip
 80002c8:	ea95 0f0c 	teqne	r5, ip
 80002cc:	f000 f8de 	bleq	800048c <__aeabi_dmul+0x1dc>
 80002d0:	442c      	add	r4, r5
 80002d2:	ea81 0603 	eor.w	r6, r1, r3
 80002d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002e2:	bf18      	it	ne
 80002e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002f0:	d038      	beq.n	8000364 <__aeabi_dmul+0xb4>
 80002f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002f6:	f04f 0500 	mov.w	r5, #0
 80002fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000302:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000306:	f04f 0600 	mov.w	r6, #0
 800030a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800030e:	f09c 0f00 	teq	ip, #0
 8000312:	bf18      	it	ne
 8000314:	f04e 0e01 	orrne.w	lr, lr, #1
 8000318:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800031c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000320:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000324:	d204      	bcs.n	8000330 <__aeabi_dmul+0x80>
 8000326:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800032a:	416d      	adcs	r5, r5
 800032c:	eb46 0606 	adc.w	r6, r6, r6
 8000330:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000334:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000338:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800033c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000340:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000344:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000348:	bf88      	it	hi
 800034a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800034e:	d81e      	bhi.n	800038e <__aeabi_dmul+0xde>
 8000350:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000368:	ea46 0101 	orr.w	r1, r6, r1
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	ea81 0103 	eor.w	r1, r1, r3
 8000374:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000378:	bfc2      	ittt	gt
 800037a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800037e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000382:	bd70      	popgt	{r4, r5, r6, pc}
 8000384:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000388:	f04f 0e00 	mov.w	lr, #0
 800038c:	3c01      	subs	r4, #1
 800038e:	f300 80ab 	bgt.w	80004e8 <__aeabi_dmul+0x238>
 8000392:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000396:	bfde      	ittt	le
 8000398:	2000      	movle	r0, #0
 800039a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800039e:	bd70      	pople	{r4, r5, r6, pc}
 80003a0:	f1c4 0400 	rsb	r4, r4, #0
 80003a4:	3c20      	subs	r4, #32
 80003a6:	da35      	bge.n	8000414 <__aeabi_dmul+0x164>
 80003a8:	340c      	adds	r4, #12
 80003aa:	dc1b      	bgt.n	80003e4 <__aeabi_dmul+0x134>
 80003ac:	f104 0414 	add.w	r4, r4, #20
 80003b0:	f1c4 0520 	rsb	r5, r4, #32
 80003b4:	fa00 f305 	lsl.w	r3, r0, r5
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f205 	lsl.w	r2, r1, r5
 80003c0:	ea40 0002 	orr.w	r0, r0, r2
 80003c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d0:	fa21 f604 	lsr.w	r6, r1, r4
 80003d4:	eb42 0106 	adc.w	r1, r2, r6
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 040c 	rsb	r4, r4, #12
 80003e8:	f1c4 0520 	rsb	r5, r4, #32
 80003ec:	fa00 f304 	lsl.w	r3, r0, r4
 80003f0:	fa20 f005 	lsr.w	r0, r0, r5
 80003f4:	fa01 f204 	lsl.w	r2, r1, r4
 80003f8:	ea40 0002 	orr.w	r0, r0, r2
 80003fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000404:	f141 0100 	adc.w	r1, r1, #0
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f205 	lsl.w	r2, r0, r5
 800041c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000420:	fa20 f304 	lsr.w	r3, r0, r4
 8000424:	fa01 f205 	lsl.w	r2, r1, r5
 8000428:	ea43 0302 	orr.w	r3, r3, r2
 800042c:	fa21 f004 	lsr.w	r0, r1, r4
 8000430:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000434:	fa21 f204 	lsr.w	r2, r1, r4
 8000438:	ea20 0002 	bic.w	r0, r0, r2
 800043c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000440:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000444:	bf08      	it	eq
 8000446:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	f094 0f00 	teq	r4, #0
 8000450:	d10f      	bne.n	8000472 <__aeabi_dmul+0x1c2>
 8000452:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000456:	0040      	lsls	r0, r0, #1
 8000458:	eb41 0101 	adc.w	r1, r1, r1
 800045c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000460:	bf08      	it	eq
 8000462:	3c01      	subeq	r4, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1a6>
 8000466:	ea41 0106 	orr.w	r1, r1, r6
 800046a:	f095 0f00 	teq	r5, #0
 800046e:	bf18      	it	ne
 8000470:	4770      	bxne	lr
 8000472:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000476:	0052      	lsls	r2, r2, #1
 8000478:	eb43 0303 	adc.w	r3, r3, r3
 800047c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000480:	bf08      	it	eq
 8000482:	3d01      	subeq	r5, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1c6>
 8000486:	ea43 0306 	orr.w	r3, r3, r6
 800048a:	4770      	bx	lr
 800048c:	ea94 0f0c 	teq	r4, ip
 8000490:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000494:	bf18      	it	ne
 8000496:	ea95 0f0c 	teqne	r5, ip
 800049a:	d00c      	beq.n	80004b6 <__aeabi_dmul+0x206>
 800049c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004a0:	bf18      	it	ne
 80004a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a6:	d1d1      	bne.n	800044c <__aeabi_dmul+0x19c>
 80004a8:	ea81 0103 	eor.w	r1, r1, r3
 80004ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004b0:	f04f 0000 	mov.w	r0, #0
 80004b4:	bd70      	pop	{r4, r5, r6, pc}
 80004b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ba:	bf06      	itte	eq
 80004bc:	4610      	moveq	r0, r2
 80004be:	4619      	moveq	r1, r3
 80004c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c4:	d019      	beq.n	80004fa <__aeabi_dmul+0x24a>
 80004c6:	ea94 0f0c 	teq	r4, ip
 80004ca:	d102      	bne.n	80004d2 <__aeabi_dmul+0x222>
 80004cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004d0:	d113      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004d2:	ea95 0f0c 	teq	r5, ip
 80004d6:	d105      	bne.n	80004e4 <__aeabi_dmul+0x234>
 80004d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004dc:	bf1c      	itt	ne
 80004de:	4610      	movne	r0, r2
 80004e0:	4619      	movne	r1, r3
 80004e2:	d10a      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004e4:	ea81 0103 	eor.w	r1, r1, r3
 80004e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd70      	pop	{r4, r5, r6, pc}
 80004fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000502:	bd70      	pop	{r4, r5, r6, pc}

08000504 <__aeabi_drsub>:
 8000504:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000508:	e002      	b.n	8000510 <__adddf3>
 800050a:	bf00      	nop

0800050c <__aeabi_dsub>:
 800050c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000510 <__adddf3>:
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000516:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800051a:	ea94 0f05 	teq	r4, r5
 800051e:	bf08      	it	eq
 8000520:	ea90 0f02 	teqeq	r0, r2
 8000524:	bf1f      	itttt	ne
 8000526:	ea54 0c00 	orrsne.w	ip, r4, r0
 800052a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800052e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000536:	f000 80e2 	beq.w	80006fe <__adddf3+0x1ee>
 800053a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800053e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000542:	bfb8      	it	lt
 8000544:	426d      	neglt	r5, r5
 8000546:	dd0c      	ble.n	8000562 <__adddf3+0x52>
 8000548:	442c      	add	r4, r5
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	ea82 0000 	eor.w	r0, r2, r0
 8000556:	ea83 0101 	eor.w	r1, r3, r1
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	2d36      	cmp	r5, #54	@ 0x36
 8000564:	bf88      	it	hi
 8000566:	bd30      	pophi	{r4, r5, pc}
 8000568:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800056c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000570:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000578:	d002      	beq.n	8000580 <__adddf3+0x70>
 800057a:	4240      	negs	r0, r0
 800057c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000580:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000584:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800058c:	d002      	beq.n	8000594 <__adddf3+0x84>
 800058e:	4252      	negs	r2, r2
 8000590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000594:	ea94 0f05 	teq	r4, r5
 8000598:	f000 80a7 	beq.w	80006ea <__adddf3+0x1da>
 800059c:	f1a4 0401 	sub.w	r4, r4, #1
 80005a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005a4:	db0d      	blt.n	80005c2 <__adddf3+0xb2>
 80005a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005aa:	fa22 f205 	lsr.w	r2, r2, r5
 80005ae:	1880      	adds	r0, r0, r2
 80005b0:	f141 0100 	adc.w	r1, r1, #0
 80005b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005b8:	1880      	adds	r0, r0, r2
 80005ba:	fa43 f305 	asr.w	r3, r3, r5
 80005be:	4159      	adcs	r1, r3
 80005c0:	e00e      	b.n	80005e0 <__adddf3+0xd0>
 80005c2:	f1a5 0520 	sub.w	r5, r5, #32
 80005c6:	f10e 0e20 	add.w	lr, lr, #32
 80005ca:	2a01      	cmp	r2, #1
 80005cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d0:	bf28      	it	cs
 80005d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005d6:	fa43 f305 	asr.w	r3, r3, r5
 80005da:	18c0      	adds	r0, r0, r3
 80005dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	d507      	bpl.n	80005f6 <__adddf3+0xe6>
 80005e6:	f04f 0e00 	mov.w	lr, #0
 80005ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005f6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005fa:	d31b      	bcc.n	8000634 <__adddf3+0x124>
 80005fc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000600:	d30c      	bcc.n	800061c <__adddf3+0x10c>
 8000602:	0849      	lsrs	r1, r1, #1
 8000604:	ea5f 0030 	movs.w	r0, r0, rrx
 8000608:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800060c:	f104 0401 	add.w	r4, r4, #1
 8000610:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000614:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000618:	f080 809a 	bcs.w	8000750 <__adddf3+0x240>
 800061c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000620:	bf08      	it	eq
 8000622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000626:	f150 0000 	adcs.w	r0, r0, #0
 800062a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062e:	ea41 0105 	orr.w	r1, r1, r5
 8000632:	bd30      	pop	{r4, r5, pc}
 8000634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000638:	4140      	adcs	r0, r0
 800063a:	eb41 0101 	adc.w	r1, r1, r1
 800063e:	3c01      	subs	r4, #1
 8000640:	bf28      	it	cs
 8000642:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000646:	d2e9      	bcs.n	800061c <__adddf3+0x10c>
 8000648:	f091 0f00 	teq	r1, #0
 800064c:	bf04      	itt	eq
 800064e:	4601      	moveq	r1, r0
 8000650:	2000      	moveq	r0, #0
 8000652:	fab1 f381 	clz	r3, r1
 8000656:	bf08      	it	eq
 8000658:	3320      	addeq	r3, #32
 800065a:	f1a3 030b 	sub.w	r3, r3, #11
 800065e:	f1b3 0220 	subs.w	r2, r3, #32
 8000662:	da0c      	bge.n	800067e <__adddf3+0x16e>
 8000664:	320c      	adds	r2, #12
 8000666:	dd08      	ble.n	800067a <__adddf3+0x16a>
 8000668:	f102 0c14 	add.w	ip, r2, #20
 800066c:	f1c2 020c 	rsb	r2, r2, #12
 8000670:	fa01 f00c 	lsl.w	r0, r1, ip
 8000674:	fa21 f102 	lsr.w	r1, r1, r2
 8000678:	e00c      	b.n	8000694 <__adddf3+0x184>
 800067a:	f102 0214 	add.w	r2, r2, #20
 800067e:	bfd8      	it	le
 8000680:	f1c2 0c20 	rsble	ip, r2, #32
 8000684:	fa01 f102 	lsl.w	r1, r1, r2
 8000688:	fa20 fc0c 	lsr.w	ip, r0, ip
 800068c:	bfdc      	itt	le
 800068e:	ea41 010c 	orrle.w	r1, r1, ip
 8000692:	4090      	lslle	r0, r2
 8000694:	1ae4      	subs	r4, r4, r3
 8000696:	bfa2      	ittt	ge
 8000698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800069c:	4329      	orrge	r1, r5
 800069e:	bd30      	popge	{r4, r5, pc}
 80006a0:	ea6f 0404 	mvn.w	r4, r4
 80006a4:	3c1f      	subs	r4, #31
 80006a6:	da1c      	bge.n	80006e2 <__adddf3+0x1d2>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc0e      	bgt.n	80006ca <__adddf3+0x1ba>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0220 	rsb	r2, r4, #32
 80006b4:	fa20 f004 	lsr.w	r0, r0, r4
 80006b8:	fa01 f302 	lsl.w	r3, r1, r2
 80006bc:	ea40 0003 	orr.w	r0, r0, r3
 80006c0:	fa21 f304 	lsr.w	r3, r1, r4
 80006c4:	ea45 0103 	orr.w	r1, r5, r3
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f1c4 040c 	rsb	r4, r4, #12
 80006ce:	f1c4 0220 	rsb	r2, r4, #32
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 f304 	lsl.w	r3, r1, r4
 80006da:	ea40 0003 	orr.w	r0, r0, r3
 80006de:	4629      	mov	r1, r5
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	fa21 f004 	lsr.w	r0, r1, r4
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f094 0f00 	teq	r4, #0
 80006ee:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006f2:	bf06      	itte	eq
 80006f4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006f8:	3401      	addeq	r4, #1
 80006fa:	3d01      	subne	r5, #1
 80006fc:	e74e      	b.n	800059c <__adddf3+0x8c>
 80006fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000702:	bf18      	it	ne
 8000704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000708:	d029      	beq.n	800075e <__adddf3+0x24e>
 800070a:	ea94 0f05 	teq	r4, r5
 800070e:	bf08      	it	eq
 8000710:	ea90 0f02 	teqeq	r0, r2
 8000714:	d005      	beq.n	8000722 <__adddf3+0x212>
 8000716:	ea54 0c00 	orrs.w	ip, r4, r0
 800071a:	bf04      	itt	eq
 800071c:	4619      	moveq	r1, r3
 800071e:	4610      	moveq	r0, r2
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	ea91 0f03 	teq	r1, r3
 8000726:	bf1e      	ittt	ne
 8000728:	2100      	movne	r1, #0
 800072a:	2000      	movne	r0, #0
 800072c:	bd30      	popne	{r4, r5, pc}
 800072e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000732:	d105      	bne.n	8000740 <__adddf3+0x230>
 8000734:	0040      	lsls	r0, r0, #1
 8000736:	4149      	adcs	r1, r1
 8000738:	bf28      	it	cs
 800073a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800073e:	bd30      	pop	{r4, r5, pc}
 8000740:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000744:	bf3c      	itt	cc
 8000746:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800074a:	bd30      	popcc	{r4, r5, pc}
 800074c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000750:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000754:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd30      	pop	{r4, r5, pc}
 800075e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000762:	bf1a      	itte	ne
 8000764:	4619      	movne	r1, r3
 8000766:	4610      	movne	r0, r2
 8000768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800076c:	bf1c      	itt	ne
 800076e:	460b      	movne	r3, r1
 8000770:	4602      	movne	r2, r0
 8000772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000776:	bf06      	itte	eq
 8000778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800077c:	ea91 0f03 	teqeq	r1, r3
 8000780:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000784:	bd30      	pop	{r4, r5, pc}
 8000786:	bf00      	nop

08000788 <__aeabi_ui2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800079c:	f04f 0500 	mov.w	r5, #0
 80007a0:	f04f 0100 	mov.w	r1, #0
 80007a4:	e750      	b.n	8000648 <__adddf3+0x138>
 80007a6:	bf00      	nop

080007a8 <__aeabi_i2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007bc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007c0:	bf48      	it	mi
 80007c2:	4240      	negmi	r0, r0
 80007c4:	f04f 0100 	mov.w	r1, #0
 80007c8:	e73e      	b.n	8000648 <__adddf3+0x138>
 80007ca:	bf00      	nop

080007cc <__aeabi_f2d>:
 80007cc:	0042      	lsls	r2, r0, #1
 80007ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007da:	bf1f      	itttt	ne
 80007dc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007e0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007e4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007e8:	4770      	bxne	lr
 80007ea:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ee:	bf08      	it	eq
 80007f0:	4770      	bxeq	lr
 80007f2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007f6:	bf04      	itt	eq
 80007f8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007fc:	4770      	bxeq	lr
 80007fe:	b530      	push	{r4, r5, lr}
 8000800:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000804:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000808:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800080c:	e71c      	b.n	8000648 <__adddf3+0x138>
 800080e:	bf00      	nop

08000810 <__aeabi_ul2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f04f 0500 	mov.w	r5, #0
 800081e:	e00a      	b.n	8000836 <__aeabi_l2d+0x16>

08000820 <__aeabi_l2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800082e:	d502      	bpl.n	8000836 <__aeabi_l2d+0x16>
 8000830:	4240      	negs	r0, r0
 8000832:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000836:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800083a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800083e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000842:	f43f aed8 	beq.w	80005f6 <__adddf3+0xe6>
 8000846:	f04f 0203 	mov.w	r2, #3
 800084a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800084e:	bf18      	it	ne
 8000850:	3203      	addne	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800085e:	f1c2 0320 	rsb	r3, r2, #32
 8000862:	fa00 fc03 	lsl.w	ip, r0, r3
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 fe03 	lsl.w	lr, r1, r3
 800086e:	ea40 000e 	orr.w	r0, r0, lr
 8000872:	fa21 f102 	lsr.w	r1, r1, r2
 8000876:	4414      	add	r4, r2
 8000878:	e6bd      	b.n	80005f6 <__adddf3+0xe6>
 800087a:	bf00      	nop

0800087c <__aeabi_d2f>:
 800087c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000880:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000884:	bf24      	itt	cs
 8000886:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800088a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800088e:	d90d      	bls.n	80008ac <__aeabi_d2f+0x30>
 8000890:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000894:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000898:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800089c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008a0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008a4:	bf08      	it	eq
 80008a6:	f020 0001 	biceq.w	r0, r0, #1
 80008aa:	4770      	bx	lr
 80008ac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80008b0:	d121      	bne.n	80008f6 <__aeabi_d2f+0x7a>
 80008b2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80008b6:	bfbc      	itt	lt
 80008b8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80008bc:	4770      	bxlt	lr
 80008be:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008c2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008c6:	f1c2 0218 	rsb	r2, r2, #24
 80008ca:	f1c2 0c20 	rsb	ip, r2, #32
 80008ce:	fa10 f30c 	lsls.w	r3, r0, ip
 80008d2:	fa20 f002 	lsr.w	r0, r0, r2
 80008d6:	bf18      	it	ne
 80008d8:	f040 0001 	orrne.w	r0, r0, #1
 80008dc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008e0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008e4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008e8:	ea40 000c 	orr.w	r0, r0, ip
 80008ec:	fa23 f302 	lsr.w	r3, r3, r2
 80008f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008f4:	e7cc      	b.n	8000890 <__aeabi_d2f+0x14>
 80008f6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008fa:	d107      	bne.n	800090c <__aeabi_d2f+0x90>
 80008fc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000900:	bf1e      	ittt	ne
 8000902:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000906:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800090a:	4770      	bxne	lr
 800090c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000910:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000914:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop

0800091c <__aeabi_uldivmod>:
 800091c:	b953      	cbnz	r3, 8000934 <__aeabi_uldivmod+0x18>
 800091e:	b94a      	cbnz	r2, 8000934 <__aeabi_uldivmod+0x18>
 8000920:	2900      	cmp	r1, #0
 8000922:	bf08      	it	eq
 8000924:	2800      	cmpeq	r0, #0
 8000926:	bf1c      	itt	ne
 8000928:	f04f 31ff 	movne.w	r1, #4294967295
 800092c:	f04f 30ff 	movne.w	r0, #4294967295
 8000930:	f000 b988 	b.w	8000c44 <__aeabi_idiv0>
 8000934:	f1ad 0c08 	sub.w	ip, sp, #8
 8000938:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800093c:	f000 f806 	bl	800094c <__udivmoddi4>
 8000940:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000944:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000948:	b004      	add	sp, #16
 800094a:	4770      	bx	lr

0800094c <__udivmoddi4>:
 800094c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000950:	9d08      	ldr	r5, [sp, #32]
 8000952:	468e      	mov	lr, r1
 8000954:	4604      	mov	r4, r0
 8000956:	4688      	mov	r8, r1
 8000958:	2b00      	cmp	r3, #0
 800095a:	d14a      	bne.n	80009f2 <__udivmoddi4+0xa6>
 800095c:	428a      	cmp	r2, r1
 800095e:	4617      	mov	r7, r2
 8000960:	d962      	bls.n	8000a28 <__udivmoddi4+0xdc>
 8000962:	fab2 f682 	clz	r6, r2
 8000966:	b14e      	cbz	r6, 800097c <__udivmoddi4+0x30>
 8000968:	f1c6 0320 	rsb	r3, r6, #32
 800096c:	fa01 f806 	lsl.w	r8, r1, r6
 8000970:	fa20 f303 	lsr.w	r3, r0, r3
 8000974:	40b7      	lsls	r7, r6
 8000976:	ea43 0808 	orr.w	r8, r3, r8
 800097a:	40b4      	lsls	r4, r6
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	fa1f fc87 	uxth.w	ip, r7
 8000984:	fbb8 f1fe 	udiv	r1, r8, lr
 8000988:	0c23      	lsrs	r3, r4, #16
 800098a:	fb0e 8811 	mls	r8, lr, r1, r8
 800098e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000992:	fb01 f20c 	mul.w	r2, r1, ip
 8000996:	429a      	cmp	r2, r3
 8000998:	d909      	bls.n	80009ae <__udivmoddi4+0x62>
 800099a:	18fb      	adds	r3, r7, r3
 800099c:	f101 30ff 	add.w	r0, r1, #4294967295
 80009a0:	f080 80ea 	bcs.w	8000b78 <__udivmoddi4+0x22c>
 80009a4:	429a      	cmp	r2, r3
 80009a6:	f240 80e7 	bls.w	8000b78 <__udivmoddi4+0x22c>
 80009aa:	3902      	subs	r1, #2
 80009ac:	443b      	add	r3, r7
 80009ae:	1a9a      	subs	r2, r3, r2
 80009b0:	b2a3      	uxth	r3, r4
 80009b2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009b6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009be:	fb00 fc0c 	mul.w	ip, r0, ip
 80009c2:	459c      	cmp	ip, r3
 80009c4:	d909      	bls.n	80009da <__udivmoddi4+0x8e>
 80009c6:	18fb      	adds	r3, r7, r3
 80009c8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009cc:	f080 80d6 	bcs.w	8000b7c <__udivmoddi4+0x230>
 80009d0:	459c      	cmp	ip, r3
 80009d2:	f240 80d3 	bls.w	8000b7c <__udivmoddi4+0x230>
 80009d6:	443b      	add	r3, r7
 80009d8:	3802      	subs	r0, #2
 80009da:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009de:	eba3 030c 	sub.w	r3, r3, ip
 80009e2:	2100      	movs	r1, #0
 80009e4:	b11d      	cbz	r5, 80009ee <__udivmoddi4+0xa2>
 80009e6:	40f3      	lsrs	r3, r6
 80009e8:	2200      	movs	r2, #0
 80009ea:	e9c5 3200 	strd	r3, r2, [r5]
 80009ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009f2:	428b      	cmp	r3, r1
 80009f4:	d905      	bls.n	8000a02 <__udivmoddi4+0xb6>
 80009f6:	b10d      	cbz	r5, 80009fc <__udivmoddi4+0xb0>
 80009f8:	e9c5 0100 	strd	r0, r1, [r5]
 80009fc:	2100      	movs	r1, #0
 80009fe:	4608      	mov	r0, r1
 8000a00:	e7f5      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a02:	fab3 f183 	clz	r1, r3
 8000a06:	2900      	cmp	r1, #0
 8000a08:	d146      	bne.n	8000a98 <__udivmoddi4+0x14c>
 8000a0a:	4573      	cmp	r3, lr
 8000a0c:	d302      	bcc.n	8000a14 <__udivmoddi4+0xc8>
 8000a0e:	4282      	cmp	r2, r0
 8000a10:	f200 8105 	bhi.w	8000c1e <__udivmoddi4+0x2d2>
 8000a14:	1a84      	subs	r4, r0, r2
 8000a16:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	4690      	mov	r8, r2
 8000a1e:	2d00      	cmp	r5, #0
 8000a20:	d0e5      	beq.n	80009ee <__udivmoddi4+0xa2>
 8000a22:	e9c5 4800 	strd	r4, r8, [r5]
 8000a26:	e7e2      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a28:	2a00      	cmp	r2, #0
 8000a2a:	f000 8090 	beq.w	8000b4e <__udivmoddi4+0x202>
 8000a2e:	fab2 f682 	clz	r6, r2
 8000a32:	2e00      	cmp	r6, #0
 8000a34:	f040 80a4 	bne.w	8000b80 <__udivmoddi4+0x234>
 8000a38:	1a8a      	subs	r2, r1, r2
 8000a3a:	0c03      	lsrs	r3, r0, #16
 8000a3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a40:	b280      	uxth	r0, r0
 8000a42:	b2bc      	uxth	r4, r7
 8000a44:	2101      	movs	r1, #1
 8000a46:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a4a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a52:	fb04 f20c 	mul.w	r2, r4, ip
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d907      	bls.n	8000a6a <__udivmoddi4+0x11e>
 8000a5a:	18fb      	adds	r3, r7, r3
 8000a5c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a60:	d202      	bcs.n	8000a68 <__udivmoddi4+0x11c>
 8000a62:	429a      	cmp	r2, r3
 8000a64:	f200 80e0 	bhi.w	8000c28 <__udivmoddi4+0x2dc>
 8000a68:	46c4      	mov	ip, r8
 8000a6a:	1a9b      	subs	r3, r3, r2
 8000a6c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a70:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a74:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a78:	fb02 f404 	mul.w	r4, r2, r4
 8000a7c:	429c      	cmp	r4, r3
 8000a7e:	d907      	bls.n	8000a90 <__udivmoddi4+0x144>
 8000a80:	18fb      	adds	r3, r7, r3
 8000a82:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a86:	d202      	bcs.n	8000a8e <__udivmoddi4+0x142>
 8000a88:	429c      	cmp	r4, r3
 8000a8a:	f200 80ca 	bhi.w	8000c22 <__udivmoddi4+0x2d6>
 8000a8e:	4602      	mov	r2, r0
 8000a90:	1b1b      	subs	r3, r3, r4
 8000a92:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a96:	e7a5      	b.n	80009e4 <__udivmoddi4+0x98>
 8000a98:	f1c1 0620 	rsb	r6, r1, #32
 8000a9c:	408b      	lsls	r3, r1
 8000a9e:	fa22 f706 	lsr.w	r7, r2, r6
 8000aa2:	431f      	orrs	r7, r3
 8000aa4:	fa0e f401 	lsl.w	r4, lr, r1
 8000aa8:	fa20 f306 	lsr.w	r3, r0, r6
 8000aac:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ab0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ab4:	4323      	orrs	r3, r4
 8000ab6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aba:	fa1f fc87 	uxth.w	ip, r7
 8000abe:	fbbe f0f9 	udiv	r0, lr, r9
 8000ac2:	0c1c      	lsrs	r4, r3, #16
 8000ac4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ac8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000acc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ad0:	45a6      	cmp	lr, r4
 8000ad2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x1a0>
 8000ad8:	193c      	adds	r4, r7, r4
 8000ada:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ade:	f080 809c 	bcs.w	8000c1a <__udivmoddi4+0x2ce>
 8000ae2:	45a6      	cmp	lr, r4
 8000ae4:	f240 8099 	bls.w	8000c1a <__udivmoddi4+0x2ce>
 8000ae8:	3802      	subs	r0, #2
 8000aea:	443c      	add	r4, r7
 8000aec:	eba4 040e 	sub.w	r4, r4, lr
 8000af0:	fa1f fe83 	uxth.w	lr, r3
 8000af4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000af8:	fb09 4413 	mls	r4, r9, r3, r4
 8000afc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b00:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b04:	45a4      	cmp	ip, r4
 8000b06:	d908      	bls.n	8000b1a <__udivmoddi4+0x1ce>
 8000b08:	193c      	adds	r4, r7, r4
 8000b0a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b0e:	f080 8082 	bcs.w	8000c16 <__udivmoddi4+0x2ca>
 8000b12:	45a4      	cmp	ip, r4
 8000b14:	d97f      	bls.n	8000c16 <__udivmoddi4+0x2ca>
 8000b16:	3b02      	subs	r3, #2
 8000b18:	443c      	add	r4, r7
 8000b1a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b1e:	eba4 040c 	sub.w	r4, r4, ip
 8000b22:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b26:	4564      	cmp	r4, ip
 8000b28:	4673      	mov	r3, lr
 8000b2a:	46e1      	mov	r9, ip
 8000b2c:	d362      	bcc.n	8000bf4 <__udivmoddi4+0x2a8>
 8000b2e:	d05f      	beq.n	8000bf0 <__udivmoddi4+0x2a4>
 8000b30:	b15d      	cbz	r5, 8000b4a <__udivmoddi4+0x1fe>
 8000b32:	ebb8 0203 	subs.w	r2, r8, r3
 8000b36:	eb64 0409 	sbc.w	r4, r4, r9
 8000b3a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b3e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b42:	431e      	orrs	r6, r3
 8000b44:	40cc      	lsrs	r4, r1
 8000b46:	e9c5 6400 	strd	r6, r4, [r5]
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	e74f      	b.n	80009ee <__udivmoddi4+0xa2>
 8000b4e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b52:	0c01      	lsrs	r1, r0, #16
 8000b54:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b58:	b280      	uxth	r0, r0
 8000b5a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b5e:	463b      	mov	r3, r7
 8000b60:	4638      	mov	r0, r7
 8000b62:	463c      	mov	r4, r7
 8000b64:	46b8      	mov	r8, r7
 8000b66:	46be      	mov	lr, r7
 8000b68:	2620      	movs	r6, #32
 8000b6a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b6e:	eba2 0208 	sub.w	r2, r2, r8
 8000b72:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b76:	e766      	b.n	8000a46 <__udivmoddi4+0xfa>
 8000b78:	4601      	mov	r1, r0
 8000b7a:	e718      	b.n	80009ae <__udivmoddi4+0x62>
 8000b7c:	4610      	mov	r0, r2
 8000b7e:	e72c      	b.n	80009da <__udivmoddi4+0x8e>
 8000b80:	f1c6 0220 	rsb	r2, r6, #32
 8000b84:	fa2e f302 	lsr.w	r3, lr, r2
 8000b88:	40b7      	lsls	r7, r6
 8000b8a:	40b1      	lsls	r1, r6
 8000b8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b94:	430a      	orrs	r2, r1
 8000b96:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b9a:	b2bc      	uxth	r4, r7
 8000b9c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ba0:	0c11      	lsrs	r1, r2, #16
 8000ba2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ba6:	fb08 f904 	mul.w	r9, r8, r4
 8000baa:	40b0      	lsls	r0, r6
 8000bac:	4589      	cmp	r9, r1
 8000bae:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000bb2:	b280      	uxth	r0, r0
 8000bb4:	d93e      	bls.n	8000c34 <__udivmoddi4+0x2e8>
 8000bb6:	1879      	adds	r1, r7, r1
 8000bb8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bbc:	d201      	bcs.n	8000bc2 <__udivmoddi4+0x276>
 8000bbe:	4589      	cmp	r9, r1
 8000bc0:	d81f      	bhi.n	8000c02 <__udivmoddi4+0x2b6>
 8000bc2:	eba1 0109 	sub.w	r1, r1, r9
 8000bc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bca:	fb09 f804 	mul.w	r8, r9, r4
 8000bce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bd2:	b292      	uxth	r2, r2
 8000bd4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bd8:	4542      	cmp	r2, r8
 8000bda:	d229      	bcs.n	8000c30 <__udivmoddi4+0x2e4>
 8000bdc:	18ba      	adds	r2, r7, r2
 8000bde:	f109 31ff 	add.w	r1, r9, #4294967295
 8000be2:	d2c4      	bcs.n	8000b6e <__udivmoddi4+0x222>
 8000be4:	4542      	cmp	r2, r8
 8000be6:	d2c2      	bcs.n	8000b6e <__udivmoddi4+0x222>
 8000be8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bec:	443a      	add	r2, r7
 8000bee:	e7be      	b.n	8000b6e <__udivmoddi4+0x222>
 8000bf0:	45f0      	cmp	r8, lr
 8000bf2:	d29d      	bcs.n	8000b30 <__udivmoddi4+0x1e4>
 8000bf4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bf8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bfc:	3801      	subs	r0, #1
 8000bfe:	46e1      	mov	r9, ip
 8000c00:	e796      	b.n	8000b30 <__udivmoddi4+0x1e4>
 8000c02:	eba7 0909 	sub.w	r9, r7, r9
 8000c06:	4449      	add	r1, r9
 8000c08:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c0c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c10:	fb09 f804 	mul.w	r8, r9, r4
 8000c14:	e7db      	b.n	8000bce <__udivmoddi4+0x282>
 8000c16:	4673      	mov	r3, lr
 8000c18:	e77f      	b.n	8000b1a <__udivmoddi4+0x1ce>
 8000c1a:	4650      	mov	r0, sl
 8000c1c:	e766      	b.n	8000aec <__udivmoddi4+0x1a0>
 8000c1e:	4608      	mov	r0, r1
 8000c20:	e6fd      	b.n	8000a1e <__udivmoddi4+0xd2>
 8000c22:	443b      	add	r3, r7
 8000c24:	3a02      	subs	r2, #2
 8000c26:	e733      	b.n	8000a90 <__udivmoddi4+0x144>
 8000c28:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c2c:	443b      	add	r3, r7
 8000c2e:	e71c      	b.n	8000a6a <__udivmoddi4+0x11e>
 8000c30:	4649      	mov	r1, r9
 8000c32:	e79c      	b.n	8000b6e <__udivmoddi4+0x222>
 8000c34:	eba1 0109 	sub.w	r1, r1, r9
 8000c38:	46c4      	mov	ip, r8
 8000c3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c3e:	fb09 f804 	mul.w	r8, r9, r4
 8000c42:	e7c4      	b.n	8000bce <__udivmoddi4+0x282>

08000c44 <__aeabi_idiv0>:
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08a      	sub	sp, #40	@ 0x28
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000c4e:	463b      	mov	r3, r7
 8000c50:	2228      	movs	r2, #40	@ 0x28
 8000c52:	2100      	movs	r1, #0
 8000c54:	4618      	mov	r0, r3
 8000c56:	f00a fcb6 	bl	800b5c6 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000c5a:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <MX_DAC1_Init+0x60>)
 8000c5c:	4a13      	ldr	r2, [pc, #76]	@ (8000cac <MX_DAC1_Init+0x64>)
 8000c5e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000c60:	4811      	ldr	r0, [pc, #68]	@ (8000ca8 <MX_DAC1_Init+0x60>)
 8000c62:	f002 f867 	bl	8002d34 <HAL_DAC_Init>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000c6c:	f001 f946 	bl	8001efc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000c70:	2300      	movs	r3, #0
 8000c72:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000c74:	230a      	movs	r3, #10
 8000c76:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000c78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c7c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000c82:	2300      	movs	r3, #0
 8000c84:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000c8a:	463b      	mov	r3, r7
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4805      	ldr	r0, [pc, #20]	@ (8000ca8 <MX_DAC1_Init+0x60>)
 8000c92:	f002 fa05 	bl	80030a0 <HAL_DAC_ConfigChannel>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000c9c:	f001 f92e 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000ca0:	bf00      	nop
 8000ca2:	3728      	adds	r7, #40	@ 0x28
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	2000008c 	.word	0x2000008c
 8000cac:	40007400 	.word	0x40007400

08000cb0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08a      	sub	sp, #40	@ 0x28
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	60da      	str	r2, [r3, #12]
 8000cc6:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a2f      	ldr	r2, [pc, #188]	@ (8000d8c <HAL_DAC_MspInit+0xdc>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d157      	bne.n	8000d82 <HAL_DAC_MspInit+0xd2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000cd2:	4b2f      	ldr	r3, [pc, #188]	@ (8000d90 <HAL_DAC_MspInit+0xe0>)
 8000cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd6:	4a2e      	ldr	r2, [pc, #184]	@ (8000d90 <HAL_DAC_MspInit+0xe0>)
 8000cd8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000cdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cde:	4b2c      	ldr	r3, [pc, #176]	@ (8000d90 <HAL_DAC_MspInit+0xe0>)
 8000ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000ce6:	613b      	str	r3, [r7, #16]
 8000ce8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b29      	ldr	r3, [pc, #164]	@ (8000d90 <HAL_DAC_MspInit+0xe0>)
 8000cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cee:	4a28      	ldr	r2, [pc, #160]	@ (8000d90 <HAL_DAC_MspInit+0xe0>)
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf6:	4b26      	ldr	r3, [pc, #152]	@ (8000d90 <HAL_DAC_MspInit+0xe0>)
 8000cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d02:	2310      	movs	r3, #16
 8000d04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d06:	2303      	movs	r3, #3
 8000d08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0e:	f107 0314 	add.w	r3, r7, #20
 8000d12:	4619      	mov	r1, r3
 8000d14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d18:	f003 fa24 	bl	8004164 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8000d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d1e:	4a1e      	ldr	r2, [pc, #120]	@ (8000d98 <HAL_DAC_MspInit+0xe8>)
 8000d20:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8000d22:	4b1c      	ldr	r3, [pc, #112]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d24:	2206      	movs	r2, #6
 8000d26:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d28:	4b1a      	ldr	r3, [pc, #104]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d2a:	2210      	movs	r2, #16
 8000d2c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d2e:	4b19      	ldr	r3, [pc, #100]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000d34:	4b17      	ldr	r3, [pc, #92]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d36:	2280      	movs	r2, #128	@ 0x80
 8000d38:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d3a:	4b16      	ldr	r3, [pc, #88]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d40:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d42:	4b14      	ldr	r3, [pc, #80]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d48:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000d4a:	4b12      	ldr	r3, [pc, #72]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d4c:	2220      	movs	r2, #32
 8000d4e:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000d50:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000d56:	480f      	ldr	r0, [pc, #60]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d58:	f002 ff36 	bl	8003bc8 <HAL_DMA_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8000d62:	f001 f8cb 	bl	8001efc <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4a0a      	ldr	r2, [pc, #40]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	4a09      	ldr	r2, [pc, #36]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	210f      	movs	r1, #15
 8000d76:	2036      	movs	r0, #54	@ 0x36
 8000d78:	f001 ffb2 	bl	8002ce0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d7c:	2036      	movs	r0, #54	@ 0x36
 8000d7e:	f001 ffcb 	bl	8002d18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000d82:	bf00      	nop
 8000d84:	3728      	adds	r7, #40	@ 0x28
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40007400 	.word	0x40007400
 8000d90:	40021000 	.word	0x40021000
 8000d94:	200000a0 	.word	0x200000a0
 8000d98:	40020008 	.word	0x40020008

08000d9c <MX_DFSDM1_Init>:
DFSDM_Channel_HandleTypeDef hdfsdm1_channel2;
DMA_HandleTypeDef hdma_dfsdm1_flt0;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8000da0:	4b2c      	ldr	r3, [pc, #176]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000da2:	4a2d      	ldr	r2, [pc, #180]	@ (8000e58 <MX_DFSDM1_Init+0xbc>)
 8000da4:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000da6:	4b2b      	ldr	r3, [pc, #172]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8000dac:	4b29      	ldr	r3, [pc, #164]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8000db2:	4b28      	ldr	r3, [pc, #160]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8000db8:	4b26      	ldr	r3, [pc, #152]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000dba:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8000dbe:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 64;
 8000dc0:	4b24      	ldr	r3, [pc, #144]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000dc2:	2240      	movs	r2, #64	@ 0x40
 8000dc4:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8000dc6:	4b23      	ldr	r3, [pc, #140]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000dc8:	2201      	movs	r2, #1
 8000dca:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8000dcc:	4821      	ldr	r0, [pc, #132]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000dce:	f002 fc07 	bl	80035e0 <HAL_DFSDM_FilterInit>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 8000dd8:	f001 f890 	bl	8001efc <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8000ddc:	4b1f      	ldr	r3, [pc, #124]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000dde:	4a20      	ldr	r2, [pc, #128]	@ (8000e60 <MX_DFSDM1_Init+0xc4>)
 8000de0:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000de2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000de8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 117;
 8000dee:	4b1b      	ldr	r3, [pc, #108]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000df0:	2275      	movs	r2, #117	@ 0x75
 8000df2:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000df4:	4b19      	ldr	r3, [pc, #100]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000dfa:	4b18      	ldr	r3, [pc, #96]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000e00:	4b16      	ldr	r3, [pc, #88]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000e06:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000e0c:	4b13      	ldr	r3, [pc, #76]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e0e:	2204      	movs	r2, #4
 8000e10:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000e12:	4b12      	ldr	r3, [pc, #72]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000e18:	4b10      	ldr	r3, [pc, #64]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8000e1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8000e24:	4b0d      	ldr	r3, [pc, #52]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8000e2a:	480c      	ldr	r0, [pc, #48]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e2c:	f002 fb18 	bl	8003460 <HAL_DFSDM_ChannelInit>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_DFSDM1_Init+0x9e>
  {
    Error_Handler();
 8000e36:	f001 f861 	bl	8001efc <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	4909      	ldr	r1, [pc, #36]	@ (8000e64 <MX_DFSDM1_Init+0xc8>)
 8000e3e:	4805      	ldr	r0, [pc, #20]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000e40:	f002 fca8 	bl	8003794 <HAL_DFSDM_FilterConfigRegChannel>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_DFSDM1_Init+0xb2>
  {
    Error_Handler();
 8000e4a:	f001 f857 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20000100 	.word	0x20000100
 8000e58:	40016100 	.word	0x40016100
 8000e5c:	20000154 	.word	0x20000154
 8000e60:	40016040 	.word	0x40016040
 8000e64:	00020004 	.word	0x00020004

08000e68 <HAL_DFSDM_FilterMspInit>:
static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b0ae      	sub	sp, #184	@ 0xb8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e70:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e80:	f107 0310 	add.w	r3, r7, #16
 8000e84:	2294      	movs	r2, #148	@ 0x94
 8000e86:	2100      	movs	r1, #0
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f00a fb9c 	bl	800b5c6 <memset>
  if(DFSDM1_Init == 0)
 8000e8e:	4b45      	ldr	r3, [pc, #276]	@ (8000fa4 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d14b      	bne.n	8000f2e <HAL_DFSDM_FilterMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000e96:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e9a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ea2:	f107 0310 	add.w	r3, r7, #16
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f005 fc78 	bl	800679c <HAL_RCCEx_PeriphCLKConfig>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8000eb2:	f001 f823 	bl	8001efc <Error_Handler>
    }

    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000eb6:	4b3c      	ldr	r3, [pc, #240]	@ (8000fa8 <HAL_DFSDM_FilterMspInit+0x140>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	3301      	adds	r3, #1
 8000ebc:	4a3a      	ldr	r2, [pc, #232]	@ (8000fa8 <HAL_DFSDM_FilterMspInit+0x140>)
 8000ebe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000ec0:	4b39      	ldr	r3, [pc, #228]	@ (8000fa8 <HAL_DFSDM_FilterMspInit+0x140>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d10b      	bne.n	8000ee0 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000ec8:	4b38      	ldr	r3, [pc, #224]	@ (8000fac <HAL_DFSDM_FilterMspInit+0x144>)
 8000eca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ecc:	4a37      	ldr	r2, [pc, #220]	@ (8000fac <HAL_DFSDM_FilterMspInit+0x144>)
 8000ece:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ed2:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ed4:	4b35      	ldr	r3, [pc, #212]	@ (8000fac <HAL_DFSDM_FilterMspInit+0x144>)
 8000ed6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ed8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ee0:	4b32      	ldr	r3, [pc, #200]	@ (8000fac <HAL_DFSDM_FilterMspInit+0x144>)
 8000ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee4:	4a31      	ldr	r2, [pc, #196]	@ (8000fac <HAL_DFSDM_FilterMspInit+0x144>)
 8000ee6:	f043 0310 	orr.w	r3, r3, #16
 8000eea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eec:	4b2f      	ldr	r3, [pc, #188]	@ (8000fac <HAL_DFSDM_FilterMspInit+0x144>)
 8000eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef0:	f003 0310 	and.w	r3, r3, #16
 8000ef4:	60bb      	str	r3, [r7, #8]
 8000ef6:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000ef8:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000efc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f00:	2302      	movs	r3, #2
 8000f02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000f12:	2306      	movs	r3, #6
 8000f14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f18:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4824      	ldr	r0, [pc, #144]	@ (8000fb0 <HAL_DFSDM_FilterMspInit+0x148>)
 8000f20:	f003 f920 	bl	8004164 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000f24:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8000fa4 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000f2c:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter0){
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a20      	ldr	r2, [pc, #128]	@ (8000fb4 <HAL_DFSDM_FilterMspInit+0x14c>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d130      	bne.n	8000f9a <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel2;
 8000f38:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f3a:	4a20      	ldr	r2, [pc, #128]	@ (8000fbc <HAL_DFSDM_FilterMspInit+0x154>)
 8000f3c:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 8000f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f40:	2256      	movs	r2, #86	@ 0x56
 8000f42:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f44:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8000f50:	4b19      	ldr	r3, [pc, #100]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f52:	2280      	movs	r2, #128	@ 0x80
 8000f54:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f56:	4b18      	ldr	r3, [pc, #96]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f5c:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f5e:	4b16      	ldr	r3, [pc, #88]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f60:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f64:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8000f66:	4b14      	ldr	r3, [pc, #80]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f68:	2220      	movs	r2, #32
 8000f6a:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8000f72:	4811      	ldr	r0, [pc, #68]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f74:	f002 fe28 	bl	8003bc8 <HAL_DMA_Init>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 8000f7e:	f000 ffbd 	bl	8001efc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a0c      	ldr	r2, [pc, #48]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f86:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f88:	4a0b      	ldr	r2, [pc, #44]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a09      	ldr	r2, [pc, #36]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f92:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f94:	4a08      	ldr	r2, [pc, #32]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 8000f9a:	bf00      	nop
 8000f9c:	37b8      	adds	r7, #184	@ 0xb8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	200001f0 	.word	0x200001f0
 8000fa8:	200001ec 	.word	0x200001ec
 8000fac:	40021000 	.word	0x40021000
 8000fb0:	48001000 	.word	0x48001000
 8000fb4:	40016100 	.word	0x40016100
 8000fb8:	2000018c 	.word	0x2000018c
 8000fbc:	4002001c 	.word	0x4002001c

08000fc0 <HAL_DFSDM_ChannelMspInit>:

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b0ae      	sub	sp, #184	@ 0xb8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fd8:	f107 0310 	add.w	r3, r7, #16
 8000fdc:	2294      	movs	r2, #148	@ 0x94
 8000fde:	2100      	movs	r1, #0
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f00a faf0 	bl	800b5c6 <memset>
  if(DFSDM1_Init == 0)
 8000fe6:	4b2a      	ldr	r3, [pc, #168]	@ (8001090 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d14b      	bne.n	8001086 <HAL_DFSDM_ChannelMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000fee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ff2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ffa:	f107 0310 	add.w	r3, r7, #16
 8000ffe:	4618      	mov	r0, r3
 8001000:	f005 fbcc 	bl	800679c <HAL_RCCEx_PeriphCLKConfig>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800100a:	f000 ff77 	bl	8001efc <Error_Handler>
    }

    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800100e:	4b21      	ldr	r3, [pc, #132]	@ (8001094 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	3301      	adds	r3, #1
 8001014:	4a1f      	ldr	r2, [pc, #124]	@ (8001094 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001016:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001018:	4b1e      	ldr	r3, [pc, #120]	@ (8001094 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d10b      	bne.n	8001038 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001020:	4b1d      	ldr	r3, [pc, #116]	@ (8001098 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001022:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001024:	4a1c      	ldr	r2, [pc, #112]	@ (8001098 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001026:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800102a:	6613      	str	r3, [r2, #96]	@ 0x60
 800102c:	4b1a      	ldr	r3, [pc, #104]	@ (8001098 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800102e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001030:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001038:	4b17      	ldr	r3, [pc, #92]	@ (8001098 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800103a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103c:	4a16      	ldr	r2, [pc, #88]	@ (8001098 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800103e:	f043 0310 	orr.w	r3, r3, #16
 8001042:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001044:	4b14      	ldr	r3, [pc, #80]	@ (8001098 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001048:	f003 0310 	and.w	r3, r3, #16
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001050:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001054:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001058:	2302      	movs	r3, #2
 800105a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001064:	2300      	movs	r3, #0
 8001066:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800106a:	2306      	movs	r3, #6
 800106c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001070:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001074:	4619      	mov	r1, r3
 8001076:	4809      	ldr	r0, [pc, #36]	@ (800109c <HAL_DFSDM_ChannelMspInit+0xdc>)
 8001078:	f003 f874 	bl	8004164 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800107c:	4b04      	ldr	r3, [pc, #16]	@ (8001090 <HAL_DFSDM_ChannelMspInit+0xd0>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	3301      	adds	r3, #1
 8001082:	4a03      	ldr	r2, [pc, #12]	@ (8001090 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8001084:	6013      	str	r3, [r2, #0]
  }
}
 8001086:	bf00      	nop
 8001088:	37b8      	adds	r7, #184	@ 0xb8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200001f0 	.word	0x200001f0
 8001094:	200001ec 	.word	0x200001ec
 8001098:	40021000 	.word	0x40021000
 800109c:	48001000 	.word	0x48001000

080010a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80010a6:	4b16      	ldr	r3, [pc, #88]	@ (8001100 <MX_DMA_Init+0x60>)
 80010a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010aa:	4a15      	ldr	r2, [pc, #84]	@ (8001100 <MX_DMA_Init+0x60>)
 80010ac:	f043 0304 	orr.w	r3, r3, #4
 80010b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80010b2:	4b13      	ldr	r3, [pc, #76]	@ (8001100 <MX_DMA_Init+0x60>)
 80010b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010b6:	f003 0304 	and.w	r3, r3, #4
 80010ba:	607b      	str	r3, [r7, #4]
 80010bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010be:	4b10      	ldr	r3, [pc, #64]	@ (8001100 <MX_DMA_Init+0x60>)
 80010c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001100 <MX_DMA_Init+0x60>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80010ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001100 <MX_DMA_Init+0x60>)
 80010cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	603b      	str	r3, [r7, #0]
 80010d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2105      	movs	r1, #5
 80010da:	200b      	movs	r0, #11
 80010dc:	f001 fe00 	bl	8002ce0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80010e0:	200b      	movs	r0, #11
 80010e2:	f001 fe19 	bl	8002d18 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80010e6:	2200      	movs	r2, #0
 80010e8:	2105      	movs	r1, #5
 80010ea:	200c      	movs	r0, #12
 80010ec:	f001 fdf8 	bl	8002ce0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80010f0:	200c      	movs	r0, #12
 80010f2:	f001 fe11 	bl	8002d18 <HAL_NVIC_EnableIRQ>

}
 80010f6:	bf00      	nop
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40021000 	.word	0x40021000

08001104 <vApplicationGetIdleTaskMemory>:
static StackType_t  xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer,
                                    StackType_t **ppxIdleTaskStackBuffer,
                                    uint32_t *pulIdleTaskStackSize )
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	4a07      	ldr	r2, [pc, #28]	@ (8001130 <vApplicationGetIdleTaskMemory+0x2c>)
 8001114:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	4a06      	ldr	r2, [pc, #24]	@ (8001134 <vApplicationGetIdleTaskMemory+0x30>)
 800111a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2280      	movs	r2, #128	@ 0x80
 8001120:	601a      	str	r2, [r3, #0]
}
 8001122:	bf00      	nop
 8001124:	3714      	adds	r7, #20
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	20000210 	.word	0x20000210
 8001134:	20000264 	.word	0x20000264

08001138 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001138:	b5b0      	push	{r4, r5, r7, lr}
 800113a:	b0aa      	sub	sp, #168	@ 0xa8
 800113c:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of MicSem */
  osSemaphoreDef(MicSem);
 800113e:	2300      	movs	r3, #0
 8001140:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001144:	2300      	movs	r3, #0
 8001146:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  MicSemHandle = osSemaphoreCreate(osSemaphore(MicSem), 0);
 800114a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800114e:	2100      	movs	r1, #0
 8001150:	4618      	mov	r0, r3
 8001152:	f007 fcec 	bl	8008b2e <osSemaphoreCreate>
 8001156:	4603      	mov	r3, r0
 8001158:	4a38      	ldr	r2, [pc, #224]	@ (800123c <MX_FREERTOS_Init+0x104>)
 800115a:	6013      	str	r3, [r2, #0]
  /* definition and creation of AudioQueue */
//  osMessageQDef(AudioQueue, 4, uint16_t);
//  AudioQueueHandle = osMessageCreate(osMessageQ(AudioQueue), NULL);

  /* USER CODE BEGIN RTOS_QUEUES */
  osMessageQDef(AudioQueue, 4, AudioCmd *);
 800115c:	4b38      	ldr	r3, [pc, #224]	@ (8001240 <MX_FREERTOS_Init+0x108>)
 800115e:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 8001162:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001164:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  AudioQueueHandle = osMessageCreate(osMessageQ(AudioQueue), NULL);
 8001168:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800116c:	2100      	movs	r1, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f007 fd0f 	bl	8008b92 <osMessageCreate>
 8001174:	4603      	mov	r3, r0
 8001176:	4a33      	ldr	r2, [pc, #204]	@ (8001244 <MX_FREERTOS_Init+0x10c>)
 8001178:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 800117a:	4b33      	ldr	r3, [pc, #204]	@ (8001248 <MX_FREERTOS_Init+0x110>)
 800117c:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8001180:	461d      	mov	r5, r3
 8001182:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001184:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001186:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800118a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800118e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001192:	2100      	movs	r1, #0
 8001194:	4618      	mov	r0, r3
 8001196:	f007 fc6a 	bl	8008a6e <osThreadCreate>
 800119a:	4603      	mov	r3, r0
 800119c:	4a2b      	ldr	r2, [pc, #172]	@ (800124c <MX_FREERTOS_Init+0x114>)
 800119e:	6013      	str	r3, [r2, #0]

  /* definition and creation of GameTask */
  osThreadDef(GameTask, StartTask02, osPriorityNormal, 0, 512);
 80011a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001250 <MX_FREERTOS_Init+0x118>)
 80011a2:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 80011a6:	461d      	mov	r5, r3
 80011a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GameTaskHandle = osThreadCreate(osThread(GameTask), NULL);
 80011b4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f007 fc57 	bl	8008a6e <osThreadCreate>
 80011c0:	4603      	mov	r3, r0
 80011c2:	4a24      	ldr	r2, [pc, #144]	@ (8001254 <MX_FREERTOS_Init+0x11c>)
 80011c4:	6013      	str	r3, [r2, #0]

  /* definition and creation of MicTask */
  osThreadDef(MicTask, StartTask03, osPriorityHigh, 0, 256);
 80011c6:	4b24      	ldr	r3, [pc, #144]	@ (8001258 <MX_FREERTOS_Init+0x120>)
 80011c8:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80011cc:	461d      	mov	r5, r3
 80011ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MicTaskHandle = osThreadCreate(osThread(MicTask), NULL);
 80011da:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011de:	2100      	movs	r1, #0
 80011e0:	4618      	mov	r0, r3
 80011e2:	f007 fc44 	bl	8008a6e <osThreadCreate>
 80011e6:	4603      	mov	r3, r0
 80011e8:	4a1c      	ldr	r2, [pc, #112]	@ (800125c <MX_FREERTOS_Init+0x124>)
 80011ea:	6013      	str	r3, [r2, #0]

  /* definition and creation of FlashTask */
  osThreadDef(FlashTask, StartTask04, osPriorityLow, 0, 256);
 80011ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001260 <MX_FREERTOS_Init+0x128>)
 80011ee:	f107 0420 	add.w	r4, r7, #32
 80011f2:	461d      	mov	r5, r3
 80011f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  FlashTaskHandle = osThreadCreate(osThread(FlashTask), NULL);
 8001200:	f107 0320 	add.w	r3, r7, #32
 8001204:	2100      	movs	r1, #0
 8001206:	4618      	mov	r0, r3
 8001208:	f007 fc31 	bl	8008a6e <osThreadCreate>
 800120c:	4603      	mov	r3, r0
 800120e:	4a15      	ldr	r2, [pc, #84]	@ (8001264 <MX_FREERTOS_Init+0x12c>)
 8001210:	6013      	str	r3, [r2, #0]

  /* definition and creation of AudioTask */
  osThreadDef(AudioTask, StartTask05, osPriorityAboveNormal, 0, 512);
 8001212:	4b15      	ldr	r3, [pc, #84]	@ (8001268 <MX_FREERTOS_Init+0x130>)
 8001214:	1d3c      	adds	r4, r7, #4
 8001216:	461d      	mov	r5, r3
 8001218:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800121a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800121c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001220:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AudioTaskHandle = osThreadCreate(osThread(AudioTask), NULL);
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	2100      	movs	r1, #0
 8001228:	4618      	mov	r0, r3
 800122a:	f007 fc20 	bl	8008a6e <osThreadCreate>
 800122e:	4603      	mov	r3, r0
 8001230:	4a0e      	ldr	r2, [pc, #56]	@ (800126c <MX_FREERTOS_Init+0x134>)
 8001232:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add any extra RTOS objects here if needed */
  /* USER CODE END RTOS_THREADS */

}
 8001234:	bf00      	nop
 8001236:	37a8      	adds	r7, #168	@ 0xa8
 8001238:	46bd      	mov	sp, r7
 800123a:	bdb0      	pop	{r4, r5, r7, pc}
 800123c:	2000020c 	.word	0x2000020c
 8001240:	0800c67c 	.word	0x0800c67c
 8001244:	20000208 	.word	0x20000208
 8001248:	0800c698 	.word	0x0800c698
 800124c:	200001f4 	.word	0x200001f4
 8001250:	0800c6c0 	.word	0x0800c6c0
 8001254:	200001f8 	.word	0x200001f8
 8001258:	0800c6e4 	.word	0x0800c6e4
 800125c:	200001fc 	.word	0x200001fc
 8001260:	0800c70c 	.word	0x0800c70c
 8001264:	20000200 	.word	0x20000200
 8001268:	0800c734 	.word	0x0800c734
 800126c:	20000204 	.word	0x20000204

08001270 <StartDefaultTask>:
/**
  * @brief  Function implementing the defaultTask thread.
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  for(;;)
  {
    osDelay(1);
 8001278:	2001      	movs	r0, #1
 800127a:	f007 fc44 	bl	8008b06 <osDelay>
 800127e:	e7fb      	b.n	8001278 <StartDefaultTask+0x8>

08001280 <StartTask02>:
/**
* @brief Function implementing the GameTask thread.
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8001280:	b5b0      	push	{r4, r5, r7, lr}
 8001282:	f5ad 7d1e 	sub.w	sp, sp, #632	@ 0x278
 8001286:	af04      	add	r7, sp, #16
 8001288:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800128c:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8001290:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartTask02 */

  for(;;)
  {
      switch (g_state) {
 8001292:	4ba4      	ldr	r3, [pc, #656]	@ (8001524 <StartTask02+0x2a4>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b04      	cmp	r3, #4
 8001298:	f200 827d 	bhi.w	8001796 <StartTask02+0x516>
 800129c:	a201      	add	r2, pc, #4	@ (adr r2, 80012a4 <StartTask02+0x24>)
 800129e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a2:	bf00      	nop
 80012a4:	080012b9 	.word	0x080012b9
 80012a8:	080012ed 	.word	0x080012ed
 80012ac:	08001361 	.word	0x08001361
 80012b0:	080013b1 	.word	0x080013b1
 80012b4:	08001751 	.word	0x08001751

          case GAME_AWAKE:
          {
              // Display rules once
              char msg[512];
              snprintf(msg,sizeof(msg),
 80012b8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80012bc:	4a9a      	ldr	r2, [pc, #616]	@ (8001528 <StartTask02+0x2a8>)
 80012be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012c2:	4618      	mov	r0, r3
 80012c4:	f00a f8e4 	bl	800b490 <sniprintf>
                      "- High note: tilt right. Low note: tilt left\r\n"
                      "- Middle note: make a sound!\r\n"
                      "- Start game with button press\r\n"
                      "- When game starts, listen for 3 countdown tones\r\n"
                      "- Score printed at end. Play again with button press\r\n\r\n");
              HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80012c8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7fe ff97 	bl	8000200 <strlen>
 80012d2:	4603      	mov	r3, r0
 80012d4:	b29a      	uxth	r2, r3
 80012d6:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80012da:	f04f 33ff 	mov.w	r3, #4294967295
 80012de:	4893      	ldr	r0, [pc, #588]	@ (800152c <StartTask02+0x2ac>)
 80012e0:	f006 fcfa 	bl	8007cd8 <HAL_UART_Transmit>

              g_state = GAME_IDLE;
 80012e4:	4b8f      	ldr	r3, [pc, #572]	@ (8001524 <StartTask02+0x2a4>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	701a      	strb	r2, [r3, #0]
              break;
 80012ea:	e258      	b.n	800179e <StartTask02+0x51e>
          }

          case GAME_IDLE:
          {
        	  taskYIELD();
 80012ec:	4b90      	ldr	r3, [pc, #576]	@ (8001530 <StartTask02+0x2b0>)
 80012ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	f3bf 8f4f 	dsb	sy
 80012f8:	f3bf 8f6f 	isb	sy

              // Prepare new random sequence when entering idle
              static uint8_t initialized = 0;
              if (!initialized) {
 80012fc:	4b8d      	ldr	r3, [pc, #564]	@ (8001534 <StartTask02+0x2b4>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d108      	bne.n	8001316 <StartTask02+0x96>
                  srand(HAL_GetTick());  // seed RNG once per boot
 8001304:	f001 fc04 	bl	8002b10 <HAL_GetTick>
 8001308:	4603      	mov	r3, r0
 800130a:	4618      	mov	r0, r3
 800130c:	f009 ff92 	bl	800b234 <srand>
                  initialized = 1;
 8001310:	4b88      	ldr	r3, [pc, #544]	@ (8001534 <StartTask02+0x2b4>)
 8001312:	2201      	movs	r2, #1
 8001314:	701a      	strb	r2, [r3, #0]
              }

              for (int i = 0; i < NUM_CUES; i++) {
 8001316:	2300      	movs	r3, #0
 8001318:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
 800131c:	e01b      	b.n	8001356 <StartTask02+0xd6>
                  cueList[i]   = rand() % 4;   // 03 inclusive
 800131e:	f009 ffb7 	bl	800b290 <rand>
 8001322:	4603      	mov	r3, r0
 8001324:	425a      	negs	r2, r3
 8001326:	f003 0303 	and.w	r3, r3, #3
 800132a:	f002 0203 	and.w	r2, r2, #3
 800132e:	bf58      	it	pl
 8001330:	4253      	negpl	r3, r2
 8001332:	b2d9      	uxtb	r1, r3
 8001334:	4a80      	ldr	r2, [pc, #512]	@ (8001538 <StartTask02+0x2b8>)
 8001336:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 800133a:	4413      	add	r3, r2
 800133c:	460a      	mov	r2, r1
 800133e:	701a      	strb	r2, [r3, #0]
                  cueResults[i] = 0;
 8001340:	4a7e      	ldr	r2, [pc, #504]	@ (800153c <StartTask02+0x2bc>)
 8001342:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001346:	4413      	add	r3, r2
 8001348:	2200      	movs	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]
              for (int i = 0; i < NUM_CUES; i++) {
 800134c:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001350:	3301      	adds	r3, #1
 8001352:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264
 8001356:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 800135a:	2b1d      	cmp	r3, #29
 800135c:	dddf      	ble.n	800131e <StartTask02+0x9e>
              }
              break;
 800135e:	e21e      	b.n	800179e <StartTask02+0x51e>
          }

          case GAME_STARTING:
          {
              char m[64] = "Game start!\r\n";
 8001360:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8001364:	f5a3 7508 	sub.w	r5, r3, #544	@ 0x220
 8001368:	4a75      	ldr	r2, [pc, #468]	@ (8001540 <StartTask02+0x2c0>)
 800136a:	462b      	mov	r3, r5
 800136c:	4614      	mov	r4, r2
 800136e:	6820      	ldr	r0, [r4, #0]
 8001370:	6861      	ldr	r1, [r4, #4]
 8001372:	68a2      	ldr	r2, [r4, #8]
 8001374:	c307      	stmia	r3!, {r0, r1, r2}
 8001376:	89a2      	ldrh	r2, [r4, #12]
 8001378:	801a      	strh	r2, [r3, #0]
 800137a:	f105 030e 	add.w	r3, r5, #14
 800137e:	2232      	movs	r2, #50	@ 0x32
 8001380:	2100      	movs	r1, #0
 8001382:	4618      	mov	r0, r3
 8001384:	f00a f91f 	bl	800b5c6 <memset>
              HAL_UART_Transmit(&huart1, (uint8_t*)m, strlen(m), HAL_MAX_DELAY);
 8001388:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800138c:	4618      	mov	r0, r3
 800138e:	f7fe ff37 	bl	8000200 <strlen>
 8001392:	4603      	mov	r3, r0
 8001394:	b29a      	uxth	r2, r3
 8001396:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800139a:	f04f 33ff 	mov.w	r3, #4294967295
 800139e:	4863      	ldr	r0, [pc, #396]	@ (800152c <StartTask02+0x2ac>)
 80013a0:	f006 fc9a 	bl	8007cd8 <HAL_UART_Transmit>

              play_start_sequence();
 80013a4:	f000 fc44 	bl	8001c30 <play_start_sequence>
              g_state = GAME_ON;
 80013a8:	4b5e      	ldr	r3, [pc, #376]	@ (8001524 <StartTask02+0x2a4>)
 80013aa:	2203      	movs	r2, #3
 80013ac:	701a      	strb	r2, [r3, #0]
              break;
 80013ae:	e1f6      	b.n	800179e <StartTask02+0x51e>
          }

          case GAME_ON:
          {
              char msg[64];
              uint32_t score = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260

              for (int i = 0; i < NUM_CUES; i++) {
 80013b6:	2300      	movs	r3, #0
 80013b8:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 80013bc:	e14a      	b.n	8001654 <StartTask02+0x3d4>
                  playerResponded = 0;
 80013be:	4b61      	ldr	r3, [pc, #388]	@ (8001544 <StartTask02+0x2c4>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	701a      	strb	r2, [r3, #0]
                  playerFail      = 0;
 80013c4:	4b60      	ldr	r3, [pc, #384]	@ (8001548 <StartTask02+0x2c8>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]

                  // Present cue
                  currentCue = cueList[i];
 80013ca:	4a5b      	ldr	r2, [pc, #364]	@ (8001538 <StartTask02+0x2b8>)
 80013cc:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80013d0:	4413      	add	r3, r2
 80013d2:	781a      	ldrb	r2, [r3, #0]
 80013d4:	4b5d      	ldr	r3, [pc, #372]	@ (800154c <StartTask02+0x2cc>)
 80013d6:	701a      	strb	r2, [r3, #0]
                  switch (currentCue) {
 80013d8:	4b5c      	ldr	r3, [pc, #368]	@ (800154c <StartTask02+0x2cc>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	2b03      	cmp	r3, #3
 80013e0:	d853      	bhi.n	800148a <StartTask02+0x20a>
 80013e2:	a201      	add	r2, pc, #4	@ (adr r2, 80013e8 <StartTask02+0x168>)
 80013e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013e8:	080013f9 	.word	0x080013f9
 80013ec:	0800141d 	.word	0x0800141d
 80013f0:	08001441 	.word	0x08001441
 80013f4:	0800147d 	.word	0x0800147d
					  case CUE_SOUND1:
					  {
						  static AudioCmd cmd1;  // static so pointer stays valid
						  cmd1.freq = 600.0f;
 80013f8:	4b55      	ldr	r3, [pc, #340]	@ (8001550 <StartTask02+0x2d0>)
 80013fa:	4a56      	ldr	r2, [pc, #344]	@ (8001554 <StartTask02+0x2d4>)
 80013fc:	601a      	str	r2, [r3, #0]
						  cmd1.duration_ms = NOTE_DURATION_MS;
 80013fe:	4b54      	ldr	r3, [pc, #336]	@ (8001550 <StartTask02+0x2d0>)
 8001400:	22fa      	movs	r2, #250	@ 0xfa
 8001402:	809a      	strh	r2, [r3, #4]

						  AudioCmd *ptr = &cmd1;
 8001404:	4b52      	ldr	r3, [pc, #328]	@ (8001550 <StartTask02+0x2d0>)
 8001406:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
						  xQueueSend(AudioQueueHandle, &ptr, 0);
 800140a:	4b53      	ldr	r3, [pc, #332]	@ (8001558 <StartTask02+0x2d8>)
 800140c:	6818      	ldr	r0, [r3, #0]
 800140e:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 8001412:	2300      	movs	r3, #0
 8001414:	2200      	movs	r2, #0
 8001416:	f007 fddb 	bl	8008fd0 <xQueueGenericSend>
						  break;
 800141a:	e036      	b.n	800148a <StartTask02+0x20a>
					  }

					  case CUE_SOUND2:
					  {
						  static AudioCmd cmd2;  // static so pointer stays valid
						  cmd2.freq = 1000.0f;
 800141c:	4b4f      	ldr	r3, [pc, #316]	@ (800155c <StartTask02+0x2dc>)
 800141e:	4a50      	ldr	r2, [pc, #320]	@ (8001560 <StartTask02+0x2e0>)
 8001420:	601a      	str	r2, [r3, #0]
						  cmd2.duration_ms = NOTE_DURATION_MS;
 8001422:	4b4e      	ldr	r3, [pc, #312]	@ (800155c <StartTask02+0x2dc>)
 8001424:	22fa      	movs	r2, #250	@ 0xfa
 8001426:	809a      	strh	r2, [r3, #4]

						  AudioCmd *ptr = &cmd2;
 8001428:	4b4c      	ldr	r3, [pc, #304]	@ (800155c <StartTask02+0x2dc>)
 800142a:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
						  xQueueSend(AudioQueueHandle, &ptr, 0);
 800142e:	4b4a      	ldr	r3, [pc, #296]	@ (8001558 <StartTask02+0x2d8>)
 8001430:	6818      	ldr	r0, [r3, #0]
 8001432:	f507 7113 	add.w	r1, r7, #588	@ 0x24c
 8001436:	2300      	movs	r3, #0
 8001438:	2200      	movs	r2, #0
 800143a:	f007 fdc9 	bl	8008fd0 <xQueueGenericSend>
						  break;
 800143e:	e024      	b.n	800148a <StartTask02+0x20a>
					  }

					  case CUE_SOUND3:
					  {
						  micLoud = 0;
 8001440:	4b48      	ldr	r3, [pc, #288]	@ (8001564 <StartTask02+0x2e4>)
 8001442:	2200      	movs	r2, #0
 8001444:	701a      	strb	r2, [r3, #0]
						  static AudioCmd cmd3;  // static so pointer stays valid
						  cmd3.freq = 800.0f;
 8001446:	4b48      	ldr	r3, [pc, #288]	@ (8001568 <StartTask02+0x2e8>)
 8001448:	4a48      	ldr	r2, [pc, #288]	@ (800156c <StartTask02+0x2ec>)
 800144a:	601a      	str	r2, [r3, #0]
						  cmd3.duration_ms = NOTE_DURATION_MS;
 800144c:	4b46      	ldr	r3, [pc, #280]	@ (8001568 <StartTask02+0x2e8>)
 800144e:	22fa      	movs	r2, #250	@ 0xfa
 8001450:	809a      	strh	r2, [r3, #4]

						  AudioCmd *ptr = &cmd3;
 8001452:	4b45      	ldr	r3, [pc, #276]	@ (8001568 <StartTask02+0x2e8>)
 8001454:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248
						  xQueueSend(AudioQueueHandle, &ptr, 0);
 8001458:	4b3f      	ldr	r3, [pc, #252]	@ (8001558 <StartTask02+0x2d8>)
 800145a:	6818      	ldr	r0, [r3, #0]
 800145c:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 8001460:	2300      	movs	r3, #0
 8001462:	2200      	movs	r2, #0
 8001464:	f007 fdb4 	bl	8008fd0 <xQueueGenericSend>
						  HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, micBuffer, NSAMPLES);
 8001468:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800146c:	4940      	ldr	r1, [pc, #256]	@ (8001570 <StartTask02+0x2f0>)
 800146e:	4841      	ldr	r0, [pc, #260]	@ (8001574 <StartTask02+0x2f4>)
 8001470:	f002 f9d6 	bl	8003820 <HAL_DFSDM_FilterRegularStart_DMA>
						  osDelay(40);
 8001474:	2028      	movs	r0, #40	@ 0x28
 8001476:	f007 fb46 	bl	8008b06 <osDelay>
						  break;
 800147a:	e006      	b.n	800148a <StartTask02+0x20a>
					  }
                      case CUE_LED:
                          HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800147c:	2201      	movs	r2, #1
 800147e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001482:	483d      	ldr	r0, [pc, #244]	@ (8001578 <StartTask02+0x2f8>)
 8001484:	f003 f800 	bl	8004488 <HAL_GPIO_WritePin>
                          break;
 8001488:	bf00      	nop
                  }

                  // Wait for reaction window
                  uint32_t start = HAL_GetTick();
 800148a:	f001 fb41 	bl	8002b10 <HAL_GetTick>
 800148e:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
                  while ((HAL_GetTick() - start) < CUE_DELAY_MS) {
 8001492:	e08b      	b.n	80015ac <StartTask02+0x32c>
                	  osDelay(1);
 8001494:	2001      	movs	r0, #1
 8001496:	f007 fb36 	bl	8008b06 <osDelay>
                      if (playerResponded || playerFail) {
 800149a:	4b2a      	ldr	r3, [pc, #168]	@ (8001544 <StartTask02+0x2c4>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	f040 808e 	bne.w	80015c2 <StartTask02+0x342>
 80014a6:	4b28      	ldr	r3, [pc, #160]	@ (8001548 <StartTask02+0x2c8>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	f040 8088 	bne.w	80015c2 <StartTask02+0x342>
                          break;
                      }

                      if (currentCue == CUE_SOUND1 || currentCue == CUE_SOUND2) {
 80014b2:	4b26      	ldr	r3, [pc, #152]	@ (800154c <StartTask02+0x2cc>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d004      	beq.n	80014c6 <StartTask02+0x246>
 80014bc:	4b23      	ldr	r3, [pc, #140]	@ (800154c <StartTask02+0x2cc>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d165      	bne.n	8001592 <StartTask02+0x312>
                          // poll accelerometer
                          BSP_ACCELERO_AccGetXYZ((int16_t*)accel_data);
 80014c6:	482d      	ldr	r0, [pc, #180]	@ (800157c <StartTask02+0x2fc>)
 80014c8:	f000 fdde 	bl	8002088 <BSP_ACCELERO_AccGetXYZ>
                          taskYIELD();
 80014cc:	4b18      	ldr	r3, [pc, #96]	@ (8001530 <StartTask02+0x2b0>)
 80014ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	f3bf 8f4f 	dsb	sy
 80014d8:	f3bf 8f6f 	isb	sy

                          if (currentCue == CUE_SOUND1) {
 80014dc:	4b1b      	ldr	r3, [pc, #108]	@ (800154c <StartTask02+0x2cc>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d113      	bne.n	800150e <StartTask02+0x28e>
                              if (accel_data[0] > 500) {
 80014e6:	4b25      	ldr	r3, [pc, #148]	@ (800157c <StartTask02+0x2fc>)
 80014e8:	881b      	ldrh	r3, [r3, #0]
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80014f0:	dd03      	ble.n	80014fa <StartTask02+0x27a>
                                  playerResponded = 1;
 80014f2:	4b14      	ldr	r3, [pc, #80]	@ (8001544 <StartTask02+0x2c4>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	701a      	strb	r2, [r3, #0]
 80014f8:	e04b      	b.n	8001592 <StartTask02+0x312>
                              }
                              else if (accel_data[0] < -500) {
 80014fa:	4b20      	ldr	r3, [pc, #128]	@ (800157c <StartTask02+0x2fc>)
 80014fc:	881b      	ldrh	r3, [r3, #0]
 80014fe:	b21b      	sxth	r3, r3
 8001500:	f513 7ffa 	cmn.w	r3, #500	@ 0x1f4
 8001504:	da45      	bge.n	8001592 <StartTask02+0x312>
                                  playerFail = 1;
 8001506:	4b10      	ldr	r3, [pc, #64]	@ (8001548 <StartTask02+0x2c8>)
 8001508:	2201      	movs	r2, #1
 800150a:	701a      	strb	r2, [r3, #0]
 800150c:	e041      	b.n	8001592 <StartTask02+0x312>
                              }
                          } else { // SOUND2
                              if (accel_data[0] < -500) {
 800150e:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <StartTask02+0x2fc>)
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	b21b      	sxth	r3, r3
 8001514:	f513 7ffa 	cmn.w	r3, #500	@ 0x1f4
 8001518:	da32      	bge.n	8001580 <StartTask02+0x300>
                                  playerResponded = 1;
 800151a:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <StartTask02+0x2c4>)
 800151c:	2201      	movs	r2, #1
 800151e:	701a      	strb	r2, [r3, #0]
 8001520:	e037      	b.n	8001592 <StartTask02+0x312>
 8001522:	bf00      	nop
 8001524:	200004d4 	.word	0x200004d4
 8001528:	0800c750 	.word	0x0800c750
 800152c:	20001680 	.word	0x20001680
 8001530:	e000ed04 	.word	0xe000ed04
 8001534:	20000464 	.word	0x20000464
 8001538:	20000cdc 	.word	0x20000cdc
 800153c:	20000cfc 	.word	0x20000cfc
 8001540:	0800c90c 	.word	0x0800c90c
 8001544:	20000d1a 	.word	0x20000d1a
 8001548:	20000d1b 	.word	0x20000d1b
 800154c:	20000000 	.word	0x20000000
 8001550:	20000468 	.word	0x20000468
 8001554:	44160000 	.word	0x44160000
 8001558:	20000208 	.word	0x20000208
 800155c:	20000470 	.word	0x20000470
 8001560:	447a0000 	.word	0x447a0000
 8001564:	20000d38 	.word	0x20000d38
 8001568:	20000478 	.word	0x20000478
 800156c:	44480000 	.word	0x44480000
 8001570:	20000d3c 	.word	0x20000d3c
 8001574:	20000100 	.word	0x20000100
 8001578:	48000400 	.word	0x48000400
 800157c:	20000d1c 	.word	0x20000d1c
                              }
                              else if (accel_data[0] > 500) {
 8001580:	4b89      	ldr	r3, [pc, #548]	@ (80017a8 <StartTask02+0x528>)
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	b21b      	sxth	r3, r3
 8001586:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800158a:	dd02      	ble.n	8001592 <StartTask02+0x312>
                                  playerFail = 1;
 800158c:	4b87      	ldr	r3, [pc, #540]	@ (80017ac <StartTask02+0x52c>)
 800158e:	2201      	movs	r2, #1
 8001590:	701a      	strb	r2, [r3, #0]
                              }
                          }
                      }

                      // microphone cue
                      if (currentCue == CUE_SOUND3) {
 8001592:	4b87      	ldr	r3, [pc, #540]	@ (80017b0 <StartTask02+0x530>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	b2db      	uxtb	r3, r3
 8001598:	2b02      	cmp	r3, #2
 800159a:	d107      	bne.n	80015ac <StartTask02+0x32c>
                          if (micLoud) {
 800159c:	4b85      	ldr	r3, [pc, #532]	@ (80017b4 <StartTask02+0x534>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d002      	beq.n	80015ac <StartTask02+0x32c>
                              playerResponded = 1;
 80015a6:	4b84      	ldr	r3, [pc, #528]	@ (80017b8 <StartTask02+0x538>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	701a      	strb	r2, [r3, #0]
                  while ((HAL_GetTick() - start) < CUE_DELAY_MS) {
 80015ac:	f001 fab0 	bl	8002b10 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	f240 52db 	movw	r2, #1499	@ 0x5db
 80015bc:	4293      	cmp	r3, r2
 80015be:	f67f af69 	bls.w	8001494 <StartTask02+0x214>
                          }
                      }
                  }

                  // Evaluate result
                  if (playerResponded) {
 80015c2:	4b7d      	ldr	r3, [pc, #500]	@ (80017b8 <StartTask02+0x538>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d014      	beq.n	80015f6 <StartTask02+0x376>
                      cueResults[i] = 1;
 80015cc:	4a7b      	ldr	r2, [pc, #492]	@ (80017bc <StartTask02+0x53c>)
 80015ce:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80015d2:	4413      	add	r3, r2
 80015d4:	2201      	movs	r2, #1
 80015d6:	701a      	strb	r2, [r3, #0]
                      score++;
 80015d8:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80015dc:	3301      	adds	r3, #1
 80015de:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
                      sprintf(msg, "Cue %02d: PASS\r\n", i+1);
 80015e2:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80015e6:	1c5a      	adds	r2, r3, #1
 80015e8:	f107 0308 	add.w	r3, r7, #8
 80015ec:	4974      	ldr	r1, [pc, #464]	@ (80017c0 <StartTask02+0x540>)
 80015ee:	4618      	mov	r0, r3
 80015f0:	f009 ff84 	bl	800b4fc <siprintf>
 80015f4:	e00e      	b.n	8001614 <StartTask02+0x394>
                  } else {
                      cueResults[i] = 0;
 80015f6:	4a71      	ldr	r2, [pc, #452]	@ (80017bc <StartTask02+0x53c>)
 80015f8:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80015fc:	4413      	add	r3, r2
 80015fe:	2200      	movs	r2, #0
 8001600:	701a      	strb	r2, [r3, #0]
                      sprintf(msg, "Cue %02d: MISS\r\n", i+1);
 8001602:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8001606:	1c5a      	adds	r2, r3, #1
 8001608:	f107 0308 	add.w	r3, r7, #8
 800160c:	496d      	ldr	r1, [pc, #436]	@ (80017c4 <StartTask02+0x544>)
 800160e:	4618      	mov	r0, r3
 8001610:	f009 ff74 	bl	800b4fc <siprintf>
                  }
                  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001614:	f107 0308 	add.w	r3, r7, #8
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe fdf1 	bl	8000200 <strlen>
 800161e:	4603      	mov	r3, r0
 8001620:	b29a      	uxth	r2, r3
 8001622:	f107 0108 	add.w	r1, r7, #8
 8001626:	f04f 33ff 	mov.w	r3, #4294967295
 800162a:	4867      	ldr	r0, [pc, #412]	@ (80017c8 <StartTask02+0x548>)
 800162c:	f006 fb54 	bl	8007cd8 <HAL_UART_Transmit>

                  // Cleanup
                  HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 8001630:	4866      	ldr	r0, [pc, #408]	@ (80017cc <StartTask02+0x54c>)
 8001632:	f002 f977 	bl	8003924 <HAL_DFSDM_FilterRegularStop_DMA>
                  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001636:	2200      	movs	r2, #0
 8001638:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800163c:	4864      	ldr	r0, [pc, #400]	@ (80017d0 <StartTask02+0x550>)
 800163e:	f002 ff23 	bl	8004488 <HAL_GPIO_WritePin>
                  osDelay(300); // small gap before next cue
 8001642:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001646:	f007 fa5e 	bl	8008b06 <osDelay>
              for (int i = 0; i < NUM_CUES; i++) {
 800164a:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800164e:	3301      	adds	r3, #1
 8001650:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 8001654:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8001658:	2b1d      	cmp	r3, #29
 800165a:	f77f aeb0 	ble.w	80013be <StartTask02+0x13e>
              }

              // Game summary
              sprintf(msg, "\r\nFinal score: %lu / %d\r\n", score, NUM_CUES);
 800165e:	f107 0008 	add.w	r0, r7, #8
 8001662:	231e      	movs	r3, #30
 8001664:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 8001668:	495a      	ldr	r1, [pc, #360]	@ (80017d4 <StartTask02+0x554>)
 800166a:	f009 ff47 	bl	800b4fc <siprintf>
              HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800166e:	f107 0308 	add.w	r3, r7, #8
 8001672:	4618      	mov	r0, r3
 8001674:	f7fe fdc4 	bl	8000200 <strlen>
 8001678:	4603      	mov	r3, r0
 800167a:	b29a      	uxth	r2, r3
 800167c:	f107 0108 	add.w	r1, r7, #8
 8001680:	f04f 33ff 	mov.w	r3, #4294967295
 8001684:	4850      	ldr	r0, [pc, #320]	@ (80017c8 <StartTask02+0x548>)
 8001686:	f006 fb27 	bl	8007cd8 <HAL_UART_Transmit>

              // Update stats
              stats.gamesPlayed++;
 800168a:	4b53      	ldr	r3, [pc, #332]	@ (80017d8 <StartTask02+0x558>)
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	3301      	adds	r3, #1
 8001690:	4a51      	ldr	r2, [pc, #324]	@ (80017d8 <StartTask02+0x558>)
 8001692:	6093      	str	r3, [r2, #8]
              stats.totalScore += score;
 8001694:	4b50      	ldr	r3, [pc, #320]	@ (80017d8 <StartTask02+0x558>)
 8001696:	68da      	ldr	r2, [r3, #12]
 8001698:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800169c:	4413      	add	r3, r2
 800169e:	4a4e      	ldr	r2, [pc, #312]	@ (80017d8 <StartTask02+0x558>)
 80016a0:	60d3      	str	r3, [r2, #12]
              if (score > stats.bestScore)
 80016a2:	4b4d      	ldr	r3, [pc, #308]	@ (80017d8 <StartTask02+0x558>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d903      	bls.n	80016b6 <StartTask02+0x436>
                  stats.bestScore = score;
 80016ae:	4a4a      	ldr	r2, [pc, #296]	@ (80017d8 <StartTask02+0x558>)
 80016b0:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80016b4:	6053      	str	r3, [r2, #4]

              // Compute average AFTER update
              uint32_t avg100 = 0;
 80016b6:	2300      	movs	r3, #0
 80016b8:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
              if (stats.gamesPlayed > 0) {
 80016bc:	4b46      	ldr	r3, [pc, #280]	@ (80017d8 <StartTask02+0x558>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d00a      	beq.n	80016da <StartTask02+0x45a>
                  avg100 = (stats.totalScore * 100) / stats.gamesPlayed;
 80016c4:	4b44      	ldr	r3, [pc, #272]	@ (80017d8 <StartTask02+0x558>)
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	2264      	movs	r2, #100	@ 0x64
 80016ca:	fb03 f202 	mul.w	r2, r3, r2
 80016ce:	4b42      	ldr	r3, [pc, #264]	@ (80017d8 <StartTask02+0x558>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d6:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
              }

              // Save to flash
              lastScore = score;
 80016da:	4a40      	ldr	r2, [pc, #256]	@ (80017dc <StartTask02+0x55c>)
 80016dc:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80016e0:	6013      	str	r3, [r2, #0]
              Flash_WriteStats(&stats);
 80016e2:	483d      	ldr	r0, [pc, #244]	@ (80017d8 <StartTask02+0x558>)
 80016e4:	f000 fb08 	bl	8001cf8 <Flash_WriteStats>
              osDelay(10);
 80016e8:	200a      	movs	r0, #10
 80016ea:	f007 fa0c 	bl	8008b06 <osDelay>

              // Print stats
              char msgStats[128];
              snprintf(msgStats, sizeof(msgStats),
 80016ee:	4b3a      	ldr	r3, [pc, #232]	@ (80017d8 <StartTask02+0x558>)
 80016f0:	685d      	ldr	r5, [r3, #4]
 80016f2:	4b39      	ldr	r3, [pc, #228]	@ (80017d8 <StartTask02+0x558>)
 80016f4:	6899      	ldr	r1, [r3, #8]
 80016f6:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 80016fa:	4a39      	ldr	r2, [pc, #228]	@ (80017e0 <StartTask02+0x560>)
 80016fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001700:	0958      	lsrs	r0, r3, #5
 8001702:	f8d7 2258 	ldr.w	r2, [r7, #600]	@ 0x258
 8001706:	4b36      	ldr	r3, [pc, #216]	@ (80017e0 <StartTask02+0x560>)
 8001708:	fba3 4302 	umull	r4, r3, r3, r2
 800170c:	095b      	lsrs	r3, r3, #5
 800170e:	2464      	movs	r4, #100	@ 0x64
 8001710:	fb04 f303 	mul.w	r3, r4, r3
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 800171a:	9302      	str	r3, [sp, #8]
 800171c:	9001      	str	r0, [sp, #4]
 800171e:	9100      	str	r1, [sp, #0]
 8001720:	462b      	mov	r3, r5
 8001722:	4a30      	ldr	r2, [pc, #192]	@ (80017e4 <StartTask02+0x564>)
 8001724:	2180      	movs	r1, #128	@ 0x80
 8001726:	4620      	mov	r0, r4
 8001728:	f009 feb2 	bl	800b490 <sniprintf>
                      "Best score: %lu\r\nGames played: %lu\r\nAverage score: %lu.%02lu\r\n",
                      stats.bestScore,
                      stats.gamesPlayed,
                      avg100 / 100, avg100 % 100);

              HAL_UART_Transmit(&huart1, (uint8_t*)msgStats, strlen(msgStats), HAL_MAX_DELAY);
 800172c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001730:	4618      	mov	r0, r3
 8001732:	f7fe fd65 	bl	8000200 <strlen>
 8001736:	4603      	mov	r3, r0
 8001738:	b29a      	uxth	r2, r3
 800173a:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800173e:	f04f 33ff 	mov.w	r3, #4294967295
 8001742:	4821      	ldr	r0, [pc, #132]	@ (80017c8 <StartTask02+0x548>)
 8001744:	f006 fac8 	bl	8007cd8 <HAL_UART_Transmit>

              g_state = GAME_ENDING;
 8001748:	4b27      	ldr	r3, [pc, #156]	@ (80017e8 <StartTask02+0x568>)
 800174a:	2204      	movs	r2, #4
 800174c:	701a      	strb	r2, [r3, #0]
              break;
 800174e:	e026      	b.n	800179e <StartTask02+0x51e>
          }

          case GAME_ENDING:
          {
              play_end_sequence();
 8001750:	f000 faa0 	bl	8001c94 <play_end_sequence>
              char msg2[] = "Game ended!\r\n\r\nPress button to restart.\r\n";
 8001754:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8001758:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 800175c:	4a23      	ldr	r2, [pc, #140]	@ (80017ec <StartTask02+0x56c>)
 800175e:	461c      	mov	r4, r3
 8001760:	4615      	mov	r5, r2
 8001762:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001764:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001766:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001768:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800176a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800176e:	c403      	stmia	r4!, {r0, r1}
 8001770:	8022      	strh	r2, [r4, #0]
              HAL_UART_Transmit(&huart1, (uint8_t*)msg2, strlen(msg2), HAL_MAX_DELAY);
 8001772:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fd42 	bl	8000200 <strlen>
 800177c:	4603      	mov	r3, r0
 800177e:	b29a      	uxth	r2, r3
 8001780:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001784:	f04f 33ff 	mov.w	r3, #4294967295
 8001788:	480f      	ldr	r0, [pc, #60]	@ (80017c8 <StartTask02+0x548>)
 800178a:	f006 faa5 	bl	8007cd8 <HAL_UART_Transmit>
              g_state = GAME_DONE;
 800178e:	4b16      	ldr	r3, [pc, #88]	@ (80017e8 <StartTask02+0x568>)
 8001790:	2205      	movs	r2, #5
 8001792:	701a      	strb	r2, [r3, #0]
              break;
 8001794:	e003      	b.n	800179e <StartTask02+0x51e>
          }

          case GAME_DONE:
          default:
        	  osDelay(1);
 8001796:	2001      	movs	r0, #1
 8001798:	f007 f9b5 	bl	8008b06 <osDelay>
              break;
 800179c:	bf00      	nop
      }

      osDelay(1);   // small yield each loop
 800179e:	2001      	movs	r0, #1
 80017a0:	f007 f9b1 	bl	8008b06 <osDelay>
      switch (g_state) {
 80017a4:	e575      	b.n	8001292 <StartTask02+0x12>
 80017a6:	bf00      	nop
 80017a8:	20000d1c 	.word	0x20000d1c
 80017ac:	20000d1b 	.word	0x20000d1b
 80017b0:	20000000 	.word	0x20000000
 80017b4:	20000d38 	.word	0x20000d38
 80017b8:	20000d1a 	.word	0x20000d1a
 80017bc:	20000cfc 	.word	0x20000cfc
 80017c0:	0800c888 	.word	0x0800c888
 80017c4:	0800c89c 	.word	0x0800c89c
 80017c8:	20001680 	.word	0x20001680
 80017cc:	20000100 	.word	0x20000100
 80017d0:	48000400 	.word	0x48000400
 80017d4:	0800c8b0 	.word	0x0800c8b0
 80017d8:	20000d24 	.word	0x20000d24
 80017dc:	20000d34 	.word	0x20000d34
 80017e0:	51eb851f 	.word	0x51eb851f
 80017e4:	0800c8cc 	.word	0x0800c8cc
 80017e8:	200004d4 	.word	0x200004d4
 80017ec:	0800c91c 	.word	0x0800c91c

080017f0 <StartTask03>:
/**
* @brief Function implementing the MicTask thread.
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
    for(;;)
    {
        // Wait for new mic samples
        if (xSemaphoreTake(MicSemHandle, portMAX_DELAY) == pdTRUE)
 80017f8:	4b16      	ldr	r3, [pc, #88]	@ (8001854 <StartTask03+0x64>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001800:	4618      	mov	r0, r3
 8001802:	f007 fe59 	bl	80094b8 <xQueueSemaphoreTake>
 8001806:	4603      	mov	r3, r0
 8001808:	2b01      	cmp	r3, #1
 800180a:	d1f5      	bne.n	80017f8 <StartTask03+0x8>
        {
            uint8_t loud = 0;
 800180c:	2300      	movs	r3, #0
 800180e:	75fb      	strb	r3, [r7, #23]

            for (int i = 0; i < NSAMPLES; i++)
 8001810:	2300      	movs	r3, #0
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	e016      	b.n	8001844 <StartTask03+0x54>
            {
                int32_t sample = micBuffer[i] >> 8;
 8001816:	4a10      	ldr	r2, [pc, #64]	@ (8001858 <StartTask03+0x68>)
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800181e:	121b      	asrs	r3, r3, #8
 8001820:	60fb      	str	r3, [r7, #12]
                if (sample < 0) sample = -sample;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	2b00      	cmp	r3, #0
 8001826:	da02      	bge.n	800182e <StartTask03+0x3e>
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	425b      	negs	r3, r3
 800182c:	60fb      	str	r3, [r7, #12]

                if (sample > MIC_THRESHOLD)
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001834:	4293      	cmp	r3, r2
 8001836:	dd02      	ble.n	800183e <StartTask03+0x4e>
                {
                    loud = 1;
 8001838:	2301      	movs	r3, #1
 800183a:	75fb      	strb	r3, [r7, #23]
                    break;
 800183c:	e006      	b.n	800184c <StartTask03+0x5c>
            for (int i = 0; i < NSAMPLES; i++)
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	3301      	adds	r3, #1
 8001842:	613b      	str	r3, [r7, #16]
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800184a:	dbe4      	blt.n	8001816 <StartTask03+0x26>
                }
            }

            // Update the shared flag
            micLoud = loud;
 800184c:	4a03      	ldr	r2, [pc, #12]	@ (800185c <StartTask03+0x6c>)
 800184e:	7dfb      	ldrb	r3, [r7, #23]
 8001850:	7013      	strb	r3, [r2, #0]
        if (xSemaphoreTake(MicSemHandle, portMAX_DELAY) == pdTRUE)
 8001852:	e7d1      	b.n	80017f8 <StartTask03+0x8>
 8001854:	2000020c 	.word	0x2000020c
 8001858:	20000d3c 	.word	0x20000d3c
 800185c:	20000d38 	.word	0x20000d38

08001860 <StartTask04>:
/**
* @brief Function implementing the FlashTask thread.
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Not used yet  flash writes are done from GameTask.
     Could be turned into a QSPI worker later. */
  for(;;)
  {
    osDelay(50);
 8001868:	2032      	movs	r0, #50	@ 0x32
 800186a:	f007 f94c 	bl	8008b06 <osDelay>
 800186e:	e7fb      	b.n	8001868 <StartTask04+0x8>

08001870 <StartTask05>:
/**
* @brief Function implementing the AudioTask thread.
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void const * argument)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
	AudioCmd *cmd;
	for (;;) {
		if (xQueueReceive(AudioQueueHandle, &cmd, portMAX_DELAY)) {
 8001878:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <StartTask05+0x44>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f107 010c 	add.w	r1, r7, #12
 8001880:	f04f 32ff 	mov.w	r2, #4294967295
 8001884:	4618      	mov	r0, r3
 8001886:	f007 fd35 	bl	80092f4 <xQueueReceive>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d0f3      	beq.n	8001878 <StartTask05+0x8>
		    start_note_circular(cmd->freq, noteBuf, &noteLen);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	edd3 7a00 	vldr	s15, [r3]
 8001896:	4908      	ldr	r1, [pc, #32]	@ (80018b8 <StartTask05+0x48>)
 8001898:	4808      	ldr	r0, [pc, #32]	@ (80018bc <StartTask05+0x4c>)
 800189a:	eeb0 0a67 	vmov.f32	s0, s15
 800189e:	f000 f92f 	bl	8001b00 <start_note_circular>
		    osDelay(cmd->duration_ms);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	889b      	ldrh	r3, [r3, #4]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f007 f92d 	bl	8008b06 <osDelay>
		    stop_playback_if_running();
 80018ac:	f000 f916 	bl	8001adc <stop_playback_if_running>
		if (xQueueReceive(AudioQueueHandle, &cmd, portMAX_DELAY)) {
 80018b0:	e7e2      	b.n	8001878 <StartTask05+0x8>
 80018b2:	bf00      	nop
 80018b4:	20000208 	.word	0x20000208
 80018b8:	20000cd8 	.word	0x20000cd8
 80018bc:	200004d8 	.word	0x200004d8

080018c0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08a      	sub	sp, #40	@ 0x28
 80018c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c6:	f107 0314 	add.w	r3, r7, #20
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	605a      	str	r2, [r3, #4]
 80018d0:	609a      	str	r2, [r3, #8]
 80018d2:	60da      	str	r2, [r3, #12]
 80018d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001994 <MX_GPIO_Init+0xd4>)
 80018d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018da:	4a2e      	ldr	r2, [pc, #184]	@ (8001994 <MX_GPIO_Init+0xd4>)
 80018dc:	f043 0304 	orr.w	r3, r3, #4
 80018e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001994 <MX_GPIO_Init+0xd4>)
 80018e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e6:	f003 0304 	and.w	r3, r3, #4
 80018ea:	613b      	str	r3, [r7, #16]
 80018ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ee:	4b29      	ldr	r3, [pc, #164]	@ (8001994 <MX_GPIO_Init+0xd4>)
 80018f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f2:	4a28      	ldr	r2, [pc, #160]	@ (8001994 <MX_GPIO_Init+0xd4>)
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018fa:	4b26      	ldr	r3, [pc, #152]	@ (8001994 <MX_GPIO_Init+0xd4>)
 80018fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001906:	4b23      	ldr	r3, [pc, #140]	@ (8001994 <MX_GPIO_Init+0xd4>)
 8001908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190a:	4a22      	ldr	r2, [pc, #136]	@ (8001994 <MX_GPIO_Init+0xd4>)
 800190c:	f043 0310 	orr.w	r3, r3, #16
 8001910:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001912:	4b20      	ldr	r3, [pc, #128]	@ (8001994 <MX_GPIO_Init+0xd4>)
 8001914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001916:	f003 0310 	and.w	r3, r3, #16
 800191a:	60bb      	str	r3, [r7, #8]
 800191c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800191e:	4b1d      	ldr	r3, [pc, #116]	@ (8001994 <MX_GPIO_Init+0xd4>)
 8001920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001922:	4a1c      	ldr	r2, [pc, #112]	@ (8001994 <MX_GPIO_Init+0xd4>)
 8001924:	f043 0302 	orr.w	r3, r3, #2
 8001928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800192a:	4b1a      	ldr	r3, [pc, #104]	@ (8001994 <MX_GPIO_Init+0xd4>)
 800192c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	607b      	str	r3, [r7, #4]
 8001934:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001936:	2200      	movs	r2, #0
 8001938:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800193c:	4816      	ldr	r0, [pc, #88]	@ (8001998 <MX_GPIO_Init+0xd8>)
 800193e:	f002 fda3 	bl	8004488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001942:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001946:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001948:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800194c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001952:	f107 0314 	add.w	r3, r7, #20
 8001956:	4619      	mov	r1, r3
 8001958:	4810      	ldr	r0, [pc, #64]	@ (800199c <MX_GPIO_Init+0xdc>)
 800195a:	f002 fc03 	bl	8004164 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800195e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001962:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001964:	2301      	movs	r3, #1
 8001966:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001968:	2300      	movs	r3, #0
 800196a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196c:	2300      	movs	r3, #0
 800196e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	4619      	mov	r1, r3
 8001976:	4808      	ldr	r0, [pc, #32]	@ (8001998 <MX_GPIO_Init+0xd8>)
 8001978:	f002 fbf4 	bl	8004164 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800197c:	2200      	movs	r2, #0
 800197e:	2105      	movs	r1, #5
 8001980:	2028      	movs	r0, #40	@ 0x28
 8001982:	f001 f9ad 	bl	8002ce0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001986:	2028      	movs	r0, #40	@ 0x28
 8001988:	f001 f9c6 	bl	8002d18 <HAL_NVIC_EnableIRQ>

}
 800198c:	bf00      	nop
 800198e:	3728      	adds	r7, #40	@ 0x28
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40021000 	.word	0x40021000
 8001998:	48000400 	.word	0x48000400
 800199c:	48000800 	.word	0x48000800

080019a0 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80019a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a14 <MX_I2C2_Init+0x74>)
 80019a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001a18 <MX_I2C2_Init+0x78>)
 80019a8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 80019aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001a14 <MX_I2C2_Init+0x74>)
 80019ac:	4a1b      	ldr	r2, [pc, #108]	@ (8001a1c <MX_I2C2_Init+0x7c>)
 80019ae:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80019b0:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <MX_I2C2_Init+0x74>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019b6:	4b17      	ldr	r3, [pc, #92]	@ (8001a14 <MX_I2C2_Init+0x74>)
 80019b8:	2201      	movs	r2, #1
 80019ba:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019bc:	4b15      	ldr	r3, [pc, #84]	@ (8001a14 <MX_I2C2_Init+0x74>)
 80019be:	2200      	movs	r2, #0
 80019c0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80019c2:	4b14      	ldr	r3, [pc, #80]	@ (8001a14 <MX_I2C2_Init+0x74>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019c8:	4b12      	ldr	r3, [pc, #72]	@ (8001a14 <MX_I2C2_Init+0x74>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019ce:	4b11      	ldr	r3, [pc, #68]	@ (8001a14 <MX_I2C2_Init+0x74>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a14 <MX_I2C2_Init+0x74>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80019da:	480e      	ldr	r0, [pc, #56]	@ (8001a14 <MX_I2C2_Init+0x74>)
 80019dc:	f002 fd84 	bl	80044e8 <HAL_I2C_Init>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80019e6:	f000 fa89 	bl	8001efc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019ea:	2100      	movs	r1, #0
 80019ec:	4809      	ldr	r0, [pc, #36]	@ (8001a14 <MX_I2C2_Init+0x74>)
 80019ee:	f002 fe16 	bl	800461e <HAL_I2CEx_ConfigAnalogFilter>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80019f8:	f000 fa80 	bl	8001efc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80019fc:	2100      	movs	r1, #0
 80019fe:	4805      	ldr	r0, [pc, #20]	@ (8001a14 <MX_I2C2_Init+0x74>)
 8001a00:	f002 fe58 	bl	80046b4 <HAL_I2CEx_ConfigDigitalFilter>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001a0a:	f000 fa77 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000480 	.word	0x20000480
 8001a18:	40005800 	.word	0x40005800
 8001a1c:	30a175ab 	.word	0x30a175ab

08001a20 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b0ae      	sub	sp, #184	@ 0xb8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a28:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	605a      	str	r2, [r3, #4]
 8001a32:	609a      	str	r2, [r3, #8]
 8001a34:	60da      	str	r2, [r3, #12]
 8001a36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a38:	f107 0310 	add.w	r3, r7, #16
 8001a3c:	2294      	movs	r2, #148	@ 0x94
 8001a3e:	2100      	movs	r1, #0
 8001a40:	4618      	mov	r0, r3
 8001a42:	f009 fdc0 	bl	800b5c6 <memset>
  if(i2cHandle->Instance==I2C2)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a21      	ldr	r2, [pc, #132]	@ (8001ad0 <HAL_I2C_MspInit+0xb0>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d13b      	bne.n	8001ac8 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001a50:	2380      	movs	r3, #128	@ 0x80
 8001a52:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001a54:	2300      	movs	r3, #0
 8001a56:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a58:	f107 0310 	add.w	r3, r7, #16
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f004 fe9d 	bl	800679c <HAL_RCCEx_PeriphCLKConfig>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001a68:	f000 fa48 	bl	8001efc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a6c:	4b19      	ldr	r3, [pc, #100]	@ (8001ad4 <HAL_I2C_MspInit+0xb4>)
 8001a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a70:	4a18      	ldr	r2, [pc, #96]	@ (8001ad4 <HAL_I2C_MspInit+0xb4>)
 8001a72:	f043 0302 	orr.w	r3, r3, #2
 8001a76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a78:	4b16      	ldr	r3, [pc, #88]	@ (8001ad4 <HAL_I2C_MspInit+0xb4>)
 8001a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a7c:	f003 0302 	and.w	r3, r3, #2
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001a84:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a8c:	2312      	movs	r3, #18
 8001a8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001a9e:	2304      	movs	r3, #4
 8001aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	480b      	ldr	r0, [pc, #44]	@ (8001ad8 <HAL_I2C_MspInit+0xb8>)
 8001aac:	f002 fb5a 	bl	8004164 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ab0:	4b08      	ldr	r3, [pc, #32]	@ (8001ad4 <HAL_I2C_MspInit+0xb4>)
 8001ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab4:	4a07      	ldr	r2, [pc, #28]	@ (8001ad4 <HAL_I2C_MspInit+0xb4>)
 8001ab6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001aba:	6593      	str	r3, [r2, #88]	@ 0x58
 8001abc:	4b05      	ldr	r3, [pc, #20]	@ (8001ad4 <HAL_I2C_MspInit+0xb4>)
 8001abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001ac8:	bf00      	nop
 8001aca:	37b8      	adds	r7, #184	@ 0xb8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40005800 	.word	0x40005800
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	48000400 	.word	0x48000400

08001adc <stop_playback_if_running>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void stop_playback_if_running(void) {
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	4804      	ldr	r0, [pc, #16]	@ (8001af4 <stop_playback_if_running+0x18>)
 8001ae4:	f001 fa14 	bl	8002f10 <HAL_DAC_Stop_DMA>
  HAL_TIM_Base_Stop(&htim2);
 8001ae8:	4803      	ldr	r0, [pc, #12]	@ (8001af8 <stop_playback_if_running+0x1c>)
 8001aea:	f005 fc2f 	bl	800734c <HAL_TIM_Base_Stop>
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	2000008c 	.word	0x2000008c
 8001af8:	20001634 	.word	0x20001634
 8001afc:	00000000 	.word	0x00000000

08001b00 <start_note_circular>:

// Build one full-period sine buffer and start circular DMA playback
void start_note_circular(float freq_hz, uint16_t *buf, uint32_t *len) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08c      	sub	sp, #48	@ 0x30
 8001b04:	af02      	add	r7, sp, #8
 8001b06:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b0a:	60b8      	str	r0, [r7, #8]
 8001b0c:	6079      	str	r1, [r7, #4]
  float samples_per_period_f = FS_HZ / freq_hz;
 8001b0e:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8001c20 <start_note_circular+0x120>
 8001b12:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b1a:	edc7 7a06 	vstr	s15, [r7, #24]
  uint32_t samples = (uint32_t)(samples_per_period_f + 0.5f);
 8001b1e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b22:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001b26:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b2e:	ee17 3a90 	vmov	r3, s15
 8001b32:	627b      	str	r3, [r7, #36]	@ 0x24
  if (samples < 16) samples = 16;
 8001b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b36:	2b0f      	cmp	r3, #15
 8001b38:	d801      	bhi.n	8001b3e <start_note_circular+0x3e>
 8001b3a:	2310      	movs	r3, #16
 8001b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (samples > NOTE_MAX_SAMPLES) samples = NOTE_MAX_SAMPLES;
 8001b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b44:	d902      	bls.n	8001b4c <start_note_circular+0x4c>
 8001b46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b4a:	627b      	str	r3, [r7, #36]	@ 0x24

  for (uint32_t i = 0; i < samples; i++) {
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	623b      	str	r3, [r7, #32]
 8001b50:	e045      	b.n	8001bde <start_note_circular+0xde>
    float ph = 2.0f * M_PI * ((float)i / (float)samples);
 8001b52:	6a3b      	ldr	r3, [r7, #32]
 8001b54:	ee07 3a90 	vmov	s15, r3
 8001b58:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5e:	ee07 3a90 	vmov	s15, r3
 8001b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b66:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001b6a:	ee16 0a90 	vmov	r0, s13
 8001b6e:	f7fe fe2d 	bl	80007cc <__aeabi_f2d>
 8001b72:	a329      	add	r3, pc, #164	@ (adr r3, 8001c18 <start_note_circular+0x118>)
 8001b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b78:	f7fe fb9a 	bl	80002b0 <__aeabi_dmul>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4610      	mov	r0, r2
 8001b82:	4619      	mov	r1, r3
 8001b84:	f7fe fe7a 	bl	800087c <__aeabi_d2f>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	617b      	str	r3, [r7, #20]
    float s  = arm_sin_f32(ph);
 8001b8c:	ed97 0a05 	vldr	s0, [r7, #20]
 8001b90:	f009 fb0a 	bl	800b1a8 <arm_sin_f32>
 8001b94:	ed87 0a04 	vstr	s0, [r7, #16]
    int32_t v = DAC_MID + (int32_t)(DAC_AMP * s);
 8001b98:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b9c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001c24 <start_note_circular+0x124>
 8001ba0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ba4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ba8:	ee17 3a90 	vmov	r3, s15
 8001bac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001bb0:	61fb      	str	r3, [r7, #28]
    if (v < 0) v = 0;
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	da01      	bge.n	8001bbc <start_note_circular+0xbc>
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61fb      	str	r3, [r7, #28]
    if (v > 4095) v = 4095;
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bc2:	db02      	blt.n	8001bca <start_note_circular+0xca>
 8001bc4:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001bc8:	61fb      	str	r3, [r7, #28]
    buf[i] = (uint16_t)v;
 8001bca:	6a3b      	ldr	r3, [r7, #32]
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	68ba      	ldr	r2, [r7, #8]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	69fa      	ldr	r2, [r7, #28]
 8001bd4:	b292      	uxth	r2, r2
 8001bd6:	801a      	strh	r2, [r3, #0]
  for (uint32_t i = 0; i < samples; i++) {
 8001bd8:	6a3b      	ldr	r3, [r7, #32]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	623b      	str	r3, [r7, #32]
 8001bde:	6a3a      	ldr	r2, [r7, #32]
 8001be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d3b5      	bcc.n	8001b52 <start_note_circular+0x52>
  }

  *len = samples;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bea:	601a      	str	r2, [r3, #0]
  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001bec:	2100      	movs	r1, #0
 8001bee:	480e      	ldr	r0, [pc, #56]	@ (8001c28 <start_note_circular+0x128>)
 8001bf0:	f001 f98e 	bl	8002f10 <HAL_DAC_Stop_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)buf, *len, DAC_ALIGN_12B_R);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	9200      	str	r2, [sp, #0]
 8001bfc:	68ba      	ldr	r2, [r7, #8]
 8001bfe:	2100      	movs	r1, #0
 8001c00:	4809      	ldr	r0, [pc, #36]	@ (8001c28 <start_note_circular+0x128>)
 8001c02:	f001 f8b9 	bl	8002d78 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim2);
 8001c06:	4809      	ldr	r0, [pc, #36]	@ (8001c2c <start_note_circular+0x12c>)
 8001c08:	f005 fb38 	bl	800727c <HAL_TIM_Base_Start>
}
 8001c0c:	bf00      	nop
 8001c0e:	3728      	adds	r7, #40	@ 0x28
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	f3af 8000 	nop.w
 8001c18:	54442d18 	.word	0x54442d18
 8001c1c:	401921fb 	.word	0x401921fb
 8001c20:	467a0000 	.word	0x467a0000
 8001c24:	44fa0000 	.word	0x44fa0000
 8001c28:	2000008c 	.word	0x2000008c
 8001c2c:	20001634 	.word	0x20001634

08001c30 <play_start_sequence>:

void play_start_sequence(void) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
  const float freqs[3] = {400.0f, 500.0f, 800.0f};
 8001c36:	4a14      	ldr	r2, [pc, #80]	@ (8001c88 <play_start_sequence+0x58>)
 8001c38:	463b      	mov	r3, r7
 8001c3a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c3c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  for (int i = 0; i < 3; i++) {
 8001c40:	2300      	movs	r3, #0
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	e017      	b.n	8001c76 <play_start_sequence+0x46>
    start_note_circular(freqs[i], noteBuf, &noteLen);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	3310      	adds	r3, #16
 8001c4c:	443b      	add	r3, r7
 8001c4e:	3b10      	subs	r3, #16
 8001c50:	edd3 7a00 	vldr	s15, [r3]
 8001c54:	490d      	ldr	r1, [pc, #52]	@ (8001c8c <play_start_sequence+0x5c>)
 8001c56:	480e      	ldr	r0, [pc, #56]	@ (8001c90 <play_start_sequence+0x60>)
 8001c58:	eeb0 0a67 	vmov.f32	s0, s15
 8001c5c:	f7ff ff50 	bl	8001b00 <start_note_circular>
    HAL_Delay(NOTE_DURATION_MS);
 8001c60:	20fa      	movs	r0, #250	@ 0xfa
 8001c62:	f000 ff61 	bl	8002b28 <HAL_Delay>
    stop_playback_if_running();
 8001c66:	f7ff ff39 	bl	8001adc <stop_playback_if_running>
    HAL_Delay(100);
 8001c6a:	2064      	movs	r0, #100	@ 0x64
 8001c6c:	f000 ff5c 	bl	8002b28 <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	3301      	adds	r3, #1
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	dde4      	ble.n	8001c46 <play_start_sequence+0x16>
  }
}
 8001c7c:	bf00      	nop
 8001c7e:	bf00      	nop
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	0800c948 	.word	0x0800c948
 8001c8c:	20000cd8 	.word	0x20000cd8
 8001c90:	200004d8 	.word	0x200004d8

08001c94 <play_end_sequence>:

void play_end_sequence(void) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
  const float freqs[3] = {700.0f, 500.0f, 300.0f};
 8001c9a:	4a14      	ldr	r2, [pc, #80]	@ (8001cec <play_end_sequence+0x58>)
 8001c9c:	463b      	mov	r3, r7
 8001c9e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ca0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  for (int i = 0; i < 3; i++) {
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	e017      	b.n	8001cda <play_end_sequence+0x46>
    start_note_circular(freqs[i], noteBuf, &noteLen);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	3310      	adds	r3, #16
 8001cb0:	443b      	add	r3, r7
 8001cb2:	3b10      	subs	r3, #16
 8001cb4:	edd3 7a00 	vldr	s15, [r3]
 8001cb8:	490d      	ldr	r1, [pc, #52]	@ (8001cf0 <play_end_sequence+0x5c>)
 8001cba:	480e      	ldr	r0, [pc, #56]	@ (8001cf4 <play_end_sequence+0x60>)
 8001cbc:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc0:	f7ff ff1e 	bl	8001b00 <start_note_circular>
    HAL_Delay(NOTE_DURATION_MS);
 8001cc4:	20fa      	movs	r0, #250	@ 0xfa
 8001cc6:	f000 ff2f 	bl	8002b28 <HAL_Delay>
    stop_playback_if_running();
 8001cca:	f7ff ff07 	bl	8001adc <stop_playback_if_running>
    HAL_Delay(100);
 8001cce:	2064      	movs	r0, #100	@ 0x64
 8001cd0:	f000 ff2a 	bl	8002b28 <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	dde4      	ble.n	8001caa <play_end_sequence+0x16>
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	bf00      	nop
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	0800c954 	.word	0x0800c954
 8001cf0:	20000cd8 	.word	0x20000cd8
 8001cf4:	200004d8 	.word	0x200004d8

08001cf8 <Flash_WriteStats>:
    *s = temp;
}

/* Overwrite stats area with new struct */
void Flash_WriteStats(GameStats *s)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
    // Sector must be erased before writing
    BSP_QSPI_Erase_Block(FLASH_STATS_SECTOR);
 8001d00:	2000      	movs	r0, #0
 8001d02:	f000 fa5f 	bl	80021c4 <BSP_QSPI_Erase_Block>
    while (BSP_QSPI_GetStatus() != QSPI_OK);
 8001d06:	bf00      	nop
 8001d08:	f000 faa6 	bl	8002258 <BSP_QSPI_GetStatus>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1fa      	bne.n	8001d08 <Flash_WriteStats+0x10>

    BSP_QSPI_Write((uint8_t*)s, FLASH_STATS_ADDR, sizeof(GameStats));
 8001d12:	2210      	movs	r2, #16
 8001d14:	2100      	movs	r1, #0
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 f9ce 	bl	80020b8 <BSP_QSPI_Write>
    while (BSP_QSPI_GetStatus() != QSPI_OK);
 8001d1c:	bf00      	nop
 8001d1e:	f000 fa9b 	bl	8002258 <BSP_QSPI_GetStatus>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d1fa      	bne.n	8001d1e <Flash_WriteStats+0x26>
}
 8001d28:	bf00      	nop
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d36:	f000 febe 	bl	8002ab6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d3a:	f000 f816 	bl	8001d6a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d3e:	f7ff fdbf 	bl	80018c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d42:	f7ff f9ad 	bl	80010a0 <MX_DMA_Init>
  MX_DAC1_Init();
 8001d46:	f7fe ff7f 	bl	8000c48 <MX_DAC1_Init>
  MX_TIM2_Init();
 8001d4a:	f000 fd6f 	bl	800282c <MX_TIM2_Init>
  MX_I2C2_Init();
 8001d4e:	f7ff fe27 	bl	80019a0 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8001d52:	f000 fddd 	bl	8002910 <MX_USART1_UART_Init>
  MX_DFSDM1_Init();
 8001d56:	f7ff f821 	bl	8000d9c <MX_DFSDM1_Init>
  MX_OCTOSPI1_Init();
 8001d5a:	f000 f8d5 	bl	8001f08 <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001d5e:	f7ff f9eb 	bl	8001138 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001d62:	f006 fe7d 	bl	8008a60 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001d66:	bf00      	nop
 8001d68:	e7fd      	b.n	8001d66 <main+0x34>

08001d6a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b096      	sub	sp, #88	@ 0x58
 8001d6e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d70:	f107 0314 	add.w	r3, r7, #20
 8001d74:	2244      	movs	r2, #68	@ 0x44
 8001d76:	2100      	movs	r1, #0
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f009 fc24 	bl	800b5c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d7e:	463b      	mov	r3, r7
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]
 8001d8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	f003 fd57 	bl	8005840 <HAL_PWREx_ControlVoltageScaling>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001d98:	f000 f8b0 	bl	8001efc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001d9c:	2310      	movs	r3, #16
 8001d9e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001da0:	2301      	movs	r3, #1
 8001da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001da8:	2360      	movs	r3, #96	@ 0x60
 8001daa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dac:	2302      	movs	r3, #2
 8001dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001db0:	2301      	movs	r3, #1
 8001db2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001db4:	2301      	movs	r3, #1
 8001db6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001db8:	233c      	movs	r3, #60	@ 0x3c
 8001dba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dc8:	f107 0314 	add.w	r3, r7, #20
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f003 fddb 	bl	8005988 <HAL_RCC_OscConfig>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001dd8:	f000 f890 	bl	8001efc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ddc:	230f      	movs	r3, #15
 8001dde:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001de0:	2303      	movs	r3, #3
 8001de2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001de4:	2300      	movs	r3, #0
 8001de6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001de8:	2300      	movs	r3, #0
 8001dea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dec:	2300      	movs	r3, #0
 8001dee:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001df0:	463b      	mov	r3, r7
 8001df2:	2105      	movs	r1, #5
 8001df4:	4618      	mov	r0, r3
 8001df6:	f004 f9e1 	bl	80061bc <HAL_RCC_ClockConfig>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001e00:	f000 f87c 	bl	8001efc <Error_Handler>
  }
}
 8001e04:	bf00      	nop
 8001e06:	3758      	adds	r7, #88	@ 0x58
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <HAL_DFSDM_FilterRegConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hfilter)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	60fb      	str	r3, [r7, #12]

    // Wake mic task
    xSemaphoreGiveFromISR(MicSemHandle, &xHigherPriorityTaskWoken);
 8001e18:	4b0b      	ldr	r3, [pc, #44]	@ (8001e48 <HAL_DFSDM_FilterRegConvCpltCallback+0x3c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f107 020c 	add.w	r2, r7, #12
 8001e20:	4611      	mov	r1, r2
 8001e22:	4618      	mov	r0, r3
 8001e24:	f007 f9d6 	bl	80091d4 <xQueueGiveFromISR>

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d007      	beq.n	8001e3e <HAL_DFSDM_FilterRegConvCpltCallback+0x32>
 8001e2e:	4b07      	ldr	r3, [pc, #28]	@ (8001e4c <HAL_DFSDM_FilterRegConvCpltCallback+0x40>)
 8001e30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	f3bf 8f4f 	dsb	sy
 8001e3a:	f3bf 8f6f 	isb	sy
}
 8001e3e:	bf00      	nop
 8001e40:	3710      	adds	r7, #16
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	2000020c 	.word	0x2000020c
 8001e4c:	e000ed04 	.word	0xe000ed04

08001e50 <HAL_GPIO_EXTI_Callback>:

// Called automatically on button interrupt (PC13 -> EXTI15_10)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BUTTON_Pin)  // confirm it was our button
 8001e5a:	88fb      	ldrh	r3, [r7, #6]
 8001e5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e60:	d12d      	bne.n	8001ebe <HAL_GPIO_EXTI_Callback+0x6e>
    {
        static uint32_t last_press = 0;
        uint32_t now = HAL_GetTick();
 8001e62:	f000 fe55 	bl	8002b10 <HAL_GetTick>
 8001e66:	60f8      	str	r0, [r7, #12]
        if (now - last_press < 250) return; // debounce
 8001e68:	4b16      	ldr	r3, [pc, #88]	@ (8001ec4 <HAL_GPIO_EXTI_Callback+0x74>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	68fa      	ldr	r2, [r7, #12]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2bf9      	cmp	r3, #249	@ 0xf9
 8001e72:	d923      	bls.n	8001ebc <HAL_GPIO_EXTI_Callback+0x6c>
        last_press = now;
 8001e74:	4a13      	ldr	r2, [pc, #76]	@ (8001ec4 <HAL_GPIO_EXTI_Callback+0x74>)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6013      	str	r3, [r2, #0]

        if (g_state == GAME_IDLE) {
 8001e7a:	4b13      	ldr	r3, [pc, #76]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x78>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d103      	bne.n	8001e8a <HAL_GPIO_EXTI_Callback+0x3a>
            g_state = GAME_STARTING;
 8001e82:	4b11      	ldr	r3, [pc, #68]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x78>)
 8001e84:	2202      	movs	r2, #2
 8001e86:	701a      	strb	r2, [r3, #0]
 8001e88:	e019      	b.n	8001ebe <HAL_GPIO_EXTI_Callback+0x6e>
        }
        else if ( g_state == GAME_ON) {
 8001e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x78>)
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2b03      	cmp	r3, #3
 8001e90:	d10c      	bne.n	8001eac <HAL_GPIO_EXTI_Callback+0x5c>
            if (currentCue == CUE_LED) {
 8001e92:	4b0e      	ldr	r3, [pc, #56]	@ (8001ecc <HAL_GPIO_EXTI_Callback+0x7c>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b03      	cmp	r3, #3
 8001e9a:	d103      	bne.n	8001ea4 <HAL_GPIO_EXTI_Callback+0x54>
                playerResponded  = 1;
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <HAL_GPIO_EXTI_Callback+0x80>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	701a      	strb	r2, [r3, #0]
 8001ea2:	e00c      	b.n	8001ebe <HAL_GPIO_EXTI_Callback+0x6e>
            } else {
                playerFail = 1;
 8001ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <HAL_GPIO_EXTI_Callback+0x84>)
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	701a      	strb	r2, [r3, #0]
 8001eaa:	e008      	b.n	8001ebe <HAL_GPIO_EXTI_Callback+0x6e>
            }
        }
        else if (g_state == GAME_DONE) {
 8001eac:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x78>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b05      	cmp	r3, #5
 8001eb2:	d104      	bne.n	8001ebe <HAL_GPIO_EXTI_Callback+0x6e>
            g_state = GAME_STARTING; // restart game
 8001eb4:	4b04      	ldr	r3, [pc, #16]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x78>)
 8001eb6:	2202      	movs	r2, #2
 8001eb8:	701a      	strb	r2, [r3, #0]
 8001eba:	e000      	b.n	8001ebe <HAL_GPIO_EXTI_Callback+0x6e>
        if (now - last_press < 250) return; // debounce
 8001ebc:	bf00      	nop
        }
    }
}
 8001ebe:	3710      	adds	r7, #16
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	2000153c 	.word	0x2000153c
 8001ec8:	200004d4 	.word	0x200004d4
 8001ecc:	20000000 	.word	0x20000000
 8001ed0:	20000d1a 	.word	0x20000d1a
 8001ed4:	20000d1b 	.word	0x20000d1b

08001ed8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a04      	ldr	r2, [pc, #16]	@ (8001ef8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d101      	bne.n	8001eee <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001eea:	f000 fdfd 	bl	8002ae8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40001000 	.word	0x40001000

08001efc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f00:	b672      	cpsid	i
}
 8001f02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f04:	bf00      	nop
 8001f06:	e7fd      	b.n	8001f04 <Error_Handler+0x8>

08001f08 <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8001f0e:	1d3b      	adds	r3, r7, #4
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	605a      	str	r2, [r3, #4]
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	60da      	str	r2, [r3, #12]
 8001f1a:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
 8001f1c:	4b22      	ldr	r3, [pc, #136]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f1e:	4a23      	ldr	r2, [pc, #140]	@ (8001fac <MX_OCTOSPI1_Init+0xa4>)
 8001f20:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8001f22:	4b21      	ldr	r3, [pc, #132]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f24:	2201      	movs	r2, #1
 8001f26:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001f28:	4b1f      	ldr	r3, [pc, #124]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8001f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8001f34:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f36:	2220      	movs	r2, #32
 8001f38:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001f3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001f40:	4b19      	ldr	r3, [pc, #100]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001f46:	4b18      	ldr	r3, [pc, #96]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001f4c:	4b16      	ldr	r3, [pc, #88]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001f52:	4b15      	ldr	r3, [pc, #84]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8001f58:	4b13      	ldr	r3, [pc, #76]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8001f5e:	4b12      	ldr	r3, [pc, #72]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8001f64:	4b10      	ldr	r3, [pc, #64]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f66:	2208      	movs	r2, #8
 8001f68:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8001f6a:	480f      	ldr	r0, [pc, #60]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f6c:	f002 fbee 	bl	800474c <HAL_OSPI_Init>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_OCTOSPI1_Init+0x72>
  {
    Error_Handler();
 8001f76:	f7ff ffc1 	bl	8001efc <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001f82:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8001f86:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f88:	1d3b      	adds	r3, r7, #4
 8001f8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4805      	ldr	r0, [pc, #20]	@ (8001fa8 <MX_OCTOSPI1_Init+0xa0>)
 8001f92:	f002 feb3 	bl	8004cfc <HAL_OSPIM_Config>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_OCTOSPI1_Init+0x98>
  {
    Error_Handler();
 8001f9c:	f7ff ffae 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001fa0:	bf00      	nop
 8001fa2:	3718      	adds	r7, #24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20001540 	.word	0x20001540
 8001fac:	a0001000 	.word	0xa0001000

08001fb0 <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b0b0      	sub	sp, #192	@ 0xc0
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fc8:	f107 0318 	add.w	r3, r7, #24
 8001fcc:	2294      	movs	r2, #148	@ 0x94
 8001fce:	2100      	movs	r1, #0
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f009 faf8 	bl	800b5c6 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a28      	ldr	r2, [pc, #160]	@ (800207c <HAL_OSPI_MspInit+0xcc>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d149      	bne.n	8002074 <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001fe0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001fe4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fec:	f107 0318 	add.w	r3, r7, #24
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f004 fbd3 	bl	800679c <HAL_RCCEx_PeriphCLKConfig>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8001ffc:	f7ff ff7e 	bl	8001efc <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8002000:	4b1f      	ldr	r3, [pc, #124]	@ (8002080 <HAL_OSPI_MspInit+0xd0>)
 8002002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002004:	4a1e      	ldr	r2, [pc, #120]	@ (8002080 <HAL_OSPI_MspInit+0xd0>)
 8002006:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800200a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800200c:	4b1c      	ldr	r3, [pc, #112]	@ (8002080 <HAL_OSPI_MspInit+0xd0>)
 800200e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002010:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002014:	617b      	str	r3, [r7, #20]
 8002016:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8002018:	4b19      	ldr	r3, [pc, #100]	@ (8002080 <HAL_OSPI_MspInit+0xd0>)
 800201a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800201c:	4a18      	ldr	r2, [pc, #96]	@ (8002080 <HAL_OSPI_MspInit+0xd0>)
 800201e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002022:	6513      	str	r3, [r2, #80]	@ 0x50
 8002024:	4b16      	ldr	r3, [pc, #88]	@ (8002080 <HAL_OSPI_MspInit+0xd0>)
 8002026:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002028:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800202c:	613b      	str	r3, [r7, #16]
 800202e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002030:	4b13      	ldr	r3, [pc, #76]	@ (8002080 <HAL_OSPI_MspInit+0xd0>)
 8002032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002034:	4a12      	ldr	r2, [pc, #72]	@ (8002080 <HAL_OSPI_MspInit+0xd0>)
 8002036:	f043 0310 	orr.w	r3, r3, #16
 800203a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800203c:	4b10      	ldr	r3, [pc, #64]	@ (8002080 <HAL_OSPI_MspInit+0xd0>)
 800203e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002040:	f003 0310 	and.w	r3, r3, #16
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8002048:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800204c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002050:	2302      	movs	r3, #2
 8002052:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800205c:	2303      	movs	r3, #3
 800205e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8002062:	230a      	movs	r3, #10
 8002064:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002068:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800206c:	4619      	mov	r1, r3
 800206e:	4805      	ldr	r0, [pc, #20]	@ (8002084 <HAL_OSPI_MspInit+0xd4>)
 8002070:	f002 f878 	bl	8004164 <HAL_GPIO_Init>

  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 8002074:	bf00      	nop
 8002076:	37c0      	adds	r7, #192	@ 0xc0
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	a0001000 	.word	0xa0001000
 8002080:	40021000 	.word	0x40021000
 8002084:	48001000 	.word	0x48001000

08002088 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8002090:	4b08      	ldr	r3, [pc, #32]	@ (80020b4 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d009      	beq.n	80020ac <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8002098:	4b06      	ldr	r3, [pc, #24]	@ (80020b4 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d004      	beq.n	80020ac <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80020a2:	4b04      	ldr	r3, [pc, #16]	@ (80020b4 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	4798      	blx	r3
    }
  }
}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20001590 	.word	0x20001590

080020b8 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b09c      	sub	sp, #112	@ 0x70
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80020cc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 80020ce:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d901      	bls.n	80020da <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 80020de:	68ba      	ldr	r2, [r7, #8]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4413      	add	r3, r2
 80020e4:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80020e6:	2300      	movs	r3, #0
 80020e8:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 80020ee:	2338      	movs	r3, #56	@ 0x38
 80020f0:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80020f2:	2301      	movs	r3, #1
 80020f4:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80020f6:	2300      	movs	r3, #0
 80020f8:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80020fa:	2300      	movs	r3, #0
 80020fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 80020fe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002102:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8002104:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002108:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800210a:	2300      	movs	r3, #0
 800210c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800210e:	2300      	movs	r3, #0
 8002110:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 8002112:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8002116:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002118:	2300      	movs	r3, #0
 800211a:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 800211c:	2300      	movs	r3, #0
 800211e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002120:	2300      	movs	r3, #0
 8002122:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002124:	2300      	movs	r3, #0
 8002126:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8002128:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800212a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 800212c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800212e:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8002130:	4823      	ldr	r0, [pc, #140]	@ (80021c0 <BSP_QSPI_Write+0x108>)
 8002132:	f000 f901 	bl	8002338 <QSPI_WriteEnable>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e03b      	b.n	80021b8 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002140:	f107 0314 	add.w	r3, r7, #20
 8002144:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002148:	4619      	mov	r1, r3
 800214a:	481d      	ldr	r0, [pc, #116]	@ (80021c0 <BSP_QSPI_Write+0x108>)
 800214c:	f002 fba8 	bl	80048a0 <HAL_OSPI_Command>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e02e      	b.n	80021b8 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800215a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800215e:	68f9      	ldr	r1, [r7, #12]
 8002160:	4817      	ldr	r0, [pc, #92]	@ (80021c0 <BSP_QSPI_Write+0x108>)
 8002162:	f002 fc1e 	bl	80049a2 <HAL_OSPI_Transmit>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e023      	b.n	80021b8 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002170:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002174:	4812      	ldr	r0, [pc, #72]	@ (80021c0 <BSP_QSPI_Write+0x108>)
 8002176:	f000 f93b 	bl	80023f0 <QSPI_AutoPollingMemReady>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e019      	b.n	80021b8 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8002184:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002186:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002188:	4413      	add	r3, r2
 800218a:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 800218c:	68fa      	ldr	r2, [r7, #12]
 800218e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002190:	4413      	add	r3, r2
 8002192:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8002194:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002196:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800219a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800219c:	429a      	cmp	r2, r3
 800219e:	d203      	bcs.n	80021a8 <BSP_QSPI_Write+0xf0>
 80021a0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80021a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	e001      	b.n	80021ac <BSP_QSPI_Write+0xf4>
 80021a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 80021ae:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80021b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d3b8      	bcc.n	8002128 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 80021b6:	2300      	movs	r3, #0
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3770      	adds	r7, #112	@ 0x70
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	20001594 	.word	0x20001594

080021c4 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b096      	sub	sp, #88	@ 0x58
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80021cc:	2300      	movs	r3, #0
 80021ce:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 80021d4:	23d8      	movs	r3, #216	@ 0xd8
 80021d6:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80021d8:	2301      	movs	r3, #1
 80021da:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80021dc:	2300      	movs	r3, #0
 80021de:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80021e0:	2300      	movs	r3, #0
 80021e2:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 80021e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021ec:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 80021ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80021f4:	2300      	movs	r3, #0
 80021f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80021f8:	2300      	movs	r3, #0
 80021fa:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 80021fc:	2300      	movs	r3, #0
 80021fe:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002204:	2300      	movs	r3, #0
 8002206:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002208:	2300      	movs	r3, #0
 800220a:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 800220c:	4811      	ldr	r0, [pc, #68]	@ (8002254 <BSP_QSPI_Erase_Block+0x90>)
 800220e:	f000 f893 	bl	8002338 <QSPI_WriteEnable>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e017      	b.n	800224c <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800221c:	f107 0308 	add.w	r3, r7, #8
 8002220:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002224:	4619      	mov	r1, r3
 8002226:	480b      	ldr	r0, [pc, #44]	@ (8002254 <BSP_QSPI_Erase_Block+0x90>)
 8002228:	f002 fb3a 	bl	80048a0 <HAL_OSPI_Command>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e00a      	b.n	800224c <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8002236:	f640 51ac 	movw	r1, #3500	@ 0xdac
 800223a:	4806      	ldr	r0, [pc, #24]	@ (8002254 <BSP_QSPI_Erase_Block+0x90>)
 800223c:	f000 f8d8 	bl	80023f0 <QSPI_AutoPollingMemReady>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e000      	b.n	800224c <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	3758      	adds	r7, #88	@ 0x58
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	20001594 	.word	0x20001594

08002258 <BSP_QSPI_GetStatus>:
/**
  * @brief  Reads current status of the QSPI memory.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_GetStatus(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b096      	sub	sp, #88	@ 0x58
 800225c:	af00      	add	r7, sp, #0
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read security register command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800225e:	2300      	movs	r3, #0
 8002260:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = READ_SEC_REG_CMD;
 8002266:	232b      	movs	r3, #43	@ 0x2b
 8002268:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800226a:	2301      	movs	r3, #1
 800226c:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800226e:	2300      	movs	r3, #0
 8002270:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002272:	2300      	movs	r3, #0
 8002274:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002276:	2300      	movs	r3, #0
 8002278:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800227a:	2300      	movs	r3, #0
 800227c:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800227e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002282:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.NbData             = 1;
 8002284:	2301      	movs	r3, #1
 8002286:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002288:	2300      	movs	r3, #0
 800228a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DummyCycles        = 0;
 800228c:	2300      	movs	r3, #0
 800228e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002290:	2300      	movs	r3, #0
 8002292:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002294:	2300      	movs	r3, #0
 8002296:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002298:	f107 0308 	add.w	r3, r7, #8
 800229c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022a0:	4619      	mov	r1, r3
 80022a2:	4824      	ldr	r0, [pc, #144]	@ (8002334 <BSP_QSPI_GetStatus+0xdc>)
 80022a4:	f002 fafc 	bl	80048a0 <HAL_OSPI_Command>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <BSP_QSPI_GetStatus+0x5a>
  {
    return QSPI_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e03c      	b.n	800232c <BSP_QSPI_GetStatus+0xd4>
  }

  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80022b2:	1dfb      	adds	r3, r7, #7
 80022b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022b8:	4619      	mov	r1, r3
 80022ba:	481e      	ldr	r0, [pc, #120]	@ (8002334 <BSP_QSPI_GetStatus+0xdc>)
 80022bc:	f002 fbe4 	bl	8004a88 <HAL_OSPI_Receive>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <BSP_QSPI_GetStatus+0x72>
  {
    return QSPI_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e030      	b.n	800232c <BSP_QSPI_GetStatus+0xd4>
  }
  
  /* Check the value of the register */
  if ((reg & (MX25R6435F_SECR_P_FAIL | MX25R6435F_SECR_E_FAIL)) != 0)
 80022ca:	79fb      	ldrb	r3, [r7, #7]
 80022cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <BSP_QSPI_GetStatus+0x80>
  {
    return QSPI_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e029      	b.n	800232c <BSP_QSPI_GetStatus+0xd4>
  }
  else if ((reg & (MX25R6435F_SECR_PSB | MX25R6435F_SECR_ESB)) != 0)
 80022d8:	79fb      	ldrb	r3, [r7, #7]
 80022da:	f003 030c 	and.w	r3, r3, #12
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <BSP_QSPI_GetStatus+0x8e>
  {
    return QSPI_SUSPENDED;
 80022e2:	2308      	movs	r3, #8
 80022e4:	e022      	b.n	800232c <BSP_QSPI_GetStatus+0xd4>
  }

  /* Initialize the read status register command */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 80022e6:	2305      	movs	r3, #5
 80022e8:	613b      	str	r3, [r7, #16]

  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80022ea:	f107 0308 	add.w	r3, r7, #8
 80022ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022f2:	4619      	mov	r1, r3
 80022f4:	480f      	ldr	r0, [pc, #60]	@ (8002334 <BSP_QSPI_GetStatus+0xdc>)
 80022f6:	f002 fad3 	bl	80048a0 <HAL_OSPI_Command>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <BSP_QSPI_GetStatus+0xac>
  {
    return QSPI_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e013      	b.n	800232c <BSP_QSPI_GetStatus+0xd4>
  }

  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002304:	1dfb      	adds	r3, r7, #7
 8002306:	f241 3288 	movw	r2, #5000	@ 0x1388
 800230a:	4619      	mov	r1, r3
 800230c:	4809      	ldr	r0, [pc, #36]	@ (8002334 <BSP_QSPI_GetStatus+0xdc>)
 800230e:	f002 fbbb 	bl	8004a88 <HAL_OSPI_Receive>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <BSP_QSPI_GetStatus+0xc4>
  {
    return QSPI_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e007      	b.n	800232c <BSP_QSPI_GetStatus+0xd4>
  }

  /* Check the value of the register */
  if ((reg & MX25R6435F_SR_WIP) != 0)
 800231c:	79fb      	ldrb	r3, [r7, #7]
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <BSP_QSPI_GetStatus+0xd2>
  {
    return QSPI_BUSY;
 8002326:	2302      	movs	r3, #2
 8002328:	e000      	b.n	800232c <BSP_QSPI_GetStatus+0xd4>
  }
  else
  {
    return QSPI_OK;
 800232a:	2300      	movs	r3, #0
  }
}
 800232c:	4618      	mov	r0, r3
 800232e:	3758      	adds	r7, #88	@ 0x58
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	20001594 	.word	0x20001594

08002338 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b09c      	sub	sp, #112	@ 0x70
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002340:	2300      	movs	r3, #0
 8002342:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002344:	2300      	movs	r3, #0
 8002346:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8002348:	2306      	movs	r3, #6
 800234a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800234c:	2301      	movs	r3, #1
 800234e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002350:	2300      	movs	r3, #0
 8002352:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002354:	2300      	movs	r3, #0
 8002356:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002358:	2300      	movs	r3, #0
 800235a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800235c:	2300      	movs	r3, #0
 800235e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8002360:	2300      	movs	r3, #0
 8002362:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8002364:	2300      	movs	r3, #0
 8002366:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002368:	2300      	movs	r3, #0
 800236a:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800236c:	2300      	movs	r3, #0
 800236e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002370:	f107 0320 	add.w	r3, r7, #32
 8002374:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002378:	4619      	mov	r1, r3
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f002 fa90 	bl	80048a0 <HAL_OSPI_Command>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e02e      	b.n	80023e8 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 800238a:	2302      	movs	r3, #2
 800238c:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 800238e:	2302      	movs	r3, #2
 8002390:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8002392:	2300      	movs	r3, #0
 8002394:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8002396:	2310      	movs	r3, #16
 8002398:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 800239a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800239e:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 80023a0:	2305      	movs	r3, #5
 80023a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 80023a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 80023aa:	2301      	movs	r3, #1
 80023ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 80023ae:	2300      	movs	r3, #0
 80023b0:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80023b2:	f107 0320 	add.w	r3, r7, #32
 80023b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ba:	4619      	mov	r1, r3
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f002 fa6f 	bl	80048a0 <HAL_OSPI_Command>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e00d      	b.n	80023e8 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80023cc:	f107 030c 	add.w	r3, r7, #12
 80023d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023d4:	4619      	mov	r1, r3
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f002 fbf9 	bl	8004bce <HAL_OSPI_AutoPolling>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e000      	b.n	80023e8 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3770      	adds	r7, #112	@ 0x70
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b09c      	sub	sp, #112	@ 0x70
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80023fa:	2300      	movs	r3, #0
 80023fc:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80023fe:	2300      	movs	r3, #0
 8002400:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002402:	2305      	movs	r3, #5
 8002404:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002406:	2301      	movs	r3, #1
 8002408:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800240a:	2300      	movs	r3, #0
 800240c:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800240e:	2300      	movs	r3, #0
 8002410:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002412:	2300      	movs	r3, #0
 8002414:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002416:	2300      	movs	r3, #0
 8002418:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800241a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800241e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 8002420:	2301      	movs	r3, #1
 8002422:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002424:	2300      	movs	r3, #0
 8002426:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8002428:	2300      	movs	r3, #0
 800242a:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800242c:	2300      	movs	r3, #0
 800242e:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002430:	2300      	movs	r3, #0
 8002432:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8002434:	2300      	movs	r3, #0
 8002436:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8002438:	2301      	movs	r3, #1
 800243a:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 800243c:	2300      	movs	r3, #0
 800243e:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8002440:	2310      	movs	r3, #16
 8002442:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8002444:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002448:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800244a:	f107 0320 	add.w	r3, r7, #32
 800244e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002452:	4619      	mov	r1, r3
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f002 fa23 	bl	80048a0 <HAL_OSPI_Command>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e00c      	b.n	800247e <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8002464:	f107 030c 	add.w	r3, r7, #12
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	4619      	mov	r1, r3
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f002 fbae 	bl	8004bce <HAL_OSPI_AutoPolling>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e000      	b.n	800247e <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3770      	adds	r7, #112	@ 0x70
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
	...

08002488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800248e:	4b11      	ldr	r3, [pc, #68]	@ (80024d4 <HAL_MspInit+0x4c>)
 8002490:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002492:	4a10      	ldr	r2, [pc, #64]	@ (80024d4 <HAL_MspInit+0x4c>)
 8002494:	f043 0301 	orr.w	r3, r3, #1
 8002498:	6613      	str	r3, [r2, #96]	@ 0x60
 800249a:	4b0e      	ldr	r3, [pc, #56]	@ (80024d4 <HAL_MspInit+0x4c>)
 800249c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	607b      	str	r3, [r7, #4]
 80024a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024a6:	4b0b      	ldr	r3, [pc, #44]	@ (80024d4 <HAL_MspInit+0x4c>)
 80024a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024aa:	4a0a      	ldr	r2, [pc, #40]	@ (80024d4 <HAL_MspInit+0x4c>)
 80024ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80024b2:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <HAL_MspInit+0x4c>)
 80024b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ba:	603b      	str	r3, [r7, #0]
 80024bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80024be:	2200      	movs	r2, #0
 80024c0:	210f      	movs	r1, #15
 80024c2:	f06f 0001 	mvn.w	r0, #1
 80024c6:	f000 fc0b 	bl	8002ce0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40021000 	.word	0x40021000

080024d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08e      	sub	sp, #56	@ 0x38
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80024e0:	2300      	movs	r3, #0
 80024e2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80024e6:	4b34      	ldr	r3, [pc, #208]	@ (80025b8 <HAL_InitTick+0xe0>)
 80024e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ea:	4a33      	ldr	r2, [pc, #204]	@ (80025b8 <HAL_InitTick+0xe0>)
 80024ec:	f043 0310 	orr.w	r3, r3, #16
 80024f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80024f2:	4b31      	ldr	r3, [pc, #196]	@ (80025b8 <HAL_InitTick+0xe0>)
 80024f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f6:	f003 0310 	and.w	r3, r3, #16
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80024fe:	f107 0210 	add.w	r2, r7, #16
 8002502:	f107 0314 	add.w	r3, r7, #20
 8002506:	4611      	mov	r1, r2
 8002508:	4618      	mov	r0, r3
 800250a:	f004 f855 	bl	80065b8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800250e:	6a3b      	ldr	r3, [r7, #32]
 8002510:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002514:	2b00      	cmp	r3, #0
 8002516:	d103      	bne.n	8002520 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002518:	f004 f822 	bl	8006560 <HAL_RCC_GetPCLK1Freq>
 800251c:	6378      	str	r0, [r7, #52]	@ 0x34
 800251e:	e004      	b.n	800252a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002520:	f004 f81e 	bl	8006560 <HAL_RCC_GetPCLK1Freq>
 8002524:	4603      	mov	r3, r0
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800252a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800252c:	4a23      	ldr	r2, [pc, #140]	@ (80025bc <HAL_InitTick+0xe4>)
 800252e:	fba2 2303 	umull	r2, r3, r2, r3
 8002532:	0c9b      	lsrs	r3, r3, #18
 8002534:	3b01      	subs	r3, #1
 8002536:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002538:	4b21      	ldr	r3, [pc, #132]	@ (80025c0 <HAL_InitTick+0xe8>)
 800253a:	4a22      	ldr	r2, [pc, #136]	@ (80025c4 <HAL_InitTick+0xec>)
 800253c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800253e:	4b20      	ldr	r3, [pc, #128]	@ (80025c0 <HAL_InitTick+0xe8>)
 8002540:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002544:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002546:	4a1e      	ldr	r2, [pc, #120]	@ (80025c0 <HAL_InitTick+0xe8>)
 8002548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800254a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800254c:	4b1c      	ldr	r3, [pc, #112]	@ (80025c0 <HAL_InitTick+0xe8>)
 800254e:	2200      	movs	r2, #0
 8002550:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002552:	4b1b      	ldr	r3, [pc, #108]	@ (80025c0 <HAL_InitTick+0xe8>)
 8002554:	2200      	movs	r2, #0
 8002556:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002558:	4b19      	ldr	r3, [pc, #100]	@ (80025c0 <HAL_InitTick+0xe8>)
 800255a:	2200      	movs	r2, #0
 800255c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800255e:	4818      	ldr	r0, [pc, #96]	@ (80025c0 <HAL_InitTick+0xe8>)
 8002560:	f004 fe34 	bl	80071cc <HAL_TIM_Base_Init>
 8002564:	4603      	mov	r3, r0
 8002566:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800256a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800256e:	2b00      	cmp	r3, #0
 8002570:	d11b      	bne.n	80025aa <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002572:	4813      	ldr	r0, [pc, #76]	@ (80025c0 <HAL_InitTick+0xe8>)
 8002574:	f004 ff12 	bl	800739c <HAL_TIM_Base_Start_IT>
 8002578:	4603      	mov	r3, r0
 800257a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800257e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002582:	2b00      	cmp	r3, #0
 8002584:	d111      	bne.n	80025aa <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002586:	2036      	movs	r0, #54	@ 0x36
 8002588:	f000 fbc6 	bl	8002d18 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b0f      	cmp	r3, #15
 8002590:	d808      	bhi.n	80025a4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002592:	2200      	movs	r2, #0
 8002594:	6879      	ldr	r1, [r7, #4]
 8002596:	2036      	movs	r0, #54	@ 0x36
 8002598:	f000 fba2 	bl	8002ce0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800259c:	4a0a      	ldr	r2, [pc, #40]	@ (80025c8 <HAL_InitTick+0xf0>)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6013      	str	r3, [r2, #0]
 80025a2:	e002      	b.n	80025aa <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80025aa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3738      	adds	r7, #56	@ 0x38
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40021000 	.word	0x40021000
 80025bc:	431bde83 	.word	0x431bde83
 80025c0:	200015e4 	.word	0x200015e4
 80025c4:	40001000 	.word	0x40001000
 80025c8:	20000008 	.word	0x20000008

080025cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025d0:	bf00      	nop
 80025d2:	e7fd      	b.n	80025d0 <NMI_Handler+0x4>

080025d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025d8:	bf00      	nop
 80025da:	e7fd      	b.n	80025d8 <HardFault_Handler+0x4>

080025dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025e0:	bf00      	nop
 80025e2:	e7fd      	b.n	80025e0 <MemManage_Handler+0x4>

080025e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025e8:	bf00      	nop
 80025ea:	e7fd      	b.n	80025e8 <BusFault_Handler+0x4>

080025ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025f0:	bf00      	nop
 80025f2:	e7fd      	b.n	80025f0 <UsageFault_Handler+0x4>

080025f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025f8:	bf00      	nop
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
	...

08002604 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002608:	4802      	ldr	r0, [pc, #8]	@ (8002614 <DMA1_Channel1_IRQHandler+0x10>)
 800260a:	f001 fc5c 	bl	8003ec6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	200000a0 	.word	0x200000a0

08002618 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 800261c:	4802      	ldr	r0, [pc, #8]	@ (8002628 <DMA1_Channel2_IRQHandler+0x10>)
 800261e:	f001 fc52 	bl	8003ec6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	2000018c 	.word	0x2000018c

0800262c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002630:	4802      	ldr	r0, [pc, #8]	@ (800263c <TIM2_IRQHandler+0x10>)
 8002632:	f004 ff23 	bl	800747c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	20001634 	.word	0x20001634

08002640 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8002644:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002648:	f001 ff36 	bl	80044b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800264c:	bf00      	nop
 800264e:	bd80      	pop	{r7, pc}

08002650 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (htim6.Instance != NULL)
 8002654:	4b07      	ldr	r3, [pc, #28]	@ (8002674 <TIM6_DAC_IRQHandler+0x24>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d002      	beq.n	8002662 <TIM6_DAC_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim6);
 800265c:	4805      	ldr	r0, [pc, #20]	@ (8002674 <TIM6_DAC_IRQHandler+0x24>)
 800265e:	f004 ff0d 	bl	800747c <HAL_TIM_IRQHandler>
  }
  if (hdac1.Instance != NULL)
 8002662:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <TIM6_DAC_IRQHandler+0x28>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d002      	beq.n	8002670 <TIM6_DAC_IRQHandler+0x20>
  {
    HAL_DAC_IRQHandler(&hdac1);
 800266a:	4803      	ldr	r0, [pc, #12]	@ (8002678 <TIM6_DAC_IRQHandler+0x28>)
 800266c:	f000 fc95 	bl	8002f9a <HAL_DAC_IRQHandler>
  }
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002670:	bf00      	nop
 8002672:	bd80      	pop	{r7, pc}
 8002674:	200015e4 	.word	0x200015e4
 8002678:	2000008c 	.word	0x2000008c

0800267c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  return 1;
 8002680:	2301      	movs	r3, #1
}
 8002682:	4618      	mov	r0, r3
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <_kill>:

int _kill(int pid, int sig)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002696:	f008 ffe5 	bl	800b664 <__errno>
 800269a:	4603      	mov	r3, r0
 800269c:	2216      	movs	r2, #22
 800269e:	601a      	str	r2, [r3, #0]
  return -1;
 80026a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <_exit>:

void _exit (int status)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026b4:	f04f 31ff 	mov.w	r1, #4294967295
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f7ff ffe7 	bl	800268c <_kill>
  while (1) {}    /* Make sure we hang here */
 80026be:	bf00      	nop
 80026c0:	e7fd      	b.n	80026be <_exit+0x12>

080026c2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b086      	sub	sp, #24
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	60f8      	str	r0, [r7, #12]
 80026ca:	60b9      	str	r1, [r7, #8]
 80026cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
 80026d2:	e00a      	b.n	80026ea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026d4:	f3af 8000 	nop.w
 80026d8:	4601      	mov	r1, r0
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	1c5a      	adds	r2, r3, #1
 80026de:	60ba      	str	r2, [r7, #8]
 80026e0:	b2ca      	uxtb	r2, r1
 80026e2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	3301      	adds	r3, #1
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	697a      	ldr	r2, [r7, #20]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	dbf0      	blt.n	80026d4 <_read+0x12>
  }

  return len;
 80026f2:	687b      	ldr	r3, [r7, #4]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	e009      	b.n	8002722 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	1c5a      	adds	r2, r3, #1
 8002712:	60ba      	str	r2, [r7, #8]
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	4618      	mov	r0, r3
 8002718:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	3301      	adds	r3, #1
 8002720:	617b      	str	r3, [r7, #20]
 8002722:	697a      	ldr	r2, [r7, #20]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	429a      	cmp	r2, r3
 8002728:	dbf1      	blt.n	800270e <_write+0x12>
  }
  return len;
 800272a:	687b      	ldr	r3, [r7, #4]
}
 800272c:	4618      	mov	r0, r3
 800272e:	3718      	adds	r7, #24
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <_close>:

int _close(int file)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800273c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002740:	4618      	mov	r0, r3
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800275c:	605a      	str	r2, [r3, #4]
  return 0;
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <_isatty>:

int _isatty(int file)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002774:	2301      	movs	r3, #1
}
 8002776:	4618      	mov	r0, r3
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr

08002782 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002782:	b480      	push	{r7}
 8002784:	b085      	sub	sp, #20
 8002786:	af00      	add	r7, sp, #0
 8002788:	60f8      	str	r0, [r7, #12]
 800278a:	60b9      	str	r1, [r7, #8]
 800278c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	3714      	adds	r7, #20
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027a4:	4a14      	ldr	r2, [pc, #80]	@ (80027f8 <_sbrk+0x5c>)
 80027a6:	4b15      	ldr	r3, [pc, #84]	@ (80027fc <_sbrk+0x60>)
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027b0:	4b13      	ldr	r3, [pc, #76]	@ (8002800 <_sbrk+0x64>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d102      	bne.n	80027be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027b8:	4b11      	ldr	r3, [pc, #68]	@ (8002800 <_sbrk+0x64>)
 80027ba:	4a12      	ldr	r2, [pc, #72]	@ (8002804 <_sbrk+0x68>)
 80027bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027be:	4b10      	ldr	r3, [pc, #64]	@ (8002800 <_sbrk+0x64>)
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4413      	add	r3, r2
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d207      	bcs.n	80027dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027cc:	f008 ff4a 	bl	800b664 <__errno>
 80027d0:	4603      	mov	r3, r0
 80027d2:	220c      	movs	r2, #12
 80027d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027d6:	f04f 33ff 	mov.w	r3, #4294967295
 80027da:	e009      	b.n	80027f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027dc:	4b08      	ldr	r3, [pc, #32]	@ (8002800 <_sbrk+0x64>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027e2:	4b07      	ldr	r3, [pc, #28]	@ (8002800 <_sbrk+0x64>)
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4413      	add	r3, r2
 80027ea:	4a05      	ldr	r2, [pc, #20]	@ (8002800 <_sbrk+0x64>)
 80027ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027ee:	68fb      	ldr	r3, [r7, #12]
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	200a0000 	.word	0x200a0000
 80027fc:	00000400 	.word	0x00000400
 8002800:	20001630 	.word	0x20001630
 8002804:	20003150 	.word	0x20003150

08002808 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800280c:	4b06      	ldr	r3, [pc, #24]	@ (8002828 <SystemInit+0x20>)
 800280e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002812:	4a05      	ldr	r2, [pc, #20]	@ (8002828 <SystemInit+0x20>)
 8002814:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002818:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800281c:	bf00      	nop
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	e000ed00 	.word	0xe000ed00

0800282c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b088      	sub	sp, #32
 8002830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002832:	f107 0310 	add.w	r3, r7, #16
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	605a      	str	r2, [r3, #4]
 800283c:	609a      	str	r2, [r3, #8]
 800283e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002840:	1d3b      	adds	r3, r7, #4
 8002842:	2200      	movs	r2, #0
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	605a      	str	r2, [r3, #4]
 8002848:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800284a:	4b1e      	ldr	r3, [pc, #120]	@ (80028c4 <MX_TIM2_Init+0x98>)
 800284c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002850:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002852:	4b1c      	ldr	r3, [pc, #112]	@ (80028c4 <MX_TIM2_Init+0x98>)
 8002854:	2200      	movs	r2, #0
 8002856:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002858:	4b1a      	ldr	r3, [pc, #104]	@ (80028c4 <MX_TIM2_Init+0x98>)
 800285a:	2200      	movs	r2, #0
 800285c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7487;
 800285e:	4b19      	ldr	r3, [pc, #100]	@ (80028c4 <MX_TIM2_Init+0x98>)
 8002860:	f641 523f 	movw	r2, #7487	@ 0x1d3f
 8002864:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002866:	4b17      	ldr	r3, [pc, #92]	@ (80028c4 <MX_TIM2_Init+0x98>)
 8002868:	2200      	movs	r2, #0
 800286a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800286c:	4b15      	ldr	r3, [pc, #84]	@ (80028c4 <MX_TIM2_Init+0x98>)
 800286e:	2200      	movs	r2, #0
 8002870:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002872:	4814      	ldr	r0, [pc, #80]	@ (80028c4 <MX_TIM2_Init+0x98>)
 8002874:	f004 fcaa 	bl	80071cc <HAL_TIM_Base_Init>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800287e:	f7ff fb3d 	bl	8001efc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002882:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002886:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002888:	f107 0310 	add.w	r3, r7, #16
 800288c:	4619      	mov	r1, r3
 800288e:	480d      	ldr	r0, [pc, #52]	@ (80028c4 <MX_TIM2_Init+0x98>)
 8002890:	f004 fefb 	bl	800768a <HAL_TIM_ConfigClockSource>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800289a:	f7ff fb2f 	bl	8001efc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800289e:	2320      	movs	r3, #32
 80028a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028a6:	1d3b      	adds	r3, r7, #4
 80028a8:	4619      	mov	r1, r3
 80028aa:	4806      	ldr	r0, [pc, #24]	@ (80028c4 <MX_TIM2_Init+0x98>)
 80028ac:	f005 f91e 	bl	8007aec <HAL_TIMEx_MasterConfigSynchronization>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80028b6:	f7ff fb21 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80028ba:	bf00      	nop
 80028bc:	3720      	adds	r7, #32
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	20001634 	.word	0x20001634

080028c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028d8:	d113      	bne.n	8002902 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028da:	4b0c      	ldr	r3, [pc, #48]	@ (800290c <HAL_TIM_Base_MspInit+0x44>)
 80028dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028de:	4a0b      	ldr	r2, [pc, #44]	@ (800290c <HAL_TIM_Base_MspInit+0x44>)
 80028e0:	f043 0301 	orr.w	r3, r3, #1
 80028e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80028e6:	4b09      	ldr	r3, [pc, #36]	@ (800290c <HAL_TIM_Base_MspInit+0x44>)
 80028e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80028f2:	2200      	movs	r2, #0
 80028f4:	2105      	movs	r1, #5
 80028f6:	201c      	movs	r0, #28
 80028f8:	f000 f9f2 	bl	8002ce0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028fc:	201c      	movs	r0, #28
 80028fe:	f000 fa0b 	bl	8002d18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40021000 	.word	0x40021000

08002910 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002914:	4b22      	ldr	r3, [pc, #136]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 8002916:	4a23      	ldr	r2, [pc, #140]	@ (80029a4 <MX_USART1_UART_Init+0x94>)
 8002918:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800291a:	4b21      	ldr	r3, [pc, #132]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 800291c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002920:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002922:	4b1f      	ldr	r3, [pc, #124]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 8002924:	2200      	movs	r2, #0
 8002926:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002928:	4b1d      	ldr	r3, [pc, #116]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 800292a:	2200      	movs	r2, #0
 800292c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800292e:	4b1c      	ldr	r3, [pc, #112]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 8002930:	2200      	movs	r2, #0
 8002932:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002934:	4b1a      	ldr	r3, [pc, #104]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 8002936:	220c      	movs	r2, #12
 8002938:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800293a:	4b19      	ldr	r3, [pc, #100]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 800293c:	2200      	movs	r2, #0
 800293e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002940:	4b17      	ldr	r3, [pc, #92]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 8002942:	2200      	movs	r2, #0
 8002944:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002946:	4b16      	ldr	r3, [pc, #88]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 8002948:	2200      	movs	r2, #0
 800294a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800294c:	4b14      	ldr	r3, [pc, #80]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 800294e:	2200      	movs	r2, #0
 8002950:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002952:	4b13      	ldr	r3, [pc, #76]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 8002954:	2200      	movs	r2, #0
 8002956:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002958:	4811      	ldr	r0, [pc, #68]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 800295a:	f005 f96d 	bl	8007c38 <HAL_UART_Init>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002964:	f7ff faca 	bl	8001efc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002968:	2100      	movs	r1, #0
 800296a:	480d      	ldr	r0, [pc, #52]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 800296c:	f005 ff96 	bl	800889c <HAL_UARTEx_SetTxFifoThreshold>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002976:	f7ff fac1 	bl	8001efc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800297a:	2100      	movs	r1, #0
 800297c:	4808      	ldr	r0, [pc, #32]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 800297e:	f005 ffcb 	bl	8008918 <HAL_UARTEx_SetRxFifoThreshold>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002988:	f7ff fab8 	bl	8001efc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800298c:	4804      	ldr	r0, [pc, #16]	@ (80029a0 <MX_USART1_UART_Init+0x90>)
 800298e:	f005 ff4c 	bl	800882a <HAL_UARTEx_DisableFifoMode>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002998:	f7ff fab0 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800299c:	bf00      	nop
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	20001680 	.word	0x20001680
 80029a4:	40013800 	.word	0x40013800

080029a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b0ae      	sub	sp, #184	@ 0xb8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	605a      	str	r2, [r3, #4]
 80029ba:	609a      	str	r2, [r3, #8]
 80029bc:	60da      	str	r2, [r3, #12]
 80029be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029c0:	f107 0310 	add.w	r3, r7, #16
 80029c4:	2294      	movs	r2, #148	@ 0x94
 80029c6:	2100      	movs	r1, #0
 80029c8:	4618      	mov	r0, r3
 80029ca:	f008 fdfc 	bl	800b5c6 <memset>
  if(uartHandle->Instance==USART1)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a21      	ldr	r2, [pc, #132]	@ (8002a58 <HAL_UART_MspInit+0xb0>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d13a      	bne.n	8002a4e <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80029d8:	2301      	movs	r3, #1
 80029da:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80029dc:	2300      	movs	r3, #0
 80029de:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029e0:	f107 0310 	add.w	r3, r7, #16
 80029e4:	4618      	mov	r0, r3
 80029e6:	f003 fed9 	bl	800679c <HAL_RCCEx_PeriphCLKConfig>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80029f0:	f7ff fa84 	bl	8001efc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029f4:	4b19      	ldr	r3, [pc, #100]	@ (8002a5c <HAL_UART_MspInit+0xb4>)
 80029f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f8:	4a18      	ldr	r2, [pc, #96]	@ (8002a5c <HAL_UART_MspInit+0xb4>)
 80029fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a00:	4b16      	ldr	r3, [pc, #88]	@ (8002a5c <HAL_UART_MspInit+0xb4>)
 8002a02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a08:	60fb      	str	r3, [r7, #12]
 8002a0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a0c:	4b13      	ldr	r3, [pc, #76]	@ (8002a5c <HAL_UART_MspInit+0xb4>)
 8002a0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a10:	4a12      	ldr	r2, [pc, #72]	@ (8002a5c <HAL_UART_MspInit+0xb4>)
 8002a12:	f043 0302 	orr.w	r3, r3, #2
 8002a16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a18:	4b10      	ldr	r3, [pc, #64]	@ (8002a5c <HAL_UART_MspInit+0xb4>)
 8002a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	60bb      	str	r3, [r7, #8]
 8002a22:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a24:	23c0      	movs	r3, #192	@ 0xc0
 8002a26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a30:	2300      	movs	r3, #0
 8002a32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a36:	2303      	movs	r3, #3
 8002a38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a3c:	2307      	movs	r3, #7
 8002a3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a42:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a46:	4619      	mov	r1, r3
 8002a48:	4805      	ldr	r0, [pc, #20]	@ (8002a60 <HAL_UART_MspInit+0xb8>)
 8002a4a:	f001 fb8b 	bl	8004164 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002a4e:	bf00      	nop
 8002a50:	37b8      	adds	r7, #184	@ 0xb8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	40013800 	.word	0x40013800
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	48000400 	.word	0x48000400

08002a64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002a64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a9c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a68:	f7ff fece 	bl	8002808 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a6c:	480c      	ldr	r0, [pc, #48]	@ (8002aa0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a6e:	490d      	ldr	r1, [pc, #52]	@ (8002aa4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a70:	4a0d      	ldr	r2, [pc, #52]	@ (8002aa8 <LoopForever+0xe>)
  movs r3, #0
 8002a72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a74:	e002      	b.n	8002a7c <LoopCopyDataInit>

08002a76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a7a:	3304      	adds	r3, #4

08002a7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a80:	d3f9      	bcc.n	8002a76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a82:	4a0a      	ldr	r2, [pc, #40]	@ (8002aac <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a84:	4c0a      	ldr	r4, [pc, #40]	@ (8002ab0 <LoopForever+0x16>)
  movs r3, #0
 8002a86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a88:	e001      	b.n	8002a8e <LoopFillZerobss>

08002a8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a8c:	3204      	adds	r2, #4

08002a8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a90:	d3fb      	bcc.n	8002a8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a92:	f008 fded 	bl	800b670 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002a96:	f7ff f94c 	bl	8001d32 <main>

08002a9a <LoopForever>:

LoopForever:
    b LoopForever
 8002a9a:	e7fe      	b.n	8002a9a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002a9c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002aa4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002aa8:	0800d2cc 	.word	0x0800d2cc
  ldr r2, =_sbss
 8002aac:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002ab0:	2000314c 	.word	0x2000314c

08002ab4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ab4:	e7fe      	b.n	8002ab4 <ADC1_IRQHandler>

08002ab6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b082      	sub	sp, #8
 8002aba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002abc:	2300      	movs	r3, #0
 8002abe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ac0:	2003      	movs	r0, #3
 8002ac2:	f000 f902 	bl	8002cca <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ac6:	200f      	movs	r0, #15
 8002ac8:	f7ff fd06 	bl	80024d8 <HAL_InitTick>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d002      	beq.n	8002ad8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	71fb      	strb	r3, [r7, #7]
 8002ad6:	e001      	b.n	8002adc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002ad8:	f7ff fcd6 	bl	8002488 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002adc:	79fb      	ldrb	r3, [r7, #7]
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
	...

08002ae8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002aec:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <HAL_IncTick+0x20>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	461a      	mov	r2, r3
 8002af2:	4b06      	ldr	r3, [pc, #24]	@ (8002b0c <HAL_IncTick+0x24>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4413      	add	r3, r2
 8002af8:	4a04      	ldr	r2, [pc, #16]	@ (8002b0c <HAL_IncTick+0x24>)
 8002afa:	6013      	str	r3, [r2, #0]
}
 8002afc:	bf00      	nop
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	2000000c 	.word	0x2000000c
 8002b0c:	20001714 	.word	0x20001714

08002b10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  return uwTick;
 8002b14:	4b03      	ldr	r3, [pc, #12]	@ (8002b24 <HAL_GetTick+0x14>)
 8002b16:	681b      	ldr	r3, [r3, #0]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	20001714 	.word	0x20001714

08002b28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b30:	f7ff ffee 	bl	8002b10 <HAL_GetTick>
 8002b34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b40:	d005      	beq.n	8002b4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002b42:	4b0a      	ldr	r3, [pc, #40]	@ (8002b6c <HAL_Delay+0x44>)
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	461a      	mov	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b4e:	bf00      	nop
 8002b50:	f7ff ffde 	bl	8002b10 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	68fa      	ldr	r2, [r7, #12]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d8f7      	bhi.n	8002b50 <HAL_Delay+0x28>
  {
  }
}
 8002b60:	bf00      	nop
 8002b62:	bf00      	nop
 8002b64:	3710      	adds	r7, #16
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	2000000c 	.word	0x2000000c

08002b70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b085      	sub	sp, #20
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f003 0307 	and.w	r3, r3, #7
 8002b7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b80:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ba0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ba2:	4a04      	ldr	r2, [pc, #16]	@ (8002bb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	60d3      	str	r3, [r2, #12]
}
 8002ba8:	bf00      	nop
 8002baa:	3714      	adds	r7, #20
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	e000ed00 	.word	0xe000ed00

08002bb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bbc:	4b04      	ldr	r3, [pc, #16]	@ (8002bd0 <__NVIC_GetPriorityGrouping+0x18>)
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	0a1b      	lsrs	r3, r3, #8
 8002bc2:	f003 0307 	and.w	r3, r3, #7
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4603      	mov	r3, r0
 8002bdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	db0b      	blt.n	8002bfe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	f003 021f 	and.w	r2, r3, #31
 8002bec:	4907      	ldr	r1, [pc, #28]	@ (8002c0c <__NVIC_EnableIRQ+0x38>)
 8002bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf2:	095b      	lsrs	r3, r3, #5
 8002bf4:	2001      	movs	r0, #1
 8002bf6:	fa00 f202 	lsl.w	r2, r0, r2
 8002bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002bfe:	bf00      	nop
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	e000e100 	.word	0xe000e100

08002c10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	6039      	str	r1, [r7, #0]
 8002c1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	db0a      	blt.n	8002c3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	b2da      	uxtb	r2, r3
 8002c28:	490c      	ldr	r1, [pc, #48]	@ (8002c5c <__NVIC_SetPriority+0x4c>)
 8002c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2e:	0112      	lsls	r2, r2, #4
 8002c30:	b2d2      	uxtb	r2, r2
 8002c32:	440b      	add	r3, r1
 8002c34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c38:	e00a      	b.n	8002c50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	b2da      	uxtb	r2, r3
 8002c3e:	4908      	ldr	r1, [pc, #32]	@ (8002c60 <__NVIC_SetPriority+0x50>)
 8002c40:	79fb      	ldrb	r3, [r7, #7]
 8002c42:	f003 030f 	and.w	r3, r3, #15
 8002c46:	3b04      	subs	r3, #4
 8002c48:	0112      	lsls	r2, r2, #4
 8002c4a:	b2d2      	uxtb	r2, r2
 8002c4c:	440b      	add	r3, r1
 8002c4e:	761a      	strb	r2, [r3, #24]
}
 8002c50:	bf00      	nop
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	e000e100 	.word	0xe000e100
 8002c60:	e000ed00 	.word	0xe000ed00

08002c64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b089      	sub	sp, #36	@ 0x24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f003 0307 	and.w	r3, r3, #7
 8002c76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	f1c3 0307 	rsb	r3, r3, #7
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	bf28      	it	cs
 8002c82:	2304      	movcs	r3, #4
 8002c84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	3304      	adds	r3, #4
 8002c8a:	2b06      	cmp	r3, #6
 8002c8c:	d902      	bls.n	8002c94 <NVIC_EncodePriority+0x30>
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	3b03      	subs	r3, #3
 8002c92:	e000      	b.n	8002c96 <NVIC_EncodePriority+0x32>
 8002c94:	2300      	movs	r3, #0
 8002c96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c98:	f04f 32ff 	mov.w	r2, #4294967295
 8002c9c:	69bb      	ldr	r3, [r7, #24]
 8002c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca2:	43da      	mvns	r2, r3
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	401a      	ands	r2, r3
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cac:	f04f 31ff 	mov.w	r1, #4294967295
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb6:	43d9      	mvns	r1, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cbc:	4313      	orrs	r3, r2
         );
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3724      	adds	r7, #36	@ 0x24
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr

08002cca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b082      	sub	sp, #8
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f7ff ff4c 	bl	8002b70 <__NVIC_SetPriorityGrouping>
}
 8002cd8:	bf00      	nop
 8002cda:	3708      	adds	r7, #8
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
 8002cec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002cf2:	f7ff ff61 	bl	8002bb8 <__NVIC_GetPriorityGrouping>
 8002cf6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	68b9      	ldr	r1, [r7, #8]
 8002cfc:	6978      	ldr	r0, [r7, #20]
 8002cfe:	f7ff ffb1 	bl	8002c64 <NVIC_EncodePriority>
 8002d02:	4602      	mov	r2, r0
 8002d04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d08:	4611      	mov	r1, r2
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff ff80 	bl	8002c10 <__NVIC_SetPriority>
}
 8002d10:	bf00      	nop
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff ff54 	bl	8002bd4 <__NVIC_EnableIRQ>
}
 8002d2c:	bf00      	nop
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e014      	b.n	8002d70 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	791b      	ldrb	r3, [r3, #4]
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d105      	bne.n	8002d5c <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7fd ffaa 	bl	8000cb0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2202      	movs	r2, #2
 8002d60:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
 8002d84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8002d86:	2300      	movs	r3, #0
 8002d88:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	795b      	ldrb	r3, [r3, #5]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d101      	bne.n	8002d96 <HAL_DAC_Start_DMA+0x1e>
 8002d92:	2302      	movs	r3, #2
 8002d94:	e0ab      	b.n	8002eee <HAL_DAC_Start_DMA+0x176>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d12f      	bne.n	8002e08 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	4a52      	ldr	r2, [pc, #328]	@ (8002ef8 <HAL_DAC_Start_DMA+0x180>)
 8002dae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	4a51      	ldr	r2, [pc, #324]	@ (8002efc <HAL_DAC_Start_DMA+0x184>)
 8002db6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	4a50      	ldr	r2, [pc, #320]	@ (8002f00 <HAL_DAC_Start_DMA+0x188>)
 8002dbe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002dce:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002dd0:	6a3b      	ldr	r3, [r7, #32]
 8002dd2:	2b08      	cmp	r3, #8
 8002dd4:	d013      	beq.n	8002dfe <HAL_DAC_Start_DMA+0x86>
 8002dd6:	6a3b      	ldr	r3, [r7, #32]
 8002dd8:	2b08      	cmp	r3, #8
 8002dda:	d845      	bhi.n	8002e68 <HAL_DAC_Start_DMA+0xf0>
 8002ddc:	6a3b      	ldr	r3, [r7, #32]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d003      	beq.n	8002dea <HAL_DAC_Start_DMA+0x72>
 8002de2:	6a3b      	ldr	r3, [r7, #32]
 8002de4:	2b04      	cmp	r3, #4
 8002de6:	d005      	beq.n	8002df4 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002de8:	e03e      	b.n	8002e68 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	3308      	adds	r3, #8
 8002df0:	613b      	str	r3, [r7, #16]
        break;
 8002df2:	e03c      	b.n	8002e6e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	330c      	adds	r3, #12
 8002dfa:	613b      	str	r3, [r7, #16]
        break;
 8002dfc:	e037      	b.n	8002e6e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	3310      	adds	r3, #16
 8002e04:	613b      	str	r3, [r7, #16]
        break;
 8002e06:	e032      	b.n	8002e6e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	4a3d      	ldr	r2, [pc, #244]	@ (8002f04 <HAL_DAC_Start_DMA+0x18c>)
 8002e0e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	4a3c      	ldr	r2, [pc, #240]	@ (8002f08 <HAL_DAC_Start_DMA+0x190>)
 8002e16:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	4a3b      	ldr	r2, [pc, #236]	@ (8002f0c <HAL_DAC_Start_DMA+0x194>)
 8002e1e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002e2e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002e30:	6a3b      	ldr	r3, [r7, #32]
 8002e32:	2b08      	cmp	r3, #8
 8002e34:	d013      	beq.n	8002e5e <HAL_DAC_Start_DMA+0xe6>
 8002e36:	6a3b      	ldr	r3, [r7, #32]
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	d817      	bhi.n	8002e6c <HAL_DAC_Start_DMA+0xf4>
 8002e3c:	6a3b      	ldr	r3, [r7, #32]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_DAC_Start_DMA+0xd2>
 8002e42:	6a3b      	ldr	r3, [r7, #32]
 8002e44:	2b04      	cmp	r3, #4
 8002e46:	d005      	beq.n	8002e54 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002e48:	e010      	b.n	8002e6c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	3314      	adds	r3, #20
 8002e50:	613b      	str	r3, [r7, #16]
        break;
 8002e52:	e00c      	b.n	8002e6e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	3318      	adds	r3, #24
 8002e5a:	613b      	str	r3, [r7, #16]
        break;
 8002e5c:	e007      	b.n	8002e6e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	331c      	adds	r3, #28
 8002e64:	613b      	str	r3, [r7, #16]
        break;
 8002e66:	e002      	b.n	8002e6e <HAL_DAC_Start_DMA+0xf6>
        break;
 8002e68:	bf00      	nop
 8002e6a:	e000      	b.n	8002e6e <HAL_DAC_Start_DMA+0xf6>
        break;
 8002e6c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d111      	bne.n	8002e98 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e82:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6898      	ldr	r0, [r3, #8]
 8002e88:	6879      	ldr	r1, [r7, #4]
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	f000 ff43 	bl	8003d18 <HAL_DMA_Start_IT>
 8002e92:	4603      	mov	r3, r0
 8002e94:	75fb      	strb	r3, [r7, #23]
 8002e96:	e010      	b.n	8002eba <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002ea6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	68d8      	ldr	r0, [r3, #12]
 8002eac:	6879      	ldr	r1, [r7, #4]
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	f000 ff31 	bl	8003d18 <HAL_DMA_Start_IT>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002ec0:	7dfb      	ldrb	r3, [r7, #23]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d10c      	bne.n	8002ee0 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6819      	ldr	r1, [r3, #0]
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	f003 0310 	and.w	r3, r3, #16
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	409a      	lsls	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	e005      	b.n	8002eec <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	f043 0204 	orr.w	r2, r3, #4
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002eec:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3718      	adds	r7, #24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	08003339 	.word	0x08003339
 8002efc:	0800335b 	.word	0x0800335b
 8002f00:	08003377 	.word	0x08003377
 8002f04:	080033f5 	.word	0x080033f5
 8002f08:	08003417 	.word	0x08003417
 8002f0c:	08003433 	.word	0x08003433

08002f10 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6819      	ldr	r1, [r3, #0]
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	f003 0310 	and.w	r3, r3, #16
 8002f26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2e:	43da      	mvns	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	400a      	ands	r2, r1
 8002f36:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	6819      	ldr	r1, [r3, #0]
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	f003 0310 	and.w	r3, r3, #16
 8002f44:	2201      	movs	r2, #1
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	43da      	mvns	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	400a      	ands	r2, r1
 8002f52:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10d      	bne.n	8002f76 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f000 ff55 	bl	8003e0e <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f72:	601a      	str	r2, [r3, #0]
 8002f74:	e00c      	b.n	8002f90 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f000 ff47 	bl	8003e0e <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8002f8e:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	b082      	sub	sp, #8
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fb0:	d120      	bne.n	8002ff4 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fc0:	d118      	bne.n	8002ff4 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2204      	movs	r2, #4
 8002fc6:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	691b      	ldr	r3, [r3, #16]
 8002fcc:	f043 0201 	orr.w	r2, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fdc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002fec:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 f84b 	bl	800308a <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002ffe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003002:	d120      	bne.n	8003046 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800300a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800300e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003012:	d118      	bne.n	8003046 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2204      	movs	r2, #4
 8003018:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	f043 0202 	orr.w	r2, r3, #2
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800302e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800303e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 f9cd 	bl	80033e0 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8003046:	bf00      	nop
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003062:	b480      	push	{r7}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003076:	b480      	push	{r7}
 8003078:	b083      	sub	sp, #12
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800307e:	bf00      	nop
 8003080:	370c      	adds	r7, #12
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr

0800308a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800308a:	b480      	push	{r7}
 800308c:	b083      	sub	sp, #12
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
	...

080030a0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b088      	sub	sp, #32
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	60b9      	str	r1, [r7, #8]
 80030aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80030ac:	2300      	movs	r3, #0
 80030ae:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	795b      	ldrb	r3, [r3, #5]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d101      	bne.n	80030bc <HAL_DAC_ConfigChannel+0x1c>
 80030b8:	2302      	movs	r3, #2
 80030ba:	e137      	b.n	800332c <HAL_DAC_ConfigChannel+0x28c>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2201      	movs	r2, #1
 80030c0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2202      	movs	r2, #2
 80030c6:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	2b04      	cmp	r3, #4
 80030ce:	f040 8081 	bne.w	80031d4 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80030d2:	f7ff fd1d 	bl	8002b10 <HAL_GetTick>
 80030d6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d140      	bne.n	8003160 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80030de:	e018      	b.n	8003112 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80030e0:	f7ff fd16 	bl	8002b10 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d911      	bls.n	8003112 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00a      	beq.n	8003112 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	691b      	ldr	r3, [r3, #16]
 8003100:	f043 0208 	orr.w	r2, r3, #8
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2203      	movs	r2, #3
 800310c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e10c      	b.n	800332c <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003118:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d1df      	bne.n	80030e0 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003120:	2001      	movs	r0, #1
 8003122:	f7ff fd01 	bl	8002b28 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68ba      	ldr	r2, [r7, #8]
 800312c:	69d2      	ldr	r2, [r2, #28]
 800312e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003130:	e023      	b.n	800317a <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003132:	f7ff fced 	bl	8002b10 <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b01      	cmp	r3, #1
 800313e:	d90f      	bls.n	8003160 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003146:	2b00      	cmp	r3, #0
 8003148:	da0a      	bge.n	8003160 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	f043 0208 	orr.w	r2, r3, #8
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2203      	movs	r2, #3
 800315a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e0e5      	b.n	800332c <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003166:	2b00      	cmp	r3, #0
 8003168:	dbe3      	blt.n	8003132 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800316a:	2001      	movs	r0, #1
 800316c:	f7ff fcdc 	bl	8002b28 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68ba      	ldr	r2, [r7, #8]
 8003176:	69d2      	ldr	r2, [r2, #28]
 8003178:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f003 0310 	and.w	r3, r3, #16
 8003186:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800318a:	fa01 f303 	lsl.w	r3, r1, r3
 800318e:	43db      	mvns	r3, r3
 8003190:	ea02 0103 	and.w	r1, r2, r3
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	6a1a      	ldr	r2, [r3, #32]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f003 0310 	and.w	r3, r3, #16
 800319e:	409a      	lsls	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f003 0310 	and.w	r3, r3, #16
 80031b4:	21ff      	movs	r1, #255	@ 0xff
 80031b6:	fa01 f303 	lsl.w	r3, r1, r3
 80031ba:	43db      	mvns	r3, r3
 80031bc:	ea02 0103 	and.w	r1, r2, r3
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f003 0310 	and.w	r3, r3, #16
 80031ca:	409a      	lsls	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	430a      	orrs	r2, r1
 80031d2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d11d      	bne.n	8003218 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e2:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f003 0310 	and.w	r3, r3, #16
 80031ea:	221f      	movs	r2, #31
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	43db      	mvns	r3, r3
 80031f2:	69fa      	ldr	r2, [r7, #28]
 80031f4:	4013      	ands	r3, r2
 80031f6:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f003 0310 	and.w	r3, r3, #16
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	69fa      	ldr	r2, [r7, #28]
 800320c:	4313      	orrs	r3, r2
 800320e:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	69fa      	ldr	r2, [r7, #28]
 8003216:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800321e:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f003 0310 	and.w	r3, r3, #16
 8003226:	2207      	movs	r2, #7
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	43db      	mvns	r3, r3
 800322e:	69fa      	ldr	r2, [r7, #28]
 8003230:	4013      	ands	r3, r2
 8003232:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	431a      	orrs	r2, r3
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	4313      	orrs	r3, r2
 8003244:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f003 0310 	and.w	r3, r3, #16
 800324c:	697a      	ldr	r2, [r7, #20]
 800324e:	fa02 f303 	lsl.w	r3, r2, r3
 8003252:	69fa      	ldr	r2, [r7, #28]
 8003254:	4313      	orrs	r3, r2
 8003256:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	69fa      	ldr	r2, [r7, #28]
 800325e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	6819      	ldr	r1, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f003 0310 	and.w	r3, r3, #16
 800326c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003270:	fa02 f303 	lsl.w	r3, r2, r3
 8003274:	43da      	mvns	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	400a      	ands	r2, r1
 800327c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f003 0310 	and.w	r3, r3, #16
 800328c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	43db      	mvns	r3, r3
 8003296:	69fa      	ldr	r2, [r7, #28]
 8003298:	4013      	ands	r3, r2
 800329a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f003 0310 	and.w	r3, r3, #16
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	fa02 f303 	lsl.w	r3, r2, r3
 80032ae:	69fa      	ldr	r2, [r7, #28]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032bc:	d104      	bne.n	80032c8 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032c4:	61fb      	str	r3, [r7, #28]
 80032c6:	e018      	b.n	80032fa <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d104      	bne.n	80032da <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80032d6:	61fb      	str	r3, [r7, #28]
 80032d8:	e00f      	b.n	80032fa <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80032da:	f003 f935 	bl	8006548 <HAL_RCC_GetHCLKFreq>
 80032de:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	4a14      	ldr	r2, [pc, #80]	@ (8003334 <HAL_DAC_ConfigChannel+0x294>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d904      	bls.n	80032f2 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032ee:	61fb      	str	r3, [r7, #28]
 80032f0:	e003      	b.n	80032fa <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80032f8:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	69fa      	ldr	r2, [r7, #28]
 8003300:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	6819      	ldr	r1, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f003 0310 	and.w	r3, r3, #16
 800330e:	22c0      	movs	r2, #192	@ 0xc0
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	43da      	mvns	r2, r3
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	400a      	ands	r2, r1
 800331c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2201      	movs	r2, #1
 8003322:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2200      	movs	r2, #0
 8003328:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	4618      	mov	r0, r3
 800332e:	3720      	adds	r7, #32
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}
 8003334:	04c4b400 	.word	0x04c4b400

08003338 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003344:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003346:	68f8      	ldr	r0, [r7, #12]
 8003348:	f7ff fe81 	bl	800304e <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2201      	movs	r2, #1
 8003350:	711a      	strb	r2, [r3, #4]
}
 8003352:	bf00      	nop
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b084      	sub	sp, #16
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003366:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003368:	68f8      	ldr	r0, [r7, #12]
 800336a:	f7ff fe7a 	bl	8003062 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800336e:	bf00      	nop
 8003370:	3710      	adds	r7, #16
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b084      	sub	sp, #16
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003382:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	f043 0204 	orr.w	r2, r3, #4
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f7ff fe70 	bl	8003076 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2201      	movs	r2, #1
 800339a:	711a      	strb	r2, [r3, #4]
}
 800339c:	bf00      	nop
 800339e:	3710      	adds	r7, #16
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80033ac:	bf00      	nop
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80033c0:	bf00      	nop
 80033c2:	370c      	adds	r7, #12
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80033d4:	bf00      	nop
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80033e8:	bf00      	nop
 80033ea:	370c      	adds	r7, #12
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003400:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003402:	68f8      	ldr	r0, [r7, #12]
 8003404:	f7ff ffce 	bl	80033a4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2201      	movs	r2, #1
 800340c:	711a      	strb	r2, [r3, #4]
}
 800340e:	bf00      	nop
 8003410:	3710      	adds	r7, #16
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003416:	b580      	push	{r7, lr}
 8003418:	b084      	sub	sp, #16
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003422:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	f7ff ffc7 	bl	80033b8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800342a:	bf00      	nop
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b084      	sub	sp, #16
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	691b      	ldr	r3, [r3, #16]
 8003444:	f043 0204 	orr.w	r2, r3, #4
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f7ff ffbd 	bl	80033cc <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2201      	movs	r2, #1
 8003456:	711a      	strb	r2, [r3, #4]
}
 8003458:	bf00      	nop
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d101      	bne.n	8003472 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e0ac      	b.n	80035cc <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4618      	mov	r0, r3
 8003478:	f000 fab6 	bl	80039e8 <DFSDM_GetChannelFromInstance>
 800347c:	4603      	mov	r3, r0
 800347e:	4a55      	ldr	r2, [pc, #340]	@ (80035d4 <HAL_DFSDM_ChannelInit+0x174>)
 8003480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d001      	beq.n	800348c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e09f      	b.n	80035cc <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f7fd fd97 	bl	8000fc0 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003492:	4b51      	ldr	r3, [pc, #324]	@ (80035d8 <HAL_DFSDM_ChannelInit+0x178>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	3301      	adds	r3, #1
 8003498:	4a4f      	ldr	r2, [pc, #316]	@ (80035d8 <HAL_DFSDM_ChannelInit+0x178>)
 800349a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 800349c:	4b4e      	ldr	r3, [pc, #312]	@ (80035d8 <HAL_DFSDM_ChannelInit+0x178>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d125      	bne.n	80034f0 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80034a4:	4b4d      	ldr	r3, [pc, #308]	@ (80035dc <HAL_DFSDM_ChannelInit+0x17c>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a4c      	ldr	r2, [pc, #304]	@ (80035dc <HAL_DFSDM_ChannelInit+0x17c>)
 80034aa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80034ae:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80034b0:	4b4a      	ldr	r3, [pc, #296]	@ (80035dc <HAL_DFSDM_ChannelInit+0x17c>)
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	4948      	ldr	r1, [pc, #288]	@ (80035dc <HAL_DFSDM_ChannelInit+0x17c>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80034be:	4b47      	ldr	r3, [pc, #284]	@ (80035dc <HAL_DFSDM_ChannelInit+0x17c>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a46      	ldr	r2, [pc, #280]	@ (80035dc <HAL_DFSDM_ChannelInit+0x17c>)
 80034c4:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80034c8:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	791b      	ldrb	r3, [r3, #4]
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d108      	bne.n	80034e4 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80034d2:	4b42      	ldr	r3, [pc, #264]	@ (80035dc <HAL_DFSDM_ChannelInit+0x17c>)
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	3b01      	subs	r3, #1
 80034dc:	041b      	lsls	r3, r3, #16
 80034de:	493f      	ldr	r1, [pc, #252]	@ (80035dc <HAL_DFSDM_ChannelInit+0x17c>)
 80034e0:	4313      	orrs	r3, r2
 80034e2:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80034e4:	4b3d      	ldr	r3, [pc, #244]	@ (80035dc <HAL_DFSDM_ChannelInit+0x17c>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a3c      	ldr	r2, [pc, #240]	@ (80035dc <HAL_DFSDM_ChannelInit+0x17c>)
 80034ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80034ee:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 80034fe:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6819      	ldr	r1, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800350e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003514:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	430a      	orrs	r2, r1
 800351c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 020f 	bic.w	r2, r2, #15
 800352c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	6819      	ldr	r1, [r3, #0]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800353c:	431a      	orrs	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	430a      	orrs	r2, r1
 8003544:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	689a      	ldr	r2, [r3, #8]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8003554:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	6899      	ldr	r1, [r3, #8]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003564:	3b01      	subs	r3, #1
 8003566:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003568:	431a      	orrs	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f002 0207 	and.w	r2, r2, #7
 8003580:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	6859      	ldr	r1, [r3, #4]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003592:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003594:	431a      	orrs	r2, r3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	430a      	orrs	r2, r1
 800359c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80035ac:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4618      	mov	r0, r3
 80035bc:	f000 fa14 	bl	80039e8 <DFSDM_GetChannelFromInstance>
 80035c0:	4602      	mov	r2, r0
 80035c2:	4904      	ldr	r1, [pc, #16]	@ (80035d4 <HAL_DFSDM_ChannelInit+0x174>)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	2000171c 	.word	0x2000171c
 80035d8:	20001718 	.word	0x20001718
 80035dc:	40016000 	.word	0x40016000

080035e0 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e0ca      	b.n	8003788 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a66      	ldr	r2, [pc, #408]	@ (8003790 <HAL_DFSDM_FilterInit+0x1b0>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d109      	bne.n	8003610 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8003600:	2b01      	cmp	r3, #1
 8003602:	d003      	beq.n	800360c <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8003608:	2b01      	cmp	r3, #1
 800360a:	d101      	bne.n	8003610 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e0bb      	b.n	8003788 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f7fd fc1d 	bl	8000e68 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 800363c:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	7a1b      	ldrb	r3, [r3, #8]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d108      	bne.n	8003658 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003654:	601a      	str	r2, [r3, #0]
 8003656:	e007      	b.n	8003668 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8003666:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	7a5b      	ldrb	r3, [r3, #9]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d108      	bne.n	8003682 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 800367e:	601a      	str	r2, [r3, #0]
 8003680:	e007      	b.n	8003692 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8003690:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6812      	ldr	r2, [r2, #0]
 800369c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036a0:	f023 0308 	bic.w	r3, r3, #8
 80036a4:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d108      	bne.n	80036c0 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	6819      	ldr	r1, [r3, #0]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	695a      	ldr	r2, [r3, #20]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	430a      	orrs	r2, r1
 80036be:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	7c1b      	ldrb	r3, [r3, #16]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d108      	bne.n	80036da <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 0210 	orr.w	r2, r2, #16
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	e007      	b.n	80036ea <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 0210 	bic.w	r2, r2, #16
 80036e8:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	7c5b      	ldrb	r3, [r3, #17]
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d108      	bne.n	8003704 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f042 0220 	orr.w	r2, r2, #32
 8003700:	601a      	str	r2, [r3, #0]
 8003702:	e007      	b.n	8003714 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f022 0220 	bic.w	r2, r2, #32
 8003712:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	6812      	ldr	r2, [r2, #0]
 800371e:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 8003722:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8003726:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	6959      	ldr	r1, [r3, #20]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	3b01      	subs	r3, #1
 8003738:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800373a:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003742:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	68da      	ldr	r2, [r3, #12]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	699a      	ldr	r2, [r3, #24]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	7c1a      	ldrb	r2, [r3, #16]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f042 0201 	orr.w	r2, r2, #1
 800377c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	40016100 	.word	0x40016100

08003794 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037a0:	2300      	movs	r3, #0
 80037a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d02e      	beq.n	800380c <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80037b4:	2bff      	cmp	r3, #255	@ 0xff
 80037b6:	d029      	beq.n	800380c <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	6812      	ldr	r2, [r2, #0]
 80037c2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80037c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037ca:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d10d      	bne.n	80037ee <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	021b      	lsls	r3, r3, #8
 80037dc:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80037e0:	431a      	orrs	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	e00a      	b.n	8003804 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	6819      	ldr	r1, [r3, #0]
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	021b      	lsls	r3, r3, #8
 80037f8:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	430a      	orrs	r2, r1
 8003802:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	631a      	str	r2, [r3, #48]	@ 0x30
 800380a:	e001      	b.n	8003810 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8003810:	7dfb      	ldrb	r3, [r7, #23]
}
 8003812:	4618      	mov	r0, r3
 8003814:	371c      	adds	r7, #28
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
	...

08003820 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800382c:	2300      	movs	r3, #0
 800382e:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d002      	beq.n	800383c <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d102      	bne.n	8003842 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	75fb      	strb	r3, [r7, #23]
 8003840:	e064      	b.n	800390c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800384c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003850:	d002      	beq.n	8003858 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	75fb      	strb	r3, [r7, #23]
 8003856:	e059      	b.n	800390c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10e      	bne.n	800387e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003864:	2b00      	cmp	r3, #0
 8003866:	d10a      	bne.n	800387e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800386c:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800386e:	2b00      	cmp	r3, #0
 8003870:	d105      	bne.n	800387e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d002      	beq.n	800387e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	75fb      	strb	r3, [r7, #23]
 800387c:	e046      	b.n	800390c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003882:	2b00      	cmp	r3, #0
 8003884:	d10b      	bne.n	800389e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800388a:	2b00      	cmp	r3, #0
 800388c:	d107      	bne.n	800389e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003892:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003894:	2b20      	cmp	r3, #32
 8003896:	d102      	bne.n	800389e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	75fb      	strb	r3, [r7, #23]
 800389c:	e036      	b.n	800390c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d004      	beq.n	80038b2 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80038ae:	2b03      	cmp	r3, #3
 80038b0:	d12a      	bne.n	8003908 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038b6:	4a18      	ldr	r2, [pc, #96]	@ (8003918 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 80038b8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038be:	4a17      	ldr	r2, [pc, #92]	@ (800391c <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80038c0:	635a      	str	r2, [r3, #52]	@ 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c6:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80038c8:	2b20      	cmp	r3, #32
 80038ca:	d101      	bne.n	80038d0 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 80038cc:	4a14      	ldr	r2, [pc, #80]	@ (8003920 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 80038ce:	e000      	b.n	80038d2 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 80038d0:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	331c      	adds	r3, #28
 80038e2:	4619      	mov	r1, r3
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f000 fa16 	bl	8003d18 <HAL_DMA_Start_IT>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d006      	beq.n	8003900 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	22ff      	movs	r2, #255	@ 0xff
 80038f6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      status = HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80038fe:	e005      	b.n	800390c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8003900:	68f8      	ldr	r0, [r7, #12]
 8003902:	f000 f8bd 	bl	8003a80 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003906:	e001      	b.n	800390c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 800390c:	7dfb      	ldrb	r3, [r7, #23]
}
 800390e:	4618      	mov	r0, r3
 8003910:	3718      	adds	r7, #24
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	080039a9 	.word	0x080039a9
 800391c:	080039c5 	.word	0x080039c5
 8003920:	0800398d 	.word	0x0800398d

08003924 <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800392c:	2300      	movs	r3, #0
 800392e:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003936:	2b02      	cmp	r3, #2
 8003938:	d007      	beq.n	800394a <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8003940:	2b04      	cmp	r3, #4
 8003942:	d002      	beq.n	800394a <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	73fb      	strb	r3, [r7, #15]
 8003948:	e007      	b.n	800395a <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394e:	4618      	mov	r0, r3
 8003950:	f000 fa5d 	bl	8003e0e <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f000 f8e9 	bl	8003b2c <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 800395a:	7bfb      	ldrb	r3, [r7, #15]
}
 800395c:	4618      	mov	r0, r3
 800395e:	3710      	adds	r7, #16
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 800396c:	bf00      	nop
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8003980:	bf00      	nop
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003998:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f7ff ffe2 	bl	8003964 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 80039a0:	bf00      	nop
 80039a2:	3710      	adds	r7, #16
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b4:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80039b6:	68f8      	ldr	r0, [r7, #12]
 80039b8:	f7fe fa28 	bl	8001e0c <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 80039bc:	bf00      	nop
 80039be:	3710      	adds	r7, #16
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d0:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2203      	movs	r2, #3
 80039d6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f7ff ffcd 	bl	8003978 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 80039de:	bf00      	nop
 80039e0:	3710      	adds	r7, #16
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
	...

080039e8 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b085      	sub	sp, #20
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a1c      	ldr	r2, [pc, #112]	@ (8003a64 <DFSDM_GetChannelFromInstance+0x7c>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d102      	bne.n	80039fe <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80039f8:	2300      	movs	r3, #0
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	e02b      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a19      	ldr	r2, [pc, #100]	@ (8003a68 <DFSDM_GetChannelFromInstance+0x80>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d102      	bne.n	8003a0c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003a06:	2301      	movs	r3, #1
 8003a08:	60fb      	str	r3, [r7, #12]
 8003a0a:	e024      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a17      	ldr	r2, [pc, #92]	@ (8003a6c <DFSDM_GetChannelFromInstance+0x84>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d102      	bne.n	8003a1a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003a14:	2302      	movs	r3, #2
 8003a16:	60fb      	str	r3, [r7, #12]
 8003a18:	e01d      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a14      	ldr	r2, [pc, #80]	@ (8003a70 <DFSDM_GetChannelFromInstance+0x88>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d102      	bne.n	8003a28 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003a22:	2304      	movs	r3, #4
 8003a24:	60fb      	str	r3, [r7, #12]
 8003a26:	e016      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a12      	ldr	r2, [pc, #72]	@ (8003a74 <DFSDM_GetChannelFromInstance+0x8c>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d102      	bne.n	8003a36 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003a30:	2305      	movs	r3, #5
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	e00f      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a0f      	ldr	r2, [pc, #60]	@ (8003a78 <DFSDM_GetChannelFromInstance+0x90>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d102      	bne.n	8003a44 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003a3e:	2306      	movs	r3, #6
 8003a40:	60fb      	str	r3, [r7, #12]
 8003a42:	e008      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a0d      	ldr	r2, [pc, #52]	@ (8003a7c <DFSDM_GetChannelFromInstance+0x94>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d102      	bne.n	8003a52 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003a4c:	2307      	movs	r3, #7
 8003a4e:	60fb      	str	r3, [r7, #12]
 8003a50:	e001      	b.n	8003a56 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003a52:	2303      	movs	r3, #3
 8003a54:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003a56:	68fb      	ldr	r3, [r7, #12]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3714      	adds	r7, #20
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr
 8003a64:	40016000 	.word	0x40016000
 8003a68:	40016020 	.word	0x40016020
 8003a6c:	40016040 	.word	0x40016040
 8003a70:	40016080 	.word	0x40016080
 8003a74:	400160a0 	.word	0x400160a0
 8003a78:	400160c0 	.word	0x400160c0
 8003a7c:	400160e0 	.word	0x400160e0

08003a80 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d108      	bne.n	8003aa2 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	e033      	b.n	8003b0a <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 0201 	bic.w	r2, r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8003ac0:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f042 0201 	orr.w	r2, r2, #1
 8003ad0:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003ad8:	2b03      	cmp	r3, #3
 8003ada:	d116      	bne.n	8003b0a <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d107      	bne.n	8003af4 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f042 0202 	orr.w	r2, r2, #2
 8003af2:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d102      	bne.n	8003b04 <DFSDM_RegConvStart+0x84>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b02:	e000      	b.n	8003b06 <DFSDM_RegConvStart+0x86>
 8003b04:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	6493      	str	r3, [r2, #72]	@ 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d101      	bne.n	8003b18 <DFSDM_RegConvStart+0x98>
 8003b14:	2202      	movs	r2, #2
 8003b16:	e000      	b.n	8003b1a <DFSDM_RegConvStart+0x9a>
 8003b18:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8003b20:	bf00      	nop
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr

08003b2c <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f022 0201 	bic.w	r2, r2, #1
 8003b42:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d107      	bne.n	8003b5c <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8003b5a:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f042 0201 	orr.w	r2, r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d116      	bne.n	8003ba4 <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d107      	bne.n	8003b8e <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f042 0202 	orr.w	r2, r2, #2
 8003b8c:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d102      	bne.n	8003b9e <DFSDM_RegConvStop+0x72>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b9c:	e000      	b.n	8003ba0 <DFSDM_RegConvStop+0x74>
 8003b9e:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d101      	bne.n	8003bb2 <DFSDM_RegConvStop+0x86>
 8003bae:	2201      	movs	r2, #1
 8003bb0:	e000      	b.n	8003bb4 <DFSDM_RegConvStop+0x88>
 8003bb2:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8003bba:	bf00      	nop
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
	...

08003bc8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e08d      	b.n	8003cf6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	461a      	mov	r2, r3
 8003be0:	4b47      	ldr	r3, [pc, #284]	@ (8003d00 <HAL_DMA_Init+0x138>)
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d80f      	bhi.n	8003c06 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	461a      	mov	r2, r3
 8003bec:	4b45      	ldr	r3, [pc, #276]	@ (8003d04 <HAL_DMA_Init+0x13c>)
 8003bee:	4413      	add	r3, r2
 8003bf0:	4a45      	ldr	r2, [pc, #276]	@ (8003d08 <HAL_DMA_Init+0x140>)
 8003bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf6:	091b      	lsrs	r3, r3, #4
 8003bf8:	009a      	lsls	r2, r3, #2
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a42      	ldr	r2, [pc, #264]	@ (8003d0c <HAL_DMA_Init+0x144>)
 8003c02:	641a      	str	r2, [r3, #64]	@ 0x40
 8003c04:	e00e      	b.n	8003c24 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	4b40      	ldr	r3, [pc, #256]	@ (8003d10 <HAL_DMA_Init+0x148>)
 8003c0e:	4413      	add	r3, r2
 8003c10:	4a3d      	ldr	r2, [pc, #244]	@ (8003d08 <HAL_DMA_Init+0x140>)
 8003c12:	fba2 2303 	umull	r2, r3, r2, r3
 8003c16:	091b      	lsrs	r3, r3, #4
 8003c18:	009a      	lsls	r2, r3, #2
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a3c      	ldr	r2, [pc, #240]	@ (8003d14 <HAL_DMA_Init+0x14c>)
 8003c22:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2202      	movs	r2, #2
 8003c28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003c3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c3e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003c48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c68:	68fa      	ldr	r2, [r7, #12]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 fa12 	bl	80040a0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c84:	d102      	bne.n	8003c8c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685a      	ldr	r2, [r3, #4]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c94:	b2d2      	uxtb	r2, r2
 8003c96:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003ca0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d010      	beq.n	8003ccc <HAL_DMA_Init+0x104>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	2b04      	cmp	r3, #4
 8003cb0:	d80c      	bhi.n	8003ccc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 fa32 	bl	800411c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003cc8:	605a      	str	r2, [r3, #4]
 8003cca:	e008      	b.n	8003cde <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	40020407 	.word	0x40020407
 8003d04:	bffdfff8 	.word	0xbffdfff8
 8003d08:	cccccccd 	.word	0xcccccccd
 8003d0c:	40020000 	.word	0x40020000
 8003d10:	bffdfbf8 	.word	0xbffdfbf8
 8003d14:	40020400 	.word	0x40020400

08003d18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b086      	sub	sp, #24
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	607a      	str	r2, [r7, #4]
 8003d24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d26:	2300      	movs	r3, #0
 8003d28:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d101      	bne.n	8003d38 <HAL_DMA_Start_IT+0x20>
 8003d34:	2302      	movs	r3, #2
 8003d36:	e066      	b.n	8003e06 <HAL_DMA_Start_IT+0xee>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d155      	bne.n	8003df8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 0201 	bic.w	r2, r2, #1
 8003d68:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	68b9      	ldr	r1, [r7, #8]
 8003d70:	68f8      	ldr	r0, [r7, #12]
 8003d72:	f000 f957 	bl	8004024 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d008      	beq.n	8003d90 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f042 020e 	orr.w	r2, r2, #14
 8003d8c:	601a      	str	r2, [r3, #0]
 8003d8e:	e00f      	b.n	8003db0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0204 	bic.w	r2, r2, #4
 8003d9e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f042 020a 	orr.w	r2, r2, #10
 8003dae:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d007      	beq.n	8003dce <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dcc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d007      	beq.n	8003de6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003de4:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f042 0201 	orr.w	r2, r2, #1
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	e005      	b.n	8003e04 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003e00:	2302      	movs	r3, #2
 8003e02:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003e04:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3718      	adds	r7, #24
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b085      	sub	sp, #20
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e16:	2300      	movs	r3, #0
 8003e18:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d008      	beq.n	8003e38 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2204      	movs	r2, #4
 8003e2a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e040      	b.n	8003eba <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f022 020e 	bic.w	r2, r2, #14
 8003e46:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e52:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e56:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f022 0201 	bic.w	r2, r2, #1
 8003e66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e6c:	f003 021c 	and.w	r2, r3, #28
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e74:	2101      	movs	r1, #1
 8003e76:	fa01 f202 	lsl.w	r2, r1, r2
 8003e7a:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e84:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00c      	beq.n	8003ea8 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e9c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003ea6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003eb8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3714      	adds	r7, #20
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr

08003ec6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ec6:	b580      	push	{r7, lr}
 8003ec8:	b084      	sub	sp, #16
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee2:	f003 031c 	and.w	r3, r3, #28
 8003ee6:	2204      	movs	r2, #4
 8003ee8:	409a      	lsls	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	4013      	ands	r3, r2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d026      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x7a>
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	f003 0304 	and.w	r3, r3, #4
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d021      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0320 	and.w	r3, r3, #32
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d107      	bne.n	8003f1a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0204 	bic.w	r2, r2, #4
 8003f18:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1e:	f003 021c 	and.w	r2, r3, #28
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f26:	2104      	movs	r1, #4
 8003f28:	fa01 f202 	lsl.w	r2, r1, r2
 8003f2c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d071      	beq.n	800401a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003f3e:	e06c      	b.n	800401a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f44:	f003 031c 	and.w	r3, r3, #28
 8003f48:	2202      	movs	r2, #2
 8003f4a:	409a      	lsls	r2, r3
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d02e      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xec>
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d029      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0320 	and.w	r3, r3, #32
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d10b      	bne.n	8003f84 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 020a 	bic.w	r2, r2, #10
 8003f7a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f88:	f003 021c 	and.w	r2, r3, #28
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f90:	2102      	movs	r1, #2
 8003f92:	fa01 f202 	lsl.w	r2, r1, r2
 8003f96:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d038      	beq.n	800401a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003fb0:	e033      	b.n	800401a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb6:	f003 031c 	and.w	r3, r3, #28
 8003fba:	2208      	movs	r2, #8
 8003fbc:	409a      	lsls	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d02a      	beq.n	800401c <HAL_DMA_IRQHandler+0x156>
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	f003 0308 	and.w	r3, r3, #8
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d025      	beq.n	800401c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f022 020e 	bic.w	r2, r2, #14
 8003fde:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe4:	f003 021c 	and.w	r2, r3, #28
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fec:	2101      	movs	r1, #1
 8003fee:	fa01 f202 	lsl.w	r2, r1, r2
 8003ff2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800400e:	2b00      	cmp	r3, #0
 8004010:	d004      	beq.n	800401c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800401a:	bf00      	nop
 800401c:	bf00      	nop
}
 800401e:	3710      	adds	r7, #16
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}

08004024 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004024:	b480      	push	{r7}
 8004026:	b085      	sub	sp, #20
 8004028:	af00      	add	r7, sp, #0
 800402a:	60f8      	str	r0, [r7, #12]
 800402c:	60b9      	str	r1, [r7, #8]
 800402e:	607a      	str	r2, [r7, #4]
 8004030:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004036:	68fa      	ldr	r2, [r7, #12]
 8004038:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800403a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004040:	2b00      	cmp	r3, #0
 8004042:	d004      	beq.n	800404e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800404c:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004052:	f003 021c 	and.w	r2, r3, #28
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405a:	2101      	movs	r1, #1
 800405c:	fa01 f202 	lsl.w	r2, r1, r2
 8004060:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	2b10      	cmp	r3, #16
 8004070:	d108      	bne.n	8004084 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	687a      	ldr	r2, [r7, #4]
 8004078:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	68ba      	ldr	r2, [r7, #8]
 8004080:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004082:	e007      	b.n	8004094 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	68ba      	ldr	r2, [r7, #8]
 800408a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	60da      	str	r2, [r3, #12]
}
 8004094:	bf00      	nop
 8004096:	3714      	adds	r7, #20
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	461a      	mov	r2, r3
 80040ae:	4b17      	ldr	r3, [pc, #92]	@ (800410c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d80a      	bhi.n	80040ca <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b8:	089b      	lsrs	r3, r3, #2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80040c0:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	6493      	str	r3, [r2, #72]	@ 0x48
 80040c8:	e007      	b.n	80040da <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ce:	089b      	lsrs	r3, r3, #2
 80040d0:	009a      	lsls	r2, r3, #2
 80040d2:	4b0f      	ldr	r3, [pc, #60]	@ (8004110 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80040d4:	4413      	add	r3, r2
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	3b08      	subs	r3, #8
 80040e2:	4a0c      	ldr	r2, [pc, #48]	@ (8004114 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80040e4:	fba2 2303 	umull	r2, r3, r2, r3
 80040e8:	091b      	lsrs	r3, r3, #4
 80040ea:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a0a      	ldr	r2, [pc, #40]	@ (8004118 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80040f0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f003 031f 	and.w	r3, r3, #31
 80040f8:	2201      	movs	r2, #1
 80040fa:	409a      	lsls	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004100:	bf00      	nop
 8004102:	3714      	adds	r7, #20
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr
 800410c:	40020407 	.word	0x40020407
 8004110:	4002081c 	.word	0x4002081c
 8004114:	cccccccd 	.word	0xcccccccd
 8004118:	40020880 	.word	0x40020880

0800411c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800411c:	b480      	push	{r7}
 800411e:	b085      	sub	sp, #20
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	b2db      	uxtb	r3, r3
 800412a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800412c:	68fa      	ldr	r2, [r7, #12]
 800412e:	4b0b      	ldr	r3, [pc, #44]	@ (800415c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004130:	4413      	add	r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	461a      	mov	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a08      	ldr	r2, [pc, #32]	@ (8004160 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800413e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	3b01      	subs	r3, #1
 8004144:	f003 0303 	and.w	r3, r3, #3
 8004148:	2201      	movs	r2, #1
 800414a:	409a      	lsls	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004150:	bf00      	nop
 8004152:	3714      	adds	r7, #20
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	1000823f 	.word	0x1000823f
 8004160:	40020940 	.word	0x40020940

08004164 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004164:	b480      	push	{r7}
 8004166:	b087      	sub	sp, #28
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800416e:	2300      	movs	r3, #0
 8004170:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004172:	e166      	b.n	8004442 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	2101      	movs	r1, #1
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	fa01 f303 	lsl.w	r3, r1, r3
 8004180:	4013      	ands	r3, r2
 8004182:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 8158 	beq.w	800443c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f003 0303 	and.w	r3, r3, #3
 8004194:	2b01      	cmp	r3, #1
 8004196:	d005      	beq.n	80041a4 <HAL_GPIO_Init+0x40>
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f003 0303 	and.w	r3, r3, #3
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d130      	bne.n	8004206 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	2203      	movs	r2, #3
 80041b0:	fa02 f303 	lsl.w	r3, r2, r3
 80041b4:	43db      	mvns	r3, r3
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	4013      	ands	r3, r2
 80041ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	68da      	ldr	r2, [r3, #12]
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	005b      	lsls	r3, r3, #1
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80041da:	2201      	movs	r2, #1
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	fa02 f303 	lsl.w	r3, r2, r3
 80041e2:	43db      	mvns	r3, r3
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	4013      	ands	r3, r2
 80041e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	091b      	lsrs	r3, r3, #4
 80041f0:	f003 0201 	and.w	r2, r3, #1
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	fa02 f303 	lsl.w	r3, r2, r3
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	4313      	orrs	r3, r2
 80041fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f003 0303 	and.w	r3, r3, #3
 800420e:	2b03      	cmp	r3, #3
 8004210:	d017      	beq.n	8004242 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	005b      	lsls	r3, r3, #1
 800421c:	2203      	movs	r2, #3
 800421e:	fa02 f303 	lsl.w	r3, r2, r3
 8004222:	43db      	mvns	r3, r3
 8004224:	693a      	ldr	r2, [r7, #16]
 8004226:	4013      	ands	r3, r2
 8004228:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	689a      	ldr	r2, [r3, #8]
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	005b      	lsls	r3, r3, #1
 8004232:	fa02 f303 	lsl.w	r3, r2, r3
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4313      	orrs	r3, r2
 800423a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	693a      	ldr	r2, [r7, #16]
 8004240:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f003 0303 	and.w	r3, r3, #3
 800424a:	2b02      	cmp	r3, #2
 800424c:	d123      	bne.n	8004296 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	08da      	lsrs	r2, r3, #3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	3208      	adds	r2, #8
 8004256:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800425a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	f003 0307 	and.w	r3, r3, #7
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	220f      	movs	r2, #15
 8004266:	fa02 f303 	lsl.w	r3, r2, r3
 800426a:	43db      	mvns	r3, r3
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	4013      	ands	r3, r2
 8004270:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	691a      	ldr	r2, [r3, #16]
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	fa02 f303 	lsl.w	r3, r2, r3
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	4313      	orrs	r3, r2
 8004286:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	08da      	lsrs	r2, r3, #3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	3208      	adds	r2, #8
 8004290:	6939      	ldr	r1, [r7, #16]
 8004292:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	2203      	movs	r2, #3
 80042a2:	fa02 f303 	lsl.w	r3, r2, r3
 80042a6:	43db      	mvns	r3, r3
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	4013      	ands	r3, r2
 80042ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f003 0203 	and.w	r2, r3, #3
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	005b      	lsls	r3, r3, #1
 80042ba:	fa02 f303 	lsl.w	r3, r2, r3
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	693a      	ldr	r2, [r7, #16]
 80042c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	f000 80b2 	beq.w	800443c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042d8:	4b61      	ldr	r3, [pc, #388]	@ (8004460 <HAL_GPIO_Init+0x2fc>)
 80042da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042dc:	4a60      	ldr	r2, [pc, #384]	@ (8004460 <HAL_GPIO_Init+0x2fc>)
 80042de:	f043 0301 	orr.w	r3, r3, #1
 80042e2:	6613      	str	r3, [r2, #96]	@ 0x60
 80042e4:	4b5e      	ldr	r3, [pc, #376]	@ (8004460 <HAL_GPIO_Init+0x2fc>)
 80042e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	60bb      	str	r3, [r7, #8]
 80042ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80042f0:	4a5c      	ldr	r2, [pc, #368]	@ (8004464 <HAL_GPIO_Init+0x300>)
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	089b      	lsrs	r3, r3, #2
 80042f6:	3302      	adds	r3, #2
 80042f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	f003 0303 	and.w	r3, r3, #3
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	220f      	movs	r2, #15
 8004308:	fa02 f303 	lsl.w	r3, r2, r3
 800430c:	43db      	mvns	r3, r3
 800430e:	693a      	ldr	r2, [r7, #16]
 8004310:	4013      	ands	r3, r2
 8004312:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800431a:	d02b      	beq.n	8004374 <HAL_GPIO_Init+0x210>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a52      	ldr	r2, [pc, #328]	@ (8004468 <HAL_GPIO_Init+0x304>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d025      	beq.n	8004370 <HAL_GPIO_Init+0x20c>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a51      	ldr	r2, [pc, #324]	@ (800446c <HAL_GPIO_Init+0x308>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d01f      	beq.n	800436c <HAL_GPIO_Init+0x208>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a50      	ldr	r2, [pc, #320]	@ (8004470 <HAL_GPIO_Init+0x30c>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d019      	beq.n	8004368 <HAL_GPIO_Init+0x204>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a4f      	ldr	r2, [pc, #316]	@ (8004474 <HAL_GPIO_Init+0x310>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d013      	beq.n	8004364 <HAL_GPIO_Init+0x200>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4a4e      	ldr	r2, [pc, #312]	@ (8004478 <HAL_GPIO_Init+0x314>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d00d      	beq.n	8004360 <HAL_GPIO_Init+0x1fc>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	4a4d      	ldr	r2, [pc, #308]	@ (800447c <HAL_GPIO_Init+0x318>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d007      	beq.n	800435c <HAL_GPIO_Init+0x1f8>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a4c      	ldr	r2, [pc, #304]	@ (8004480 <HAL_GPIO_Init+0x31c>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d101      	bne.n	8004358 <HAL_GPIO_Init+0x1f4>
 8004354:	2307      	movs	r3, #7
 8004356:	e00e      	b.n	8004376 <HAL_GPIO_Init+0x212>
 8004358:	2308      	movs	r3, #8
 800435a:	e00c      	b.n	8004376 <HAL_GPIO_Init+0x212>
 800435c:	2306      	movs	r3, #6
 800435e:	e00a      	b.n	8004376 <HAL_GPIO_Init+0x212>
 8004360:	2305      	movs	r3, #5
 8004362:	e008      	b.n	8004376 <HAL_GPIO_Init+0x212>
 8004364:	2304      	movs	r3, #4
 8004366:	e006      	b.n	8004376 <HAL_GPIO_Init+0x212>
 8004368:	2303      	movs	r3, #3
 800436a:	e004      	b.n	8004376 <HAL_GPIO_Init+0x212>
 800436c:	2302      	movs	r3, #2
 800436e:	e002      	b.n	8004376 <HAL_GPIO_Init+0x212>
 8004370:	2301      	movs	r3, #1
 8004372:	e000      	b.n	8004376 <HAL_GPIO_Init+0x212>
 8004374:	2300      	movs	r3, #0
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	f002 0203 	and.w	r2, r2, #3
 800437c:	0092      	lsls	r2, r2, #2
 800437e:	4093      	lsls	r3, r2
 8004380:	693a      	ldr	r2, [r7, #16]
 8004382:	4313      	orrs	r3, r2
 8004384:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004386:	4937      	ldr	r1, [pc, #220]	@ (8004464 <HAL_GPIO_Init+0x300>)
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	089b      	lsrs	r3, r3, #2
 800438c:	3302      	adds	r3, #2
 800438e:	693a      	ldr	r2, [r7, #16]
 8004390:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004394:	4b3b      	ldr	r3, [pc, #236]	@ (8004484 <HAL_GPIO_Init+0x320>)
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	43db      	mvns	r3, r3
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	4013      	ands	r3, r2
 80043a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80043b0:	693a      	ldr	r2, [r7, #16]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80043b8:	4a32      	ldr	r2, [pc, #200]	@ (8004484 <HAL_GPIO_Init+0x320>)
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80043be:	4b31      	ldr	r3, [pc, #196]	@ (8004484 <HAL_GPIO_Init+0x320>)
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	43db      	mvns	r3, r3
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	4013      	ands	r3, r2
 80043cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d003      	beq.n	80043e2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	4313      	orrs	r3, r2
 80043e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80043e2:	4a28      	ldr	r2, [pc, #160]	@ (8004484 <HAL_GPIO_Init+0x320>)
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80043e8:	4b26      	ldr	r3, [pc, #152]	@ (8004484 <HAL_GPIO_Init+0x320>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	43db      	mvns	r3, r3
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	4013      	ands	r3, r2
 80043f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d003      	beq.n	800440c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004404:	693a      	ldr	r2, [r7, #16]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	4313      	orrs	r3, r2
 800440a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800440c:	4a1d      	ldr	r2, [pc, #116]	@ (8004484 <HAL_GPIO_Init+0x320>)
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004412:	4b1c      	ldr	r3, [pc, #112]	@ (8004484 <HAL_GPIO_Init+0x320>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	43db      	mvns	r3, r3
 800441c:	693a      	ldr	r2, [r7, #16]
 800441e:	4013      	ands	r3, r2
 8004420:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800442e:	693a      	ldr	r2, [r7, #16]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	4313      	orrs	r3, r2
 8004434:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004436:	4a13      	ldr	r2, [pc, #76]	@ (8004484 <HAL_GPIO_Init+0x320>)
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	3301      	adds	r3, #1
 8004440:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	fa22 f303 	lsr.w	r3, r2, r3
 800444c:	2b00      	cmp	r3, #0
 800444e:	f47f ae91 	bne.w	8004174 <HAL_GPIO_Init+0x10>
  }
}
 8004452:	bf00      	nop
 8004454:	bf00      	nop
 8004456:	371c      	adds	r7, #28
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr
 8004460:	40021000 	.word	0x40021000
 8004464:	40010000 	.word	0x40010000
 8004468:	48000400 	.word	0x48000400
 800446c:	48000800 	.word	0x48000800
 8004470:	48000c00 	.word	0x48000c00
 8004474:	48001000 	.word	0x48001000
 8004478:	48001400 	.word	0x48001400
 800447c:	48001800 	.word	0x48001800
 8004480:	48001c00 	.word	0x48001c00
 8004484:	40010400 	.word	0x40010400

08004488 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	460b      	mov	r3, r1
 8004492:	807b      	strh	r3, [r7, #2]
 8004494:	4613      	mov	r3, r2
 8004496:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004498:	787b      	ldrb	r3, [r7, #1]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800449e:	887a      	ldrh	r2, [r7, #2]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80044a4:	e002      	b.n	80044ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80044a6:	887a      	ldrh	r2, [r7, #2]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
 80044be:	4603      	mov	r3, r0
 80044c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80044c2:	4b08      	ldr	r3, [pc, #32]	@ (80044e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044c4:	695a      	ldr	r2, [r3, #20]
 80044c6:	88fb      	ldrh	r3, [r7, #6]
 80044c8:	4013      	ands	r3, r2
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d006      	beq.n	80044dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80044ce:	4a05      	ldr	r2, [pc, #20]	@ (80044e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044d0:	88fb      	ldrh	r3, [r7, #6]
 80044d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80044d4:	88fb      	ldrh	r3, [r7, #6]
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7fd fcba 	bl	8001e50 <HAL_GPIO_EXTI_Callback>
  }
}
 80044dc:	bf00      	nop
 80044de:	3708      	adds	r7, #8
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	40010400 	.word	0x40010400

080044e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d101      	bne.n	80044fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e08d      	b.n	8004616 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004500:	b2db      	uxtb	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d106      	bne.n	8004514 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f7fd fa86 	bl	8001a20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2224      	movs	r2, #36	@ 0x24
 8004518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0201 	bic.w	r2, r2, #1
 800452a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685a      	ldr	r2, [r3, #4]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004538:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	689a      	ldr	r2, [r3, #8]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004548:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d107      	bne.n	8004562 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	689a      	ldr	r2, [r3, #8]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800455e:	609a      	str	r2, [r3, #8]
 8004560:	e006      	b.n	8004570 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	689a      	ldr	r2, [r3, #8]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800456e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	2b02      	cmp	r3, #2
 8004576:	d108      	bne.n	800458a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004586:	605a      	str	r2, [r3, #4]
 8004588:	e007      	b.n	800459a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	685a      	ldr	r2, [r3, #4]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004598:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	6812      	ldr	r2, [r2, #0]
 80045a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80045a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68da      	ldr	r2, [r3, #12]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691a      	ldr	r2, [r3, #16]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	430a      	orrs	r2, r1
 80045d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	69d9      	ldr	r1, [r3, #28]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a1a      	ldr	r2, [r3, #32]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	430a      	orrs	r2, r1
 80045e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 0201 	orr.w	r2, r2, #1
 80045f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2220      	movs	r2, #32
 8004602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3708      	adds	r7, #8
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800461e:	b480      	push	{r7}
 8004620:	b083      	sub	sp, #12
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
 8004626:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800462e:	b2db      	uxtb	r3, r3
 8004630:	2b20      	cmp	r3, #32
 8004632:	d138      	bne.n	80046a6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800463a:	2b01      	cmp	r3, #1
 800463c:	d101      	bne.n	8004642 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800463e:	2302      	movs	r3, #2
 8004640:	e032      	b.n	80046a8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2224      	movs	r2, #36	@ 0x24
 800464e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 0201 	bic.w	r2, r2, #1
 8004660:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004670:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6819      	ldr	r1, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	430a      	orrs	r2, r1
 8004680:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f042 0201 	orr.w	r2, r2, #1
 8004690:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2220      	movs	r2, #32
 8004696:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80046a2:	2300      	movs	r3, #0
 80046a4:	e000      	b.n	80046a8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80046a6:	2302      	movs	r3, #2
  }
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	2b20      	cmp	r3, #32
 80046c8:	d139      	bne.n	800473e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d101      	bne.n	80046d8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80046d4:	2302      	movs	r3, #2
 80046d6:	e033      	b.n	8004740 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2224      	movs	r2, #36	@ 0x24
 80046e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f022 0201 	bic.w	r2, r2, #1
 80046f6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004706:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	021b      	lsls	r3, r3, #8
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	4313      	orrs	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f042 0201 	orr.w	r2, r2, #1
 8004728:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2220      	movs	r2, #32
 800472e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800473a:	2300      	movs	r3, #0
 800473c:	e000      	b.n	8004740 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800473e:	2302      	movs	r3, #2
  }
}
 8004740:	4618      	mov	r0, r3
 8004742:	3714      	adds	r7, #20
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b086      	sub	sp, #24
 8004750:	af02      	add	r7, sp, #8
 8004752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004754:	2300      	movs	r3, #0
 8004756:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004758:	f7fe f9da 	bl	8002b10 <HAL_GetTick>
 800475c:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d102      	bne.n	800476a <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	73fb      	strb	r3, [r7, #15]
 8004768:	e092      	b.n	8004890 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004774:	2b00      	cmp	r3, #0
 8004776:	f040 808b 	bne.w	8004890 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f7fd fc18 	bl	8001fb0 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004780:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f000 faa9 	bl	8004cdc <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	689a      	ldr	r2, [r3, #8]
 8004790:	4b42      	ldr	r3, [pc, #264]	@ (800489c <HAL_OSPI_Init+0x150>)
 8004792:	4013      	ands	r3, r2
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	68d1      	ldr	r1, [r2, #12]
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	6912      	ldr	r2, [r2, #16]
 800479c:	3a01      	subs	r2, #1
 800479e:	0412      	lsls	r2, r2, #16
 80047a0:	4311      	orrs	r1, r2
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	6952      	ldr	r2, [r2, #20]
 80047a6:	3a01      	subs	r2, #1
 80047a8:	0212      	lsls	r2, r2, #8
 80047aa:	4311      	orrs	r1, r2
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80047b0:	4311      	orrs	r1, r2
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	69d2      	ldr	r2, [r2, #28]
 80047b6:	4311      	orrs	r1, r2
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	6812      	ldr	r2, [r2, #0]
 80047bc:	430b      	orrs	r3, r1
 80047be:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	0412      	lsls	r2, r2, #16
 80047ca:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	3b01      	subs	r3, #1
 80047dc:	021a      	lsls	r2, r3, #8
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	430a      	orrs	r2, r1
 80047e4:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ea:	9300      	str	r3, [sp, #0]
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	2200      	movs	r2, #0
 80047f0:	2120      	movs	r1, #32
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 fdba 	bl	800536c <OSPI_WaitFlagStateUntilTimeout>
 80047f8:	4603      	mov	r3, r0
 80047fa:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80047fc:	7bfb      	ldrb	r3, [r7, #15]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d146      	bne.n	8004890 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a1b      	ldr	r3, [r3, #32]
 8004810:	1e5a      	subs	r2, r3, #1
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	430a      	orrs	r2, r1
 8004818:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689a      	ldr	r2, [r3, #8]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	430a      	orrs	r2, r1
 800482e:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004838:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004844:	431a      	orrs	r2, r3
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f042 0201 	orr.w	r2, r2, #1
 800485e:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	699b      	ldr	r3, [r3, #24]
 8004864:	2b02      	cmp	r3, #2
 8004866:	d107      	bne.n	8004878 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689a      	ldr	r2, [r3, #8]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f042 0202 	orr.w	r2, r2, #2
 8004876:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004880:	d103      	bne.n	800488a <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	645a      	str	r2, [r3, #68]	@ 0x44
 8004888:	e002      	b.n	8004890 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2202      	movs	r2, #2
 800488e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8004890:	7bfb      	ldrb	r3, [r7, #15]
}
 8004892:	4618      	mov	r0, r3
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	f8e0f8f4 	.word	0xf8e0f8f4

080048a0 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08a      	sub	sp, #40	@ 0x28
 80048a4:	af02      	add	r7, sp, #8
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 80048ac:	f7fe f930 	bl	8002b10 <HAL_GetTick>
 80048b0:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b6:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048bc:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d104      	bne.n	80048ce <HAL_OSPI_Command+0x2e>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048cc:	d10d      	bne.n	80048ea <HAL_OSPI_Command+0x4a>
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	2b14      	cmp	r3, #20
 80048d2:	d103      	bne.n	80048dc <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2b02      	cmp	r3, #2
 80048da:	d006      	beq.n	80048ea <HAL_OSPI_Command+0x4a>
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	2b24      	cmp	r3, #36	@ 0x24
 80048e0:	d153      	bne.n	800498a <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d14f      	bne.n	800498a <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	9300      	str	r3, [sp, #0]
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	2200      	movs	r2, #0
 80048f2:	2120      	movs	r1, #32
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 fd39 	bl	800536c <OSPI_WaitFlagStateUntilTimeout>
 80048fa:	4603      	mov	r3, r0
 80048fc:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80048fe:	7ffb      	ldrb	r3, [r7, #31]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d148      	bne.n	8004996 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 800490a:	68b9      	ldr	r1, [r7, #8]
 800490c:	68f8      	ldr	r0, [r7, #12]
 800490e:	f000 fd65 	bl	80053dc <OSPI_ConfigCmd>
 8004912:	4603      	mov	r3, r0
 8004914:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8004916:	7ffb      	ldrb	r3, [r7, #31]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d13c      	bne.n	8004996 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004920:	2b00      	cmp	r3, #0
 8004922:	d10e      	bne.n	8004942 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	9300      	str	r3, [sp, #0]
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	2201      	movs	r2, #1
 800492c:	2102      	movs	r1, #2
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f000 fd1c 	bl	800536c <OSPI_WaitFlagStateUntilTimeout>
 8004934:	4603      	mov	r3, r0
 8004936:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2202      	movs	r2, #2
 800493e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8004940:	e029      	b.n	8004996 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d103      	bne.n	8004952 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2204      	movs	r2, #4
 800494e:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004950:	e021      	b.n	8004996 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d10b      	bne.n	8004972 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495e:	2b24      	cmp	r3, #36	@ 0x24
 8004960:	d103      	bne.n	800496a <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2204      	movs	r2, #4
 8004966:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004968:	e015      	b.n	8004996 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2214      	movs	r2, #20
 800496e:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004970:	e011      	b.n	8004996 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004976:	2b14      	cmp	r3, #20
 8004978:	d103      	bne.n	8004982 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2204      	movs	r2, #4
 800497e:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004980:	e009      	b.n	8004996 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2224      	movs	r2, #36	@ 0x24
 8004986:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004988:	e005      	b.n	8004996 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2210      	movs	r2, #16
 8004992:	649a      	str	r2, [r3, #72]	@ 0x48
 8004994:	e000      	b.n	8004998 <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8004996:	bf00      	nop
  }

  /* Return function status */
  return status;
 8004998:	7ffb      	ldrb	r3, [r7, #31]
}
 800499a:	4618      	mov	r0, r3
 800499c:	3720      	adds	r7, #32
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b08a      	sub	sp, #40	@ 0x28
 80049a6:	af02      	add	r7, sp, #8
 80049a8:	60f8      	str	r0, [r7, #12]
 80049aa:	60b9      	str	r1, [r7, #8]
 80049ac:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80049ae:	f7fe f8af 	bl	8002b10 <HAL_GetTick>
 80049b2:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	3350      	adds	r3, #80	@ 0x50
 80049ba:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d105      	bne.n	80049ce <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2208      	movs	r2, #8
 80049ca:	649a      	str	r2, [r3, #72]	@ 0x48
 80049cc:	e057      	b.n	8004a7e <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d2:	2b04      	cmp	r3, #4
 80049d4:	d14e      	bne.n	8004a74 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049dc:	1c5a      	adds	r2, r3, #1
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80049fe:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	9300      	str	r3, [sp, #0]
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	2201      	movs	r2, #1
 8004a08:	2104      	movs	r1, #4
 8004a0a:	68f8      	ldr	r0, [r7, #12]
 8004a0c:	f000 fcae 	bl	800536c <OSPI_WaitFlagStateUntilTimeout>
 8004a10:	4603      	mov	r3, r0
 8004a12:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8004a14:	7ffb      	ldrb	r3, [r7, #31]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d113      	bne.n	8004a42 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a1e:	781a      	ldrb	r2, [r3, #0]
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a28:	1c5a      	adds	r2, r3, #1
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a32:	1e5a      	subs	r2, r3, #1
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d1df      	bne.n	8004a00 <HAL_OSPI_Transmit+0x5e>
 8004a40:	e000      	b.n	8004a44 <HAL_OSPI_Transmit+0xa2>
          break;
 8004a42:	bf00      	nop

      if (status == HAL_OK)
 8004a44:	7ffb      	ldrb	r3, [r7, #31]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d119      	bne.n	8004a7e <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	9300      	str	r3, [sp, #0]
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	2201      	movs	r2, #1
 8004a52:	2102      	movs	r1, #2
 8004a54:	68f8      	ldr	r0, [r7, #12]
 8004a56:	f000 fc89 	bl	800536c <OSPI_WaitFlagStateUntilTimeout>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004a5e:	7ffb      	ldrb	r3, [r7, #31]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d10c      	bne.n	8004a7e <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2202      	movs	r2, #2
 8004a6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	645a      	str	r2, [r3, #68]	@ 0x44
 8004a72:	e004      	b.n	8004a7e <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2210      	movs	r2, #16
 8004a7c:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8004a7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3720      	adds	r7, #32
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b08c      	sub	sp, #48	@ 0x30
 8004a8c:	af02      	add	r7, sp, #8
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004a94:	f7fe f83c 	bl	8002b10 <HAL_GetTick>
 8004a98:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	3350      	adds	r3, #80	@ 0x50
 8004aa0:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aa8:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004ab2:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d106      	bne.n	8004ac8 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2208      	movs	r2, #8
 8004ac4:	649a      	str	r2, [r3, #72]	@ 0x48
 8004ac6:	e07c      	b.n	8004bc2 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004acc:	2b04      	cmp	r3, #4
 8004ace:	d172      	bne.n	8004bb6 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad6:	1c5a      	adds	r2, r3, #1
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	68ba      	ldr	r2, [r7, #8]
 8004ae8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004afc:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b06:	d104      	bne.n	8004b12 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	69ba      	ldr	r2, [r7, #24]
 8004b0e:	649a      	str	r2, [r3, #72]	@ 0x48
 8004b10:	e011      	b.n	8004b36 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004b1a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d004      	beq.n	8004b2c <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	69ba      	ldr	r2, [r7, #24]
 8004b28:	649a      	str	r2, [r3, #72]	@ 0x48
 8004b2a:	e004      	b.n	8004b36 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	6a3b      	ldr	r3, [r7, #32]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	2106      	movs	r1, #6
 8004b40:	68f8      	ldr	r0, [r7, #12]
 8004b42:	f000 fc13 	bl	800536c <OSPI_WaitFlagStateUntilTimeout>
 8004b46:	4603      	mov	r3, r0
 8004b48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8004b4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d114      	bne.n	8004b7e <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b58:	69fa      	ldr	r2, [r7, #28]
 8004b5a:	7812      	ldrb	r2, [r2, #0]
 8004b5c:	b2d2      	uxtb	r2, r2
 8004b5e:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b64:	1c5a      	adds	r2, r3, #1
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b6e:	1e5a      	subs	r2, r3, #1
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1dc      	bne.n	8004b36 <HAL_OSPI_Receive+0xae>
 8004b7c:	e000      	b.n	8004b80 <HAL_OSPI_Receive+0xf8>
          break;
 8004b7e:	bf00      	nop

      if (status == HAL_OK)
 8004b80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d11c      	bne.n	8004bc2 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	9300      	str	r3, [sp, #0]
 8004b8c:	6a3b      	ldr	r3, [r7, #32]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	2102      	movs	r1, #2
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	f000 fbea 	bl	800536c <OSPI_WaitFlagStateUntilTimeout>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8004b9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d10d      	bne.n	8004bc2 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2202      	movs	r2, #2
 8004bac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2202      	movs	r2, #2
 8004bb2:	645a      	str	r2, [r3, #68]	@ 0x44
 8004bb4:	e005      	b.n	8004bc2 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2210      	movs	r2, #16
 8004bc0:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8004bc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3728      	adds	r7, #40	@ 0x28
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b08a      	sub	sp, #40	@ 0x28
 8004bd2:	af02      	add	r7, sp, #8
 8004bd4:	60f8      	str	r0, [r7, #12]
 8004bd6:	60b9      	str	r1, [r7, #8]
 8004bd8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004bda:	f7fd ff99 	bl	8002b10 <HAL_GetTick>
 8004bde:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004be6:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004bf0:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bf6:	2b04      	cmp	r3, #4
 8004bf8:	d164      	bne.n	8004cc4 <HAL_OSPI_AutoPolling+0xf6>
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c02:	d15f      	bne.n	8004cc4 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	9300      	str	r3, [sp, #0]
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	2120      	movs	r1, #32
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	f000 fbac 	bl	800536c <OSPI_WaitFlagStateUntilTimeout>
 8004c14:	4603      	mov	r3, r0
 8004c16:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8004c18:	7ffb      	ldrb	r3, [r7, #31]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d158      	bne.n	8004cd0 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68ba      	ldr	r2, [r7, #8]
 8004c24:	6812      	ldr	r2, [r2, #0]
 8004c26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	68ba      	ldr	r2, [r7, #8]
 8004c30:	6852      	ldr	r2, [r2, #4]
 8004c32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68ba      	ldr	r2, [r7, #8]
 8004c3c:	6912      	ldr	r2, [r2, #16]
 8004c3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	6899      	ldr	r1, [r3, #8]
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	430b      	orrs	r3, r1
 8004c56:	431a      	orrs	r2, r3
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004c60:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c6a:	d104      	bne.n	8004c76 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	649a      	str	r2, [r3, #72]	@ 0x48
 8004c74:	e011      	b.n	8004c9a <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004c7e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d004      	beq.n	8004c90 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	697a      	ldr	r2, [r7, #20]
 8004c8c:	649a      	str	r2, [r3, #72]	@ 0x48
 8004c8e:	e004      	b.n	8004c9a <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	2108      	movs	r1, #8
 8004ca4:	68f8      	ldr	r0, [r7, #12]
 8004ca6:	f000 fb61 	bl	800536c <OSPI_WaitFlagStateUntilTimeout>
 8004caa:	4603      	mov	r3, r0
 8004cac:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8004cae:	7ffb      	ldrb	r3, [r7, #31]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10d      	bne.n	8004cd0 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2208      	movs	r2, #8
 8004cba:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2202      	movs	r2, #2
 8004cc0:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004cc2:	e005      	b.n	8004cd0 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2210      	movs	r2, #16
 8004ccc:	649a      	str	r2, [r3, #72]	@ 0x48
 8004cce:	e000      	b.n	8004cd2 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8004cd0:	bf00      	nop
  }

  /* Return function status */
  return status;
 8004cd2:	7ffb      	ldrb	r3, [r7, #31]
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3720      	adds	r7, #32
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b083      	sub	sp, #12
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 8004cec:	2300      	movs	r3, #0
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
	...

08004cfc <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b092      	sub	sp, #72	@ 0x48
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a08      	ldr	r2, [pc, #32]	@ (8004d3c <HAL_OSPIM_Config+0x40>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d105      	bne.n	8004d2a <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 1U;
 8004d22:	2301      	movs	r3, #1
 8004d24:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8004d28:	e004      	b.n	8004d34 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 0U;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004d34:	2300      	movs	r3, #0
 8004d36:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8004d3a:	e01f      	b.n	8004d7c <HAL_OSPIM_Config+0x80>
 8004d3c:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8004d40:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004d44:	3301      	adds	r3, #1
 8004d46:	b2d8      	uxtb	r0, r3
 8004d48:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8004d4c:	f107 0114 	add.w	r1, r7, #20
 8004d50:	4613      	mov	r3, r2
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	4413      	add	r3, r2
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	440b      	add	r3, r1
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	f000 fca0 	bl	80056a0 <OSPIM_GetConfig>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d005      	beq.n	8004d72 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2208      	movs	r2, #8
 8004d70:	649a      	str	r2, [r3, #72]	@ 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004d72:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004d76:	3301      	adds	r3, #1
 8004d78:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8004d7c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d9dd      	bls.n	8004d40 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8004d84:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f040 82e3 	bne.w	8005354 <HAL_OSPIM_Config+0x658>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8004d8e:	4bc5      	ldr	r3, [pc, #788]	@ (80050a4 <HAL_OSPIM_Config+0x3a8>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0301 	and.w	r3, r3, #1
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00b      	beq.n	8004db2 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004d9a:	4bc2      	ldr	r3, [pc, #776]	@ (80050a4 <HAL_OSPIM_Config+0x3a8>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4ac1      	ldr	r2, [pc, #772]	@ (80050a4 <HAL_OSPIM_Config+0x3a8>)
 8004da0:	f023 0301 	bic.w	r3, r3, #1
 8004da4:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8004da6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004daa:	f043 0301 	orr.w	r3, r3, #1
 8004dae:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8004db2:	4bbd      	ldr	r3, [pc, #756]	@ (80050a8 <HAL_OSPIM_Config+0x3ac>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00b      	beq.n	8004dd6 <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004dbe:	4bba      	ldr	r3, [pc, #744]	@ (80050a8 <HAL_OSPIM_Config+0x3ac>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4ab9      	ldr	r2, [pc, #740]	@ (80050a8 <HAL_OSPIM_Config+0x3ac>)
 8004dc4:	f023 0301 	bic.w	r3, r3, #1
 8004dc8:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8004dca:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004dce:	f043 0302 	orr.w	r3, r3, #2
 8004dd2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004dd6:	49b5      	ldr	r1, [pc, #724]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 8004dd8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004dda:	4613      	mov	r3, r2
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	4413      	add	r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	3348      	adds	r3, #72	@ 0x48
 8004de4:	443b      	add	r3, r7
 8004de6:	3b2c      	subs	r3, #44	@ 0x2c
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	3b01      	subs	r3, #1
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	440b      	add	r3, r1
 8004df0:	6859      	ldr	r1, [r3, #4]
 8004df2:	48ae      	ldr	r0, [pc, #696]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 8004df4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004df6:	4613      	mov	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4413      	add	r3, r2
 8004dfc:	009b      	lsls	r3, r3, #2
 8004dfe:	3348      	adds	r3, #72	@ 0x48
 8004e00:	443b      	add	r3, r7
 8004e02:	3b2c      	subs	r3, #44	@ 0x2c
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	3b01      	subs	r3, #1
 8004e08:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	4403      	add	r3, r0
 8004e10:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8004e12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e14:	4613      	mov	r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	4413      	add	r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	3348      	adds	r3, #72	@ 0x48
 8004e1e:	443b      	add	r3, r7
 8004e20:	3b34      	subs	r3, #52	@ 0x34
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	f000 80a1 	beq.w	8004f6c <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004e2a:	49a0      	ldr	r1, [pc, #640]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 8004e2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e2e:	4613      	mov	r3, r2
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	4413      	add	r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	3348      	adds	r3, #72	@ 0x48
 8004e38:	443b      	add	r3, r7
 8004e3a:	3b34      	subs	r3, #52	@ 0x34
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	440b      	add	r3, r1
 8004e44:	6859      	ldr	r1, [r3, #4]
 8004e46:	4899      	ldr	r0, [pc, #612]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 8004e48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e4a:	4613      	mov	r3, r2
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	4413      	add	r3, r2
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	3348      	adds	r3, #72	@ 0x48
 8004e54:	443b      	add	r3, r7
 8004e56:	3b34      	subs	r3, #52	@ 0x34
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	f021 0201 	bic.w	r2, r1, #1
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	4403      	add	r3, r0
 8004e64:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8004e66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e68:	4613      	mov	r3, r2
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	4413      	add	r3, r2
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	3348      	adds	r3, #72	@ 0x48
 8004e72:	443b      	add	r3, r7
 8004e74:	3b30      	subs	r3, #48	@ 0x30
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d01d      	beq.n	8004eb8 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004e7c:	498b      	ldr	r1, [pc, #556]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 8004e7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e80:	4613      	mov	r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	4413      	add	r3, r2
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	3348      	adds	r3, #72	@ 0x48
 8004e8a:	443b      	add	r3, r7
 8004e8c:	3b30      	subs	r3, #48	@ 0x30
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	3b01      	subs	r3, #1
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	440b      	add	r3, r1
 8004e96:	6859      	ldr	r1, [r3, #4]
 8004e98:	4884      	ldr	r0, [pc, #528]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 8004e9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	4413      	add	r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	3348      	adds	r3, #72	@ 0x48
 8004ea6:	443b      	add	r3, r7
 8004ea8:	3b30      	subs	r3, #48	@ 0x30
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	3b01      	subs	r3, #1
 8004eae:	f021 0210 	bic.w	r2, r1, #16
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	4403      	add	r3, r0
 8004eb6:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004eb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004eba:	4613      	mov	r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	4413      	add	r3, r2
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	3348      	adds	r3, #72	@ 0x48
 8004ec4:	443b      	add	r3, r7
 8004ec6:	3b28      	subs	r3, #40	@ 0x28
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d021      	beq.n	8004f12 <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004ece:	4977      	ldr	r1, [pc, #476]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 8004ed0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	4413      	add	r3, r2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	3348      	adds	r3, #72	@ 0x48
 8004edc:	443b      	add	r3, r7
 8004ede:	3b28      	subs	r3, #40	@ 0x28
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	f003 0301 	and.w	r3, r3, #1
 8004ee8:	009b      	lsls	r3, r3, #2
 8004eea:	440b      	add	r3, r1
 8004eec:	6859      	ldr	r1, [r3, #4]
 8004eee:	486f      	ldr	r0, [pc, #444]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 8004ef0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	4413      	add	r3, r2
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	3348      	adds	r3, #72	@ 0x48
 8004efc:	443b      	add	r3, r7
 8004efe:	3b28      	subs	r3, #40	@ 0x28
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	3b01      	subs	r3, #1
 8004f04:	f003 0301 	and.w	r3, r3, #1
 8004f08:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	4403      	add	r3, r0
 8004f10:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004f12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f14:	4613      	mov	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	4413      	add	r3, r2
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	3348      	adds	r3, #72	@ 0x48
 8004f1e:	443b      	add	r3, r7
 8004f20:	3b24      	subs	r3, #36	@ 0x24
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d021      	beq.n	8004f6c <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8004f28:	4960      	ldr	r1, [pc, #384]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 8004f2a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	009b      	lsls	r3, r3, #2
 8004f30:	4413      	add	r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	3348      	adds	r3, #72	@ 0x48
 8004f36:	443b      	add	r3, r7
 8004f38:	3b24      	subs	r3, #36	@ 0x24
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	440b      	add	r3, r1
 8004f46:	6859      	ldr	r1, [r3, #4]
 8004f48:	4858      	ldr	r0, [pc, #352]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 8004f4a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f4c:	4613      	mov	r3, r2
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	4413      	add	r3, r2
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	3348      	adds	r3, #72	@ 0x48
 8004f56:	443b      	add	r3, r7
 8004f58:	3b24      	subs	r3, #36	@ 0x24
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	3b01      	subs	r3, #1
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	4403      	add	r3, r0
 8004f6a:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	6819      	ldr	r1, [r3, #0]
 8004f70:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f74:	4613      	mov	r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	4413      	add	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	3348      	adds	r3, #72	@ 0x48
 8004f7e:	443b      	add	r3, r7
 8004f80:	3b34      	subs	r3, #52	@ 0x34
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4299      	cmp	r1, r3
 8004f86:	d03c      	beq.n	8005002 <HAL_OSPIM_Config+0x306>
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	6899      	ldr	r1, [r3, #8]
 8004f8c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f90:	4613      	mov	r3, r2
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	4413      	add	r3, r2
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	3348      	adds	r3, #72	@ 0x48
 8004f9a:	443b      	add	r3, r7
 8004f9c:	3b2c      	subs	r3, #44	@ 0x2c
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4299      	cmp	r1, r3
 8004fa2:	d02e      	beq.n	8005002 <HAL_OSPIM_Config+0x306>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	6859      	ldr	r1, [r3, #4]
 8004fa8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004fac:	4613      	mov	r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4413      	add	r3, r2
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	3348      	adds	r3, #72	@ 0x48
 8004fb6:	443b      	add	r3, r7
 8004fb8:	3b30      	subs	r3, #48	@ 0x30
 8004fba:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8004fbc:	4299      	cmp	r1, r3
 8004fbe:	d103      	bne.n	8004fc8 <HAL_OSPIM_Config+0x2cc>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d11c      	bne.n	8005002 <HAL_OSPIM_Config+0x306>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	68d9      	ldr	r1, [r3, #12]
 8004fcc:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	4413      	add	r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	3348      	adds	r3, #72	@ 0x48
 8004fda:	443b      	add	r3, r7
 8004fdc:	3b28      	subs	r3, #40	@ 0x28
 8004fde:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004fe0:	4299      	cmp	r1, r3
 8004fe2:	d00e      	beq.n	8005002 <HAL_OSPIM_Config+0x306>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	6919      	ldr	r1, [r3, #16]
 8004fe8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004fec:	4613      	mov	r3, r2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	4413      	add	r3, r2
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	3348      	adds	r3, #72	@ 0x48
 8004ff6:	443b      	add	r3, r7
 8004ff8:	3b24      	subs	r3, #36	@ 0x24
 8004ffa:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004ffc:	4299      	cmp	r1, r3
 8004ffe:	f040 80d4 	bne.w	80051aa <HAL_OSPIM_Config+0x4ae>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8005002:	492a      	ldr	r1, [pc, #168]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 8005004:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005008:	4613      	mov	r3, r2
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	4413      	add	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	3348      	adds	r3, #72	@ 0x48
 8005012:	443b      	add	r3, r7
 8005014:	3b34      	subs	r3, #52	@ 0x34
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	3b01      	subs	r3, #1
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	440b      	add	r3, r1
 800501e:	6859      	ldr	r1, [r3, #4]
 8005020:	4822      	ldr	r0, [pc, #136]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 8005022:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005026:	4613      	mov	r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	4413      	add	r3, r2
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	3348      	adds	r3, #72	@ 0x48
 8005030:	443b      	add	r3, r7
 8005032:	3b34      	subs	r3, #52	@ 0x34
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	3b01      	subs	r3, #1
 8005038:	f021 0201 	bic.w	r2, r1, #1
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	4403      	add	r3, r0
 8005040:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8005042:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005046:	4613      	mov	r3, r2
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	4413      	add	r3, r2
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	3348      	adds	r3, #72	@ 0x48
 8005050:	443b      	add	r3, r7
 8005052:	3b30      	subs	r3, #48	@ 0x30
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d01f      	beq.n	800509a <HAL_OSPIM_Config+0x39e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800505a:	4914      	ldr	r1, [pc, #80]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 800505c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005060:	4613      	mov	r3, r2
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	4413      	add	r3, r2
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	3348      	adds	r3, #72	@ 0x48
 800506a:	443b      	add	r3, r7
 800506c:	3b30      	subs	r3, #48	@ 0x30
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	3b01      	subs	r3, #1
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	440b      	add	r3, r1
 8005076:	6859      	ldr	r1, [r3, #4]
 8005078:	480c      	ldr	r0, [pc, #48]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 800507a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800507e:	4613      	mov	r3, r2
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	4413      	add	r3, r2
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	3348      	adds	r3, #72	@ 0x48
 8005088:	443b      	add	r3, r7
 800508a:	3b30      	subs	r3, #48	@ 0x30
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	3b01      	subs	r3, #1
 8005090:	f021 0210 	bic.w	r2, r1, #16
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	4403      	add	r3, r0
 8005098:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800509a:	4904      	ldr	r1, [pc, #16]	@ (80050ac <HAL_OSPIM_Config+0x3b0>)
 800509c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80050a0:	e006      	b.n	80050b0 <HAL_OSPIM_Config+0x3b4>
 80050a2:	bf00      	nop
 80050a4:	a0001000 	.word	0xa0001000
 80050a8:	a0001400 	.word	0xa0001400
 80050ac:	50061c00 	.word	0x50061c00
 80050b0:	4613      	mov	r3, r2
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	4413      	add	r3, r2
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	3348      	adds	r3, #72	@ 0x48
 80050ba:	443b      	add	r3, r7
 80050bc:	3b2c      	subs	r3, #44	@ 0x2c
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	3b01      	subs	r3, #1
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	440b      	add	r3, r1
 80050c6:	6859      	ldr	r1, [r3, #4]
 80050c8:	48a5      	ldr	r0, [pc, #660]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 80050ca:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80050ce:	4613      	mov	r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	4413      	add	r3, r2
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	3348      	adds	r3, #72	@ 0x48
 80050d8:	443b      	add	r3, r7
 80050da:	3b2c      	subs	r3, #44	@ 0x2c
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	3b01      	subs	r3, #1
 80050e0:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	4403      	add	r3, r0
 80050e8:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80050ea:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80050ee:	4613      	mov	r3, r2
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	4413      	add	r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	3348      	adds	r3, #72	@ 0x48
 80050f8:	443b      	add	r3, r7
 80050fa:	3b28      	subs	r3, #40	@ 0x28
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d023      	beq.n	800514a <HAL_OSPIM_Config+0x44e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005102:	4997      	ldr	r1, [pc, #604]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 8005104:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005108:	4613      	mov	r3, r2
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	4413      	add	r3, r2
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	3348      	adds	r3, #72	@ 0x48
 8005112:	443b      	add	r3, r7
 8005114:	3b28      	subs	r3, #40	@ 0x28
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	3b01      	subs	r3, #1
 800511a:	f003 0301 	and.w	r3, r3, #1
 800511e:	009b      	lsls	r3, r3, #2
 8005120:	440b      	add	r3, r1
 8005122:	6859      	ldr	r1, [r3, #4]
 8005124:	488e      	ldr	r0, [pc, #568]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 8005126:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800512a:	4613      	mov	r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	4413      	add	r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	3348      	adds	r3, #72	@ 0x48
 8005134:	443b      	add	r3, r7
 8005136:	3b28      	subs	r3, #40	@ 0x28
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	3b01      	subs	r3, #1
 800513c:	f003 0301 	and.w	r3, r3, #1
 8005140:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	4403      	add	r3, r0
 8005148:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800514a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800514e:	4613      	mov	r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	4413      	add	r3, r2
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	3348      	adds	r3, #72	@ 0x48
 8005158:	443b      	add	r3, r7
 800515a:	3b24      	subs	r3, #36	@ 0x24
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d023      	beq.n	80051aa <HAL_OSPIM_Config+0x4ae>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005162:	497f      	ldr	r1, [pc, #508]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 8005164:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005168:	4613      	mov	r3, r2
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	4413      	add	r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	3348      	adds	r3, #72	@ 0x48
 8005172:	443b      	add	r3, r7
 8005174:	3b24      	subs	r3, #36	@ 0x24
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	3b01      	subs	r3, #1
 800517a:	f003 0301 	and.w	r3, r3, #1
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	440b      	add	r3, r1
 8005182:	6859      	ldr	r1, [r3, #4]
 8005184:	4876      	ldr	r0, [pc, #472]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 8005186:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800518a:	4613      	mov	r3, r2
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	4413      	add	r3, r2
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	3348      	adds	r3, #72	@ 0x48
 8005194:	443b      	add	r3, r7
 8005196:	3b24      	subs	r3, #36	@ 0x24
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	3b01      	subs	r3, #1
 800519c:	f003 0301 	and.w	r3, r3, #1
 80051a0:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	4403      	add	r3, r0
 80051a8:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 80051aa:	4a6d      	ldr	r2, [pc, #436]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	3b01      	subs	r3, #1
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	4413      	add	r3, r2
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051be:	025b      	lsls	r3, r3, #9
 80051c0:	431a      	orrs	r2, r3
 80051c2:	4967      	ldr	r1, [pc, #412]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	3b01      	subs	r3, #1
 80051ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	440b      	add	r3, r1
 80051d2:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 80051d4:	4a62      	ldr	r2, [pc, #392]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	3b01      	subs	r3, #1
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	4413      	add	r3, r2
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f023 0203 	bic.w	r2, r3, #3
 80051e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051e8:	005b      	lsls	r3, r3, #1
 80051ea:	431a      	orrs	r2, r3
 80051ec:	495c      	ldr	r1, [pc, #368]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	3b01      	subs	r3, #1
 80051f4:	f042 0201 	orr.w	r2, r2, #1
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	440b      	add	r3, r1
 80051fc:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d014      	beq.n	8005230 <HAL_OSPIM_Config+0x534>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8005206:	4a56      	ldr	r2, [pc, #344]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	3b01      	subs	r3, #1
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	4413      	add	r3, r2
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005218:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800521a:	015b      	lsls	r3, r3, #5
 800521c:	431a      	orrs	r2, r3
 800521e:	4950      	ldr	r1, [pc, #320]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	3b01      	subs	r3, #1
 8005226:	f042 0210 	orr.w	r2, r2, #16
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	440b      	add	r3, r1
 800522e:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d019      	beq.n	8005270 <HAL_OSPIM_Config+0x574>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800523c:	4a48      	ldr	r2, [pc, #288]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	3b01      	subs	r3, #1
 8005244:	f003 0301 	and.w	r3, r3, #1
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	4413      	add	r3, r2
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005252:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005254:	049b      	lsls	r3, r3, #18
 8005256:	431a      	orrs	r2, r3
 8005258:	4941      	ldr	r1, [pc, #260]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	3b01      	subs	r3, #1
 8005260:	f003 0301 	and.w	r3, r3, #1
 8005264:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	440b      	add	r3, r1
 800526c:	605a      	str	r2, [r3, #4]
 800526e:	e01c      	b.n	80052aa <HAL_OSPIM_Config+0x5ae>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d018      	beq.n	80052aa <HAL_OSPIM_Config+0x5ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005278:	4a39      	ldr	r2, [pc, #228]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	3b01      	subs	r3, #1
 8005280:	f003 0301 	and.w	r3, r3, #1
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	4413      	add	r3, r2
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800528e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005290:	069b      	lsls	r3, r3, #26
 8005292:	431a      	orrs	r2, r3
 8005294:	4932      	ldr	r1, [pc, #200]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	3b01      	subs	r3, #1
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	440b      	add	r3, r1
 80052a8:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d019      	beq.n	80052ea <HAL_OSPIM_Config+0x5ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80052b6:	4a2a      	ldr	r2, [pc, #168]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	691b      	ldr	r3, [r3, #16]
 80052bc:	3b01      	subs	r3, #1
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	4413      	add	r3, r2
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80052cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052ce:	049b      	lsls	r3, r3, #18
 80052d0:	431a      	orrs	r2, r3
 80052d2:	4923      	ldr	r1, [pc, #140]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	3b01      	subs	r3, #1
 80052da:	f003 0301 	and.w	r3, r3, #1
 80052de:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	440b      	add	r3, r1
 80052e6:	605a      	str	r2, [r3, #4]
 80052e8:	e01c      	b.n	8005324 <HAL_OSPIM_Config+0x628>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d018      	beq.n	8005324 <HAL_OSPIM_Config+0x628>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80052f2:	4a1b      	ldr	r2, [pc, #108]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	691b      	ldr	r3, [r3, #16]
 80052f8:	3b01      	subs	r3, #1
 80052fa:	f003 0301 	and.w	r3, r3, #1
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	4413      	add	r3, r2
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005308:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800530a:	069b      	lsls	r3, r3, #26
 800530c:	431a      	orrs	r2, r3
 800530e:	4914      	ldr	r1, [pc, #80]	@ (8005360 <HAL_OSPIM_Config+0x664>)
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	691b      	ldr	r3, [r3, #16]
 8005314:	3b01      	subs	r3, #1
 8005316:	f003 0301 	and.w	r3, r3, #1
 800531a:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	440b      	add	r3, r1
 8005322:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8005324:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005328:	f003 0301 	and.w	r3, r3, #1
 800532c:	2b00      	cmp	r3, #0
 800532e:	d005      	beq.n	800533c <HAL_OSPIM_Config+0x640>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8005330:	4b0c      	ldr	r3, [pc, #48]	@ (8005364 <HAL_OSPIM_Config+0x668>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a0b      	ldr	r2, [pc, #44]	@ (8005364 <HAL_OSPIM_Config+0x668>)
 8005336:	f043 0301 	orr.w	r3, r3, #1
 800533a:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800533c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005340:	f003 0302 	and.w	r3, r3, #2
 8005344:	2b00      	cmp	r3, #0
 8005346:	d005      	beq.n	8005354 <HAL_OSPIM_Config+0x658>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8005348:	4b07      	ldr	r3, [pc, #28]	@ (8005368 <HAL_OSPIM_Config+0x66c>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a06      	ldr	r2, [pc, #24]	@ (8005368 <HAL_OSPIM_Config+0x66c>)
 800534e:	f043 0301 	orr.w	r3, r3, #1
 8005352:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8005354:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8005358:	4618      	mov	r0, r3
 800535a:	3748      	adds	r7, #72	@ 0x48
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	50061c00 	.word	0x50061c00
 8005364:	a0001000 	.word	0xa0001000
 8005368:	a0001400 	.word	0xa0001400

0800536c <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	603b      	str	r3, [r7, #0]
 8005378:	4613      	mov	r3, r2
 800537a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800537c:	e01a      	b.n	80053b4 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005384:	d016      	beq.n	80053b4 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005386:	f7fd fbc3 	bl	8002b10 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	69ba      	ldr	r2, [r7, #24]
 8005392:	429a      	cmp	r2, r3
 8005394:	d302      	bcc.n	800539c <OSPI_WaitFlagStateUntilTimeout+0x30>
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10b      	bne.n	80053b4 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053a2:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053a8:	f043 0201 	orr.w	r2, r3, #1
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e00e      	b.n	80053d2 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	6a1a      	ldr	r2, [r3, #32]
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	4013      	ands	r3, r2
 80053be:	2b00      	cmp	r3, #0
 80053c0:	bf14      	ite	ne
 80053c2:	2301      	movne	r3, #1
 80053c4:	2300      	moveq	r3, #0
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	461a      	mov	r2, r3
 80053ca:	79fb      	ldrb	r3, [r7, #7]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d1d6      	bne.n	800537e <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3710      	adds	r7, #16
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
	...

080053dc <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 80053dc:	b480      	push	{r7}
 80053de:	b089      	sub	sp, #36	@ 0x24
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053e6:	2300      	movs	r3, #0
 80053e8:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80053f8:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d10a      	bne.n	8005418 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	685a      	ldr	r2, [r3, #4]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	430a      	orrs	r2, r1
 8005416:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2b02      	cmp	r3, #2
 800541e:	d114      	bne.n	800544a <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005428:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8005432:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800543c:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8005446:	60fb      	str	r3, [r7, #12]
 8005448:	e013      	b.n	8005472 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005452:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800545c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8005466:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8005470:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800547a:	431a      	orrs	r2, r3
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005484:	2b00      	cmp	r3, #0
 8005486:	d012      	beq.n	80054ae <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8005490:	69bb      	ldr	r3, [r7, #24]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054a0:	4319      	orrs	r1, r3
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054a6:	430b      	orrs	r3, r1
 80054a8:	431a      	orrs	r2, r3
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f023 021f 	bic.w	r2, r3, #31
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ba:	431a      	orrs	r2, r3
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d009      	beq.n	80054dc <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d105      	bne.n	80054dc <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	3a01      	subs	r2, #1
 80054da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f000 8099 	beq.w	8005618 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	69db      	ldr	r3, [r3, #28]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d055      	beq.n	800559a <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d01e      	beq.n	8005534 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	4b68      	ldr	r3, [pc, #416]	@ (800569c <OSPI_ConfigCmd+0x2c0>)
 80054fc:	4013      	ands	r3, r2
 80054fe:	683a      	ldr	r2, [r7, #0]
 8005500:	68d1      	ldr	r1, [r2, #12]
 8005502:	683a      	ldr	r2, [r7, #0]
 8005504:	6952      	ldr	r2, [r2, #20]
 8005506:	4311      	orrs	r1, r2
 8005508:	683a      	ldr	r2, [r7, #0]
 800550a:	6912      	ldr	r2, [r2, #16]
 800550c:	4311      	orrs	r1, r2
 800550e:	683a      	ldr	r2, [r7, #0]
 8005510:	69d2      	ldr	r2, [r2, #28]
 8005512:	4311      	orrs	r1, r2
 8005514:	683a      	ldr	r2, [r7, #0]
 8005516:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005518:	4311      	orrs	r1, r2
 800551a:	683a      	ldr	r2, [r7, #0]
 800551c:	6a12      	ldr	r2, [r2, #32]
 800551e:	4311      	orrs	r1, r2
 8005520:	683a      	ldr	r2, [r7, #0]
 8005522:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005524:	4311      	orrs	r1, r2
 8005526:	683a      	ldr	r2, [r7, #0]
 8005528:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800552a:	430a      	orrs	r2, r1
 800552c:	431a      	orrs	r2, r3
 800552e:	69bb      	ldr	r3, [r7, #24]
 8005530:	601a      	str	r2, [r3, #0]
 8005532:	e028      	b.n	8005586 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800553c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005540:	683a      	ldr	r2, [r7, #0]
 8005542:	68d1      	ldr	r1, [r2, #12]
 8005544:	683a      	ldr	r2, [r7, #0]
 8005546:	6952      	ldr	r2, [r2, #20]
 8005548:	4311      	orrs	r1, r2
 800554a:	683a      	ldr	r2, [r7, #0]
 800554c:	6912      	ldr	r2, [r2, #16]
 800554e:	4311      	orrs	r1, r2
 8005550:	683a      	ldr	r2, [r7, #0]
 8005552:	69d2      	ldr	r2, [r2, #28]
 8005554:	4311      	orrs	r1, r2
 8005556:	683a      	ldr	r2, [r7, #0]
 8005558:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800555a:	4311      	orrs	r1, r2
 800555c:	683a      	ldr	r2, [r7, #0]
 800555e:	6a12      	ldr	r2, [r2, #32]
 8005560:	430a      	orrs	r2, r1
 8005562:	431a      	orrs	r2, r3
 8005564:	69bb      	ldr	r3, [r7, #24]
 8005566:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800556c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005570:	d109      	bne.n	8005586 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005576:	2b08      	cmp	r3, #8
 8005578:	d105      	bne.n	8005586 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800557a:	69bb      	ldr	r3, [r7, #24]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	689a      	ldr	r2, [r3, #8]
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	683a      	ldr	r2, [r7, #0]
 8005594:	6992      	ldr	r2, [r2, #24]
 8005596:	649a      	str	r2, [r3, #72]	@ 0x48
 8005598:	e078      	b.n	800568c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d017      	beq.n	80055d2 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 80055a2:	69bb      	ldr	r3, [r7, #24]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80055aa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80055ae:	683a      	ldr	r2, [r7, #0]
 80055b0:	68d1      	ldr	r1, [r2, #12]
 80055b2:	683a      	ldr	r2, [r7, #0]
 80055b4:	6952      	ldr	r2, [r2, #20]
 80055b6:	4311      	orrs	r1, r2
 80055b8:	683a      	ldr	r2, [r7, #0]
 80055ba:	6912      	ldr	r2, [r2, #16]
 80055bc:	4311      	orrs	r1, r2
 80055be:	683a      	ldr	r2, [r7, #0]
 80055c0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80055c2:	4311      	orrs	r1, r2
 80055c4:	683a      	ldr	r2, [r7, #0]
 80055c6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80055c8:	430a      	orrs	r2, r1
 80055ca:	431a      	orrs	r2, r3
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	601a      	str	r2, [r3, #0]
 80055d0:	e01d      	b.n	800560e <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	68d9      	ldr	r1, [r3, #12]
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	695b      	ldr	r3, [r3, #20]
 80055e2:	4319      	orrs	r1, r3
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	691b      	ldr	r3, [r3, #16]
 80055e8:	430b      	orrs	r3, r1
 80055ea:	431a      	orrs	r2, r3
 80055ec:	69bb      	ldr	r3, [r7, #24]
 80055ee:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055f8:	d109      	bne.n	800560e <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80055fe:	2b08      	cmp	r3, #8
 8005600:	d105      	bne.n	800560e <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	689a      	ldr	r2, [r3, #8]
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	601a      	str	r2, [r3, #0]
 8005616:	e039      	b.n	800568c <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	69db      	ldr	r3, [r3, #28]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d030      	beq.n	8005682 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005624:	2b00      	cmp	r3, #0
 8005626:	d017      	beq.n	8005658 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8005630:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005634:	683a      	ldr	r2, [r7, #0]
 8005636:	69d1      	ldr	r1, [r2, #28]
 8005638:	683a      	ldr	r2, [r7, #0]
 800563a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800563c:	4311      	orrs	r1, r2
 800563e:	683a      	ldr	r2, [r7, #0]
 8005640:	6a12      	ldr	r2, [r2, #32]
 8005642:	4311      	orrs	r1, r2
 8005644:	683a      	ldr	r2, [r7, #0]
 8005646:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005648:	4311      	orrs	r1, r2
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800564e:	430a      	orrs	r2, r1
 8005650:	431a      	orrs	r2, r3
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	601a      	str	r2, [r3, #0]
 8005656:	e00e      	b.n	8005676 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	69d9      	ldr	r1, [r3, #28]
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005668:	4319      	orrs	r1, r3
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	6a1b      	ldr	r3, [r3, #32]
 800566e:	430b      	orrs	r3, r1
 8005670:	431a      	orrs	r2, r3
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	683a      	ldr	r2, [r7, #0]
 800567c:	6992      	ldr	r2, [r2, #24]
 800567e:	649a      	str	r2, [r3, #72]	@ 0x48
 8005680:	e004      	b.n	800568c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2208      	movs	r2, #8
 800568a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 800568c:	7ffb      	ldrb	r3, [r7, #31]
}
 800568e:	4618      	mov	r0, r3
 8005690:	3724      	adds	r7, #36	@ 0x24
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	f0ffc0c0 	.word	0xf0ffc0c0

080056a0 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b087      	sub	sp, #28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	4603      	mov	r3, r0
 80056a8:	6039      	str	r1, [r7, #0]
 80056aa:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80056ac:	2300      	movs	r3, #0
 80056ae:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 80056b0:	2300      	movs	r3, #0
 80056b2:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 80056b4:	79fb      	ldrb	r3, [r7, #7]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d005      	beq.n	80056c6 <OSPIM_GetConfig+0x26>
 80056ba:	79fb      	ldrb	r3, [r7, #7]
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d802      	bhi.n	80056c6 <OSPIM_GetConfig+0x26>
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d102      	bne.n	80056cc <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	75fb      	strb	r3, [r7, #23]
 80056ca:	e08e      	b.n	80057ea <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	2200      	movs	r2, #0
 80056d0:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	2200      	movs	r2, #0
 80056d6:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	2200      	movs	r2, #0
 80056dc:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	2200      	movs	r2, #0
 80056e2:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	2200      	movs	r2, #0
 80056e8:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 80056ea:	79fb      	ldrb	r3, [r7, #7]
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d101      	bne.n	80056f4 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 80056f0:	4b41      	ldr	r3, [pc, #260]	@ (80057f8 <OSPIM_GetConfig+0x158>)
 80056f2:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80056f4:	2300      	movs	r3, #0
 80056f6:	60fb      	str	r3, [r7, #12]
 80056f8:	e074      	b.n	80057e4 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 80056fa:	4a40      	ldr	r2, [pc, #256]	@ (80057fc <OSPIM_GetConfig+0x15c>)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	4413      	add	r3, r2
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	f003 0301 	and.w	r3, r3, #1
 800570c:	2b00      	cmp	r3, #0
 800570e:	d00a      	beq.n	8005726 <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8005710:	68ba      	ldr	r2, [r7, #8]
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	4053      	eors	r3, r2
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b00      	cmp	r3, #0
 800571c:	d103      	bne.n	8005726 <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	1c5a      	adds	r2, r3, #1
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	f003 0310 	and.w	r3, r3, #16
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00a      	beq.n	8005746 <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8005730:	68ba      	ldr	r2, [r7, #8]
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	4053      	eors	r3, r2
 8005736:	f003 0320 	and.w	r3, r3, #32
 800573a:	2b00      	cmp	r3, #0
 800573c:	d103      	bne.n	8005746 <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	1c5a      	adds	r2, r3, #1
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800574c:	2b00      	cmp	r3, #0
 800574e:	d00a      	beq.n	8005766 <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8005750:	68ba      	ldr	r2, [r7, #8]
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	4053      	eors	r3, r2
 8005756:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800575a:	2b00      	cmp	r3, #0
 800575c:	d103      	bne.n	8005766 <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	1c5a      	adds	r2, r3, #1
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d018      	beq.n	80057a2 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8005770:	68ba      	ldr	r2, [r7, #8]
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	4053      	eors	r3, r2
 8005776:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800577a:	2b00      	cmp	r3, #0
 800577c:	d111      	bne.n	80057a2 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005784:	2b00      	cmp	r3, #0
 8005786:	d106      	bne.n	8005796 <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	3301      	adds	r3, #1
 800578c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	60da      	str	r2, [r3, #12]
 8005794:	e005      	b.n	80057a2 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	3301      	adds	r3, #1
 800579a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d018      	beq.n	80057de <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 80057ac:	68ba      	ldr	r2, [r7, #8]
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	4053      	eors	r3, r2
 80057b2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d111      	bne.n	80057de <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d106      	bne.n	80057d2 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	3301      	adds	r3, #1
 80057c8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	611a      	str	r2, [r3, #16]
 80057d0:	e005      	b.n	80057de <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	3301      	adds	r3, #1
 80057d6:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	3301      	adds	r3, #1
 80057e2:	60fb      	str	r3, [r7, #12]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d987      	bls.n	80056fa <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 80057ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	371c      	adds	r7, #28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	04040222 	.word	0x04040222
 80057fc:	50061c00 	.word	0x50061c00

08005800 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005800:	b480      	push	{r7}
 8005802:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005804:	4b0d      	ldr	r3, [pc, #52]	@ (800583c <HAL_PWREx_GetVoltageRange+0x3c>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800580c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005810:	d102      	bne.n	8005818 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005812:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005816:	e00b      	b.n	8005830 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005818:	4b08      	ldr	r3, [pc, #32]	@ (800583c <HAL_PWREx_GetVoltageRange+0x3c>)
 800581a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800581e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005822:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005826:	d102      	bne.n	800582e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005828:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800582c:	e000      	b.n	8005830 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800582e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005830:	4618      	mov	r0, r3
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr
 800583a:	bf00      	nop
 800583c:	40007000 	.word	0x40007000

08005840 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d141      	bne.n	80058d2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800584e:	4b4b      	ldr	r3, [pc, #300]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005856:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800585a:	d131      	bne.n	80058c0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800585c:	4b47      	ldr	r3, [pc, #284]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800585e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005862:	4a46      	ldr	r2, [pc, #280]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005864:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005868:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800586c:	4b43      	ldr	r3, [pc, #268]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005874:	4a41      	ldr	r2, [pc, #260]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005876:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800587a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800587c:	4b40      	ldr	r3, [pc, #256]	@ (8005980 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2232      	movs	r2, #50	@ 0x32
 8005882:	fb02 f303 	mul.w	r3, r2, r3
 8005886:	4a3f      	ldr	r2, [pc, #252]	@ (8005984 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005888:	fba2 2303 	umull	r2, r3, r2, r3
 800588c:	0c9b      	lsrs	r3, r3, #18
 800588e:	3301      	adds	r3, #1
 8005890:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005892:	e002      	b.n	800589a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	3b01      	subs	r3, #1
 8005898:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800589a:	4b38      	ldr	r3, [pc, #224]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800589c:	695b      	ldr	r3, [r3, #20]
 800589e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058a6:	d102      	bne.n	80058ae <HAL_PWREx_ControlVoltageScaling+0x6e>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d1f2      	bne.n	8005894 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80058ae:	4b33      	ldr	r3, [pc, #204]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058ba:	d158      	bne.n	800596e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e057      	b.n	8005970 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80058c0:	4b2e      	ldr	r3, [pc, #184]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058c6:	4a2d      	ldr	r2, [pc, #180]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80058d0:	e04d      	b.n	800596e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058d8:	d141      	bne.n	800595e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80058da:	4b28      	ldr	r3, [pc, #160]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80058e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058e6:	d131      	bne.n	800594c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80058e8:	4b24      	ldr	r3, [pc, #144]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058ee:	4a23      	ldr	r2, [pc, #140]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80058f8:	4b20      	ldr	r3, [pc, #128]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005900:	4a1e      	ldr	r2, [pc, #120]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005902:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005906:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005908:	4b1d      	ldr	r3, [pc, #116]	@ (8005980 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2232      	movs	r2, #50	@ 0x32
 800590e:	fb02 f303 	mul.w	r3, r2, r3
 8005912:	4a1c      	ldr	r2, [pc, #112]	@ (8005984 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005914:	fba2 2303 	umull	r2, r3, r2, r3
 8005918:	0c9b      	lsrs	r3, r3, #18
 800591a:	3301      	adds	r3, #1
 800591c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800591e:	e002      	b.n	8005926 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	3b01      	subs	r3, #1
 8005924:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005926:	4b15      	ldr	r3, [pc, #84]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005928:	695b      	ldr	r3, [r3, #20]
 800592a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800592e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005932:	d102      	bne.n	800593a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1f2      	bne.n	8005920 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800593a:	4b10      	ldr	r3, [pc, #64]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800593c:	695b      	ldr	r3, [r3, #20]
 800593e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005942:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005946:	d112      	bne.n	800596e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005948:	2303      	movs	r3, #3
 800594a:	e011      	b.n	8005970 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800594c:	4b0b      	ldr	r3, [pc, #44]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800594e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005952:	4a0a      	ldr	r2, [pc, #40]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005954:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005958:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800595c:	e007      	b.n	800596e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800595e:	4b07      	ldr	r3, [pc, #28]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005966:	4a05      	ldr	r2, [pc, #20]	@ (800597c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005968:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800596c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	3714      	adds	r7, #20
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr
 800597c:	40007000 	.word	0x40007000
 8005980:	20000004 	.word	0x20000004
 8005984:	431bde83 	.word	0x431bde83

08005988 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b088      	sub	sp, #32
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d102      	bne.n	800599c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	f000 bc08 	b.w	80061ac <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800599c:	4b96      	ldr	r3, [pc, #600]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f003 030c 	and.w	r3, r3, #12
 80059a4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059a6:	4b94      	ldr	r3, [pc, #592]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f003 0303 	and.w	r3, r3, #3
 80059ae:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0310 	and.w	r3, r3, #16
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 80e4 	beq.w	8005b86 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d007      	beq.n	80059d4 <HAL_RCC_OscConfig+0x4c>
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	2b0c      	cmp	r3, #12
 80059c8:	f040 808b 	bne.w	8005ae2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	f040 8087 	bne.w	8005ae2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80059d4:	4b88      	ldr	r3, [pc, #544]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0302 	and.w	r3, r3, #2
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d005      	beq.n	80059ec <HAL_RCC_OscConfig+0x64>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	699b      	ldr	r3, [r3, #24]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d101      	bne.n	80059ec <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e3df      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a1a      	ldr	r2, [r3, #32]
 80059f0:	4b81      	ldr	r3, [pc, #516]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0308 	and.w	r3, r3, #8
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d004      	beq.n	8005a06 <HAL_RCC_OscConfig+0x7e>
 80059fc:	4b7e      	ldr	r3, [pc, #504]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a04:	e005      	b.n	8005a12 <HAL_RCC_OscConfig+0x8a>
 8005a06:	4b7c      	ldr	r3, [pc, #496]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a0c:	091b      	lsrs	r3, r3, #4
 8005a0e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d223      	bcs.n	8005a5e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a1b      	ldr	r3, [r3, #32]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 fdfe 	bl	800661c <RCC_SetFlashLatencyFromMSIRange>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e3c0      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a2a:	4b73      	ldr	r3, [pc, #460]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a72      	ldr	r2, [pc, #456]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a30:	f043 0308 	orr.w	r3, r3, #8
 8005a34:	6013      	str	r3, [r2, #0]
 8005a36:	4b70      	ldr	r3, [pc, #448]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6a1b      	ldr	r3, [r3, #32]
 8005a42:	496d      	ldr	r1, [pc, #436]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a44:	4313      	orrs	r3, r2
 8005a46:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a48:	4b6b      	ldr	r3, [pc, #428]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	69db      	ldr	r3, [r3, #28]
 8005a54:	021b      	lsls	r3, r3, #8
 8005a56:	4968      	ldr	r1, [pc, #416]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	604b      	str	r3, [r1, #4]
 8005a5c:	e025      	b.n	8005aaa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a5e:	4b66      	ldr	r3, [pc, #408]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a65      	ldr	r2, [pc, #404]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a64:	f043 0308 	orr.w	r3, r3, #8
 8005a68:	6013      	str	r3, [r2, #0]
 8005a6a:	4b63      	ldr	r3, [pc, #396]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a1b      	ldr	r3, [r3, #32]
 8005a76:	4960      	ldr	r1, [pc, #384]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a7c:	4b5e      	ldr	r3, [pc, #376]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	69db      	ldr	r3, [r3, #28]
 8005a88:	021b      	lsls	r3, r3, #8
 8005a8a:	495b      	ldr	r1, [pc, #364]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a90:	69bb      	ldr	r3, [r7, #24]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d109      	bne.n	8005aaa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f000 fdbe 	bl	800661c <RCC_SetFlashLatencyFromMSIRange>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d001      	beq.n	8005aaa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e380      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005aaa:	f000 fcc1 	bl	8006430 <HAL_RCC_GetSysClockFreq>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	4b51      	ldr	r3, [pc, #324]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	091b      	lsrs	r3, r3, #4
 8005ab6:	f003 030f 	and.w	r3, r3, #15
 8005aba:	4950      	ldr	r1, [pc, #320]	@ (8005bfc <HAL_RCC_OscConfig+0x274>)
 8005abc:	5ccb      	ldrb	r3, [r1, r3]
 8005abe:	f003 031f 	and.w	r3, r3, #31
 8005ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8005ac6:	4a4e      	ldr	r2, [pc, #312]	@ (8005c00 <HAL_RCC_OscConfig+0x278>)
 8005ac8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005aca:	4b4e      	ldr	r3, [pc, #312]	@ (8005c04 <HAL_RCC_OscConfig+0x27c>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f7fc fd02 	bl	80024d8 <HAL_InitTick>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005ad8:	7bfb      	ldrb	r3, [r7, #15]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d052      	beq.n	8005b84 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005ade:	7bfb      	ldrb	r3, [r7, #15]
 8005ae0:	e364      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d032      	beq.n	8005b50 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005aea:	4b43      	ldr	r3, [pc, #268]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a42      	ldr	r2, [pc, #264]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005af0:	f043 0301 	orr.w	r3, r3, #1
 8005af4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005af6:	f7fd f80b 	bl	8002b10 <HAL_GetTick>
 8005afa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005afc:	e008      	b.n	8005b10 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005afe:	f7fd f807 	bl	8002b10 <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d901      	bls.n	8005b10 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e34d      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005b10:	4b39      	ldr	r3, [pc, #228]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 0302 	and.w	r3, r3, #2
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d0f0      	beq.n	8005afe <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005b1c:	4b36      	ldr	r3, [pc, #216]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a35      	ldr	r2, [pc, #212]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005b22:	f043 0308 	orr.w	r3, r3, #8
 8005b26:	6013      	str	r3, [r2, #0]
 8005b28:	4b33      	ldr	r3, [pc, #204]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6a1b      	ldr	r3, [r3, #32]
 8005b34:	4930      	ldr	r1, [pc, #192]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	69db      	ldr	r3, [r3, #28]
 8005b46:	021b      	lsls	r3, r3, #8
 8005b48:	492b      	ldr	r1, [pc, #172]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	604b      	str	r3, [r1, #4]
 8005b4e:	e01a      	b.n	8005b86 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005b50:	4b29      	ldr	r3, [pc, #164]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a28      	ldr	r2, [pc, #160]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005b56:	f023 0301 	bic.w	r3, r3, #1
 8005b5a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005b5c:	f7fc ffd8 	bl	8002b10 <HAL_GetTick>
 8005b60:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005b62:	e008      	b.n	8005b76 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005b64:	f7fc ffd4 	bl	8002b10 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d901      	bls.n	8005b76 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e31a      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005b76:	4b20      	ldr	r3, [pc, #128]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0302 	and.w	r3, r3, #2
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1f0      	bne.n	8005b64 <HAL_RCC_OscConfig+0x1dc>
 8005b82:	e000      	b.n	8005b86 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005b84:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d073      	beq.n	8005c7a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	2b08      	cmp	r3, #8
 8005b96:	d005      	beq.n	8005ba4 <HAL_RCC_OscConfig+0x21c>
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	2b0c      	cmp	r3, #12
 8005b9c:	d10e      	bne.n	8005bbc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	2b03      	cmp	r3, #3
 8005ba2:	d10b      	bne.n	8005bbc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ba4:	4b14      	ldr	r3, [pc, #80]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d063      	beq.n	8005c78 <HAL_RCC_OscConfig+0x2f0>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d15f      	bne.n	8005c78 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e2f7      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bc4:	d106      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x24c>
 8005bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a0b      	ldr	r2, [pc, #44]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005bcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bd0:	6013      	str	r3, [r2, #0]
 8005bd2:	e025      	b.n	8005c20 <HAL_RCC_OscConfig+0x298>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005bdc:	d114      	bne.n	8005c08 <HAL_RCC_OscConfig+0x280>
 8005bde:	4b06      	ldr	r3, [pc, #24]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a05      	ldr	r2, [pc, #20]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005be4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005be8:	6013      	str	r3, [r2, #0]
 8005bea:	4b03      	ldr	r3, [pc, #12]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a02      	ldr	r2, [pc, #8]	@ (8005bf8 <HAL_RCC_OscConfig+0x270>)
 8005bf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bf4:	6013      	str	r3, [r2, #0]
 8005bf6:	e013      	b.n	8005c20 <HAL_RCC_OscConfig+0x298>
 8005bf8:	40021000 	.word	0x40021000
 8005bfc:	0800c968 	.word	0x0800c968
 8005c00:	20000004 	.word	0x20000004
 8005c04:	20000008 	.word	0x20000008
 8005c08:	4ba0      	ldr	r3, [pc, #640]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a9f      	ldr	r2, [pc, #636]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005c0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c12:	6013      	str	r3, [r2, #0]
 8005c14:	4b9d      	ldr	r3, [pc, #628]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a9c      	ldr	r2, [pc, #624]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005c1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d013      	beq.n	8005c50 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c28:	f7fc ff72 	bl	8002b10 <HAL_GetTick>
 8005c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c2e:	e008      	b.n	8005c42 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c30:	f7fc ff6e 	bl	8002b10 <HAL_GetTick>
 8005c34:	4602      	mov	r2, r0
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	2b64      	cmp	r3, #100	@ 0x64
 8005c3c:	d901      	bls.n	8005c42 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e2b4      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c42:	4b92      	ldr	r3, [pc, #584]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d0f0      	beq.n	8005c30 <HAL_RCC_OscConfig+0x2a8>
 8005c4e:	e014      	b.n	8005c7a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c50:	f7fc ff5e 	bl	8002b10 <HAL_GetTick>
 8005c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005c56:	e008      	b.n	8005c6a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c58:	f7fc ff5a 	bl	8002b10 <HAL_GetTick>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	2b64      	cmp	r3, #100	@ 0x64
 8005c64:	d901      	bls.n	8005c6a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e2a0      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005c6a:	4b88      	ldr	r3, [pc, #544]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d1f0      	bne.n	8005c58 <HAL_RCC_OscConfig+0x2d0>
 8005c76:	e000      	b.n	8005c7a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 0302 	and.w	r3, r3, #2
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d060      	beq.n	8005d48 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	2b04      	cmp	r3, #4
 8005c8a:	d005      	beq.n	8005c98 <HAL_RCC_OscConfig+0x310>
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	2b0c      	cmp	r3, #12
 8005c90:	d119      	bne.n	8005cc6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d116      	bne.n	8005cc6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c98:	4b7c      	ldr	r3, [pc, #496]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d005      	beq.n	8005cb0 <HAL_RCC_OscConfig+0x328>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d101      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e27d      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cb0:	4b76      	ldr	r3, [pc, #472]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	061b      	lsls	r3, r3, #24
 8005cbe:	4973      	ldr	r1, [pc, #460]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005cc4:	e040      	b.n	8005d48 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d023      	beq.n	8005d16 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005cce:	4b6f      	ldr	r3, [pc, #444]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a6e      	ldr	r2, [pc, #440]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005cd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cda:	f7fc ff19 	bl	8002b10 <HAL_GetTick>
 8005cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ce0:	e008      	b.n	8005cf4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ce2:	f7fc ff15 	bl	8002b10 <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d901      	bls.n	8005cf4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	e25b      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005cf4:	4b65      	ldr	r3, [pc, #404]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d0f0      	beq.n	8005ce2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d00:	4b62      	ldr	r3, [pc, #392]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	061b      	lsls	r3, r3, #24
 8005d0e:	495f      	ldr	r1, [pc, #380]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005d10:	4313      	orrs	r3, r2
 8005d12:	604b      	str	r3, [r1, #4]
 8005d14:	e018      	b.n	8005d48 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d16:	4b5d      	ldr	r3, [pc, #372]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a5c      	ldr	r2, [pc, #368]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005d1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d22:	f7fc fef5 	bl	8002b10 <HAL_GetTick>
 8005d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005d28:	e008      	b.n	8005d3c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d2a:	f7fc fef1 	bl	8002b10 <HAL_GetTick>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	1ad3      	subs	r3, r2, r3
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	d901      	bls.n	8005d3c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	e237      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005d3c:	4b53      	ldr	r3, [pc, #332]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d1f0      	bne.n	8005d2a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 0308 	and.w	r3, r3, #8
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d03c      	beq.n	8005dce <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	695b      	ldr	r3, [r3, #20]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d01c      	beq.n	8005d96 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d5c:	4b4b      	ldr	r3, [pc, #300]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005d5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d62:	4a4a      	ldr	r2, [pc, #296]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005d64:	f043 0301 	orr.w	r3, r3, #1
 8005d68:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d6c:	f7fc fed0 	bl	8002b10 <HAL_GetTick>
 8005d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005d72:	e008      	b.n	8005d86 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d74:	f7fc fecc 	bl	8002b10 <HAL_GetTick>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	1ad3      	subs	r3, r2, r3
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d901      	bls.n	8005d86 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e212      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005d86:	4b41      	ldr	r3, [pc, #260]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005d88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d8c:	f003 0302 	and.w	r3, r3, #2
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d0ef      	beq.n	8005d74 <HAL_RCC_OscConfig+0x3ec>
 8005d94:	e01b      	b.n	8005dce <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d96:	4b3d      	ldr	r3, [pc, #244]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005d98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d9c:	4a3b      	ldr	r2, [pc, #236]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005d9e:	f023 0301 	bic.w	r3, r3, #1
 8005da2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005da6:	f7fc feb3 	bl	8002b10 <HAL_GetTick>
 8005daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005dac:	e008      	b.n	8005dc0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005dae:	f7fc feaf 	bl	8002b10 <HAL_GetTick>
 8005db2:	4602      	mov	r2, r0
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	d901      	bls.n	8005dc0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	e1f5      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005dc0:	4b32      	ldr	r3, [pc, #200]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005dc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d1ef      	bne.n	8005dae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 0304 	and.w	r3, r3, #4
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	f000 80a6 	beq.w	8005f28 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005de0:	4b2a      	ldr	r3, [pc, #168]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005de2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005de4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d10d      	bne.n	8005e08 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dec:	4b27      	ldr	r3, [pc, #156]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005df0:	4a26      	ldr	r2, [pc, #152]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005df2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005df6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005df8:	4b24      	ldr	r3, [pc, #144]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e00:	60bb      	str	r3, [r7, #8]
 8005e02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e04:	2301      	movs	r3, #1
 8005e06:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e08:	4b21      	ldr	r3, [pc, #132]	@ (8005e90 <HAL_RCC_OscConfig+0x508>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d118      	bne.n	8005e46 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e14:	4b1e      	ldr	r3, [pc, #120]	@ (8005e90 <HAL_RCC_OscConfig+0x508>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a1d      	ldr	r2, [pc, #116]	@ (8005e90 <HAL_RCC_OscConfig+0x508>)
 8005e1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e20:	f7fc fe76 	bl	8002b10 <HAL_GetTick>
 8005e24:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e26:	e008      	b.n	8005e3a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e28:	f7fc fe72 	bl	8002b10 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d901      	bls.n	8005e3a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e1b8      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e3a:	4b15      	ldr	r3, [pc, #84]	@ (8005e90 <HAL_RCC_OscConfig+0x508>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d0f0      	beq.n	8005e28 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d108      	bne.n	8005e60 <HAL_RCC_OscConfig+0x4d8>
 8005e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e54:	4a0d      	ldr	r2, [pc, #52]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005e56:	f043 0301 	orr.w	r3, r3, #1
 8005e5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005e5e:	e029      	b.n	8005eb4 <HAL_RCC_OscConfig+0x52c>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	2b05      	cmp	r3, #5
 8005e66:	d115      	bne.n	8005e94 <HAL_RCC_OscConfig+0x50c>
 8005e68:	4b08      	ldr	r3, [pc, #32]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e6e:	4a07      	ldr	r2, [pc, #28]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005e70:	f043 0304 	orr.w	r3, r3, #4
 8005e74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005e78:	4b04      	ldr	r3, [pc, #16]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e7e:	4a03      	ldr	r2, [pc, #12]	@ (8005e8c <HAL_RCC_OscConfig+0x504>)
 8005e80:	f043 0301 	orr.w	r3, r3, #1
 8005e84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005e88:	e014      	b.n	8005eb4 <HAL_RCC_OscConfig+0x52c>
 8005e8a:	bf00      	nop
 8005e8c:	40021000 	.word	0x40021000
 8005e90:	40007000 	.word	0x40007000
 8005e94:	4b9d      	ldr	r3, [pc, #628]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e9a:	4a9c      	ldr	r2, [pc, #624]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005e9c:	f023 0301 	bic.w	r3, r3, #1
 8005ea0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ea4:	4b99      	ldr	r3, [pc, #612]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eaa:	4a98      	ldr	r2, [pc, #608]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005eac:	f023 0304 	bic.w	r3, r3, #4
 8005eb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d016      	beq.n	8005eea <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ebc:	f7fc fe28 	bl	8002b10 <HAL_GetTick>
 8005ec0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ec2:	e00a      	b.n	8005eda <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ec4:	f7fc fe24 	bl	8002b10 <HAL_GetTick>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d901      	bls.n	8005eda <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e168      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005eda:	4b8c      	ldr	r3, [pc, #560]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ee0:	f003 0302 	and.w	r3, r3, #2
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d0ed      	beq.n	8005ec4 <HAL_RCC_OscConfig+0x53c>
 8005ee8:	e015      	b.n	8005f16 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eea:	f7fc fe11 	bl	8002b10 <HAL_GetTick>
 8005eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ef0:	e00a      	b.n	8005f08 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ef2:	f7fc fe0d 	bl	8002b10 <HAL_GetTick>
 8005ef6:	4602      	mov	r2, r0
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	1ad3      	subs	r3, r2, r3
 8005efc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d901      	bls.n	8005f08 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005f04:	2303      	movs	r3, #3
 8005f06:	e151      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005f08:	4b80      	ldr	r3, [pc, #512]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f0e:	f003 0302 	and.w	r3, r3, #2
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1ed      	bne.n	8005ef2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f16:	7ffb      	ldrb	r3, [r7, #31]
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d105      	bne.n	8005f28 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f1c:	4b7b      	ldr	r3, [pc, #492]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f20:	4a7a      	ldr	r2, [pc, #488]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005f22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f26:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 0320 	and.w	r3, r3, #32
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d03c      	beq.n	8005fae <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d01c      	beq.n	8005f76 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005f3c:	4b73      	ldr	r3, [pc, #460]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005f3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f42:	4a72      	ldr	r2, [pc, #456]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005f44:	f043 0301 	orr.w	r3, r3, #1
 8005f48:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f4c:	f7fc fde0 	bl	8002b10 <HAL_GetTick>
 8005f50:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005f52:	e008      	b.n	8005f66 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f54:	f7fc fddc 	bl	8002b10 <HAL_GetTick>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	1ad3      	subs	r3, r2, r3
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d901      	bls.n	8005f66 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005f62:	2303      	movs	r3, #3
 8005f64:	e122      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005f66:	4b69      	ldr	r3, [pc, #420]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005f68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d0ef      	beq.n	8005f54 <HAL_RCC_OscConfig+0x5cc>
 8005f74:	e01b      	b.n	8005fae <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005f76:	4b65      	ldr	r3, [pc, #404]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005f78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f7c:	4a63      	ldr	r2, [pc, #396]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005f7e:	f023 0301 	bic.w	r3, r3, #1
 8005f82:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f86:	f7fc fdc3 	bl	8002b10 <HAL_GetTick>
 8005f8a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005f8c:	e008      	b.n	8005fa0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f8e:	f7fc fdbf 	bl	8002b10 <HAL_GetTick>
 8005f92:	4602      	mov	r2, r0
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	1ad3      	subs	r3, r2, r3
 8005f98:	2b02      	cmp	r3, #2
 8005f9a:	d901      	bls.n	8005fa0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005f9c:	2303      	movs	r3, #3
 8005f9e:	e105      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005fa0:	4b5a      	ldr	r3, [pc, #360]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005fa2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1ef      	bne.n	8005f8e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f000 80f9 	beq.w	80061aa <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	f040 80cf 	bne.w	8006160 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005fc2:	4b52      	ldr	r3, [pc, #328]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	f003 0203 	and.w	r2, r3, #3
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d12c      	bne.n	8006030 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d123      	bne.n	8006030 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ff2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d11b      	bne.n	8006030 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006002:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006004:	429a      	cmp	r2, r3
 8006006:	d113      	bne.n	8006030 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006012:	085b      	lsrs	r3, r3, #1
 8006014:	3b01      	subs	r3, #1
 8006016:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006018:	429a      	cmp	r2, r3
 800601a:	d109      	bne.n	8006030 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006026:	085b      	lsrs	r3, r3, #1
 8006028:	3b01      	subs	r3, #1
 800602a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800602c:	429a      	cmp	r2, r3
 800602e:	d071      	beq.n	8006114 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	2b0c      	cmp	r3, #12
 8006034:	d068      	beq.n	8006108 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006036:	4b35      	ldr	r3, [pc, #212]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800603e:	2b00      	cmp	r3, #0
 8006040:	d105      	bne.n	800604e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006042:	4b32      	ldr	r3, [pc, #200]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d001      	beq.n	8006052 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e0ac      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006052:	4b2e      	ldr	r3, [pc, #184]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a2d      	ldr	r2, [pc, #180]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8006058:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800605c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800605e:	f7fc fd57 	bl	8002b10 <HAL_GetTick>
 8006062:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006064:	e008      	b.n	8006078 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006066:	f7fc fd53 	bl	8002b10 <HAL_GetTick>
 800606a:	4602      	mov	r2, r0
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	2b02      	cmp	r3, #2
 8006072:	d901      	bls.n	8006078 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8006074:	2303      	movs	r3, #3
 8006076:	e099      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006078:	4b24      	ldr	r3, [pc, #144]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1f0      	bne.n	8006066 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006084:	4b21      	ldr	r3, [pc, #132]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 8006086:	68da      	ldr	r2, [r3, #12]
 8006088:	4b21      	ldr	r3, [pc, #132]	@ (8006110 <HAL_RCC_OscConfig+0x788>)
 800608a:	4013      	ands	r3, r2
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006094:	3a01      	subs	r2, #1
 8006096:	0112      	lsls	r2, r2, #4
 8006098:	4311      	orrs	r1, r2
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800609e:	0212      	lsls	r2, r2, #8
 80060a0:	4311      	orrs	r1, r2
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80060a6:	0852      	lsrs	r2, r2, #1
 80060a8:	3a01      	subs	r2, #1
 80060aa:	0552      	lsls	r2, r2, #21
 80060ac:	4311      	orrs	r1, r2
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80060b2:	0852      	lsrs	r2, r2, #1
 80060b4:	3a01      	subs	r2, #1
 80060b6:	0652      	lsls	r2, r2, #25
 80060b8:	4311      	orrs	r1, r2
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80060be:	06d2      	lsls	r2, r2, #27
 80060c0:	430a      	orrs	r2, r1
 80060c2:	4912      	ldr	r1, [pc, #72]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 80060c4:	4313      	orrs	r3, r2
 80060c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80060c8:	4b10      	ldr	r3, [pc, #64]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a0f      	ldr	r2, [pc, #60]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 80060ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80060d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80060d4:	4b0d      	ldr	r3, [pc, #52]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	4a0c      	ldr	r2, [pc, #48]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 80060da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80060de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80060e0:	f7fc fd16 	bl	8002b10 <HAL_GetTick>
 80060e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060e6:	e008      	b.n	80060fa <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060e8:	f7fc fd12 	bl	8002b10 <HAL_GetTick>
 80060ec:	4602      	mov	r2, r0
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	1ad3      	subs	r3, r2, r3
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	d901      	bls.n	80060fa <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80060f6:	2303      	movs	r3, #3
 80060f8:	e058      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060fa:	4b04      	ldr	r3, [pc, #16]	@ (800610c <HAL_RCC_OscConfig+0x784>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006102:	2b00      	cmp	r3, #0
 8006104:	d0f0      	beq.n	80060e8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006106:	e050      	b.n	80061aa <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e04f      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
 800610c:	40021000 	.word	0x40021000
 8006110:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006114:	4b27      	ldr	r3, [pc, #156]	@ (80061b4 <HAL_RCC_OscConfig+0x82c>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800611c:	2b00      	cmp	r3, #0
 800611e:	d144      	bne.n	80061aa <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006120:	4b24      	ldr	r3, [pc, #144]	@ (80061b4 <HAL_RCC_OscConfig+0x82c>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a23      	ldr	r2, [pc, #140]	@ (80061b4 <HAL_RCC_OscConfig+0x82c>)
 8006126:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800612a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800612c:	4b21      	ldr	r3, [pc, #132]	@ (80061b4 <HAL_RCC_OscConfig+0x82c>)
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	4a20      	ldr	r2, [pc, #128]	@ (80061b4 <HAL_RCC_OscConfig+0x82c>)
 8006132:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006136:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006138:	f7fc fcea 	bl	8002b10 <HAL_GetTick>
 800613c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800613e:	e008      	b.n	8006152 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006140:	f7fc fce6 	bl	8002b10 <HAL_GetTick>
 8006144:	4602      	mov	r2, r0
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	1ad3      	subs	r3, r2, r3
 800614a:	2b02      	cmp	r3, #2
 800614c:	d901      	bls.n	8006152 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800614e:	2303      	movs	r3, #3
 8006150:	e02c      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006152:	4b18      	ldr	r3, [pc, #96]	@ (80061b4 <HAL_RCC_OscConfig+0x82c>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d0f0      	beq.n	8006140 <HAL_RCC_OscConfig+0x7b8>
 800615e:	e024      	b.n	80061aa <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	2b0c      	cmp	r3, #12
 8006164:	d01f      	beq.n	80061a6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006166:	4b13      	ldr	r3, [pc, #76]	@ (80061b4 <HAL_RCC_OscConfig+0x82c>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a12      	ldr	r2, [pc, #72]	@ (80061b4 <HAL_RCC_OscConfig+0x82c>)
 800616c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006170:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006172:	f7fc fccd 	bl	8002b10 <HAL_GetTick>
 8006176:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006178:	e008      	b.n	800618c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800617a:	f7fc fcc9 	bl	8002b10 <HAL_GetTick>
 800617e:	4602      	mov	r2, r0
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	1ad3      	subs	r3, r2, r3
 8006184:	2b02      	cmp	r3, #2
 8006186:	d901      	bls.n	800618c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8006188:	2303      	movs	r3, #3
 800618a:	e00f      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800618c:	4b09      	ldr	r3, [pc, #36]	@ (80061b4 <HAL_RCC_OscConfig+0x82c>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006194:	2b00      	cmp	r3, #0
 8006196:	d1f0      	bne.n	800617a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006198:	4b06      	ldr	r3, [pc, #24]	@ (80061b4 <HAL_RCC_OscConfig+0x82c>)
 800619a:	68da      	ldr	r2, [r3, #12]
 800619c:	4905      	ldr	r1, [pc, #20]	@ (80061b4 <HAL_RCC_OscConfig+0x82c>)
 800619e:	4b06      	ldr	r3, [pc, #24]	@ (80061b8 <HAL_RCC_OscConfig+0x830>)
 80061a0:	4013      	ands	r3, r2
 80061a2:	60cb      	str	r3, [r1, #12]
 80061a4:	e001      	b.n	80061aa <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e000      	b.n	80061ac <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3720      	adds	r7, #32
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	40021000 	.word	0x40021000
 80061b8:	feeefffc 	.word	0xfeeefffc

080061bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b086      	sub	sp, #24
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80061c6:	2300      	movs	r3, #0
 80061c8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d101      	bne.n	80061d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	e11d      	b.n	8006410 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80061d4:	4b90      	ldr	r3, [pc, #576]	@ (8006418 <HAL_RCC_ClockConfig+0x25c>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f003 030f 	and.w	r3, r3, #15
 80061dc:	683a      	ldr	r2, [r7, #0]
 80061de:	429a      	cmp	r2, r3
 80061e0:	d910      	bls.n	8006204 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061e2:	4b8d      	ldr	r3, [pc, #564]	@ (8006418 <HAL_RCC_ClockConfig+0x25c>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f023 020f 	bic.w	r2, r3, #15
 80061ea:	498b      	ldr	r1, [pc, #556]	@ (8006418 <HAL_RCC_ClockConfig+0x25c>)
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061f2:	4b89      	ldr	r3, [pc, #548]	@ (8006418 <HAL_RCC_ClockConfig+0x25c>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 030f 	and.w	r3, r3, #15
 80061fa:	683a      	ldr	r2, [r7, #0]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d001      	beq.n	8006204 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	e105      	b.n	8006410 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0302 	and.w	r3, r3, #2
 800620c:	2b00      	cmp	r3, #0
 800620e:	d010      	beq.n	8006232 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	689a      	ldr	r2, [r3, #8]
 8006214:	4b81      	ldr	r3, [pc, #516]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800621c:	429a      	cmp	r2, r3
 800621e:	d908      	bls.n	8006232 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006220:	4b7e      	ldr	r3, [pc, #504]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	497b      	ldr	r1, [pc, #492]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 800622e:	4313      	orrs	r3, r2
 8006230:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 0301 	and.w	r3, r3, #1
 800623a:	2b00      	cmp	r3, #0
 800623c:	d079      	beq.n	8006332 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	2b03      	cmp	r3, #3
 8006244:	d11e      	bne.n	8006284 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006246:	4b75      	ldr	r3, [pc, #468]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d101      	bne.n	8006256 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e0dc      	b.n	8006410 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8006256:	f000 fa3b 	bl	80066d0 <RCC_GetSysClockFreqFromPLLSource>
 800625a:	4603      	mov	r3, r0
 800625c:	4a70      	ldr	r2, [pc, #448]	@ (8006420 <HAL_RCC_ClockConfig+0x264>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d946      	bls.n	80062f0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006262:	4b6e      	ldr	r3, [pc, #440]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d140      	bne.n	80062f0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800626e:	4b6b      	ldr	r3, [pc, #428]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006276:	4a69      	ldr	r2, [pc, #420]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 8006278:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800627c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800627e:	2380      	movs	r3, #128	@ 0x80
 8006280:	617b      	str	r3, [r7, #20]
 8006282:	e035      	b.n	80062f0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	2b02      	cmp	r3, #2
 800628a:	d107      	bne.n	800629c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800628c:	4b63      	ldr	r3, [pc, #396]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d115      	bne.n	80062c4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e0b9      	b.n	8006410 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d107      	bne.n	80062b4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80062a4:	4b5d      	ldr	r3, [pc, #372]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 0302 	and.w	r3, r3, #2
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d109      	bne.n	80062c4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	e0ad      	b.n	8006410 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062b4:	4b59      	ldr	r3, [pc, #356]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d101      	bne.n	80062c4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e0a5      	b.n	8006410 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80062c4:	f000 f8b4 	bl	8006430 <HAL_RCC_GetSysClockFreq>
 80062c8:	4603      	mov	r3, r0
 80062ca:	4a55      	ldr	r2, [pc, #340]	@ (8006420 <HAL_RCC_ClockConfig+0x264>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d90f      	bls.n	80062f0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80062d0:	4b52      	ldr	r3, [pc, #328]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d109      	bne.n	80062f0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80062dc:	4b4f      	ldr	r3, [pc, #316]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062e4:	4a4d      	ldr	r2, [pc, #308]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 80062e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062ea:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80062ec:	2380      	movs	r3, #128	@ 0x80
 80062ee:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80062f0:	4b4a      	ldr	r3, [pc, #296]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	f023 0203 	bic.w	r2, r3, #3
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	4947      	ldr	r1, [pc, #284]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 80062fe:	4313      	orrs	r3, r2
 8006300:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006302:	f7fc fc05 	bl	8002b10 <HAL_GetTick>
 8006306:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006308:	e00a      	b.n	8006320 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800630a:	f7fc fc01 	bl	8002b10 <HAL_GetTick>
 800630e:	4602      	mov	r2, r0
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	1ad3      	subs	r3, r2, r3
 8006314:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006318:	4293      	cmp	r3, r2
 800631a:	d901      	bls.n	8006320 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e077      	b.n	8006410 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006320:	4b3e      	ldr	r3, [pc, #248]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	f003 020c 	and.w	r2, r3, #12
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	009b      	lsls	r3, r3, #2
 800632e:	429a      	cmp	r2, r3
 8006330:	d1eb      	bne.n	800630a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	2b80      	cmp	r3, #128	@ 0x80
 8006336:	d105      	bne.n	8006344 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006338:	4b38      	ldr	r3, [pc, #224]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	4a37      	ldr	r2, [pc, #220]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 800633e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006342:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0302 	and.w	r3, r3, #2
 800634c:	2b00      	cmp	r3, #0
 800634e:	d010      	beq.n	8006372 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	689a      	ldr	r2, [r3, #8]
 8006354:	4b31      	ldr	r3, [pc, #196]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800635c:	429a      	cmp	r2, r3
 800635e:	d208      	bcs.n	8006372 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006360:	4b2e      	ldr	r3, [pc, #184]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	492b      	ldr	r1, [pc, #172]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 800636e:	4313      	orrs	r3, r2
 8006370:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006372:	4b29      	ldr	r3, [pc, #164]	@ (8006418 <HAL_RCC_ClockConfig+0x25c>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f003 030f 	and.w	r3, r3, #15
 800637a:	683a      	ldr	r2, [r7, #0]
 800637c:	429a      	cmp	r2, r3
 800637e:	d210      	bcs.n	80063a2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006380:	4b25      	ldr	r3, [pc, #148]	@ (8006418 <HAL_RCC_ClockConfig+0x25c>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f023 020f 	bic.w	r2, r3, #15
 8006388:	4923      	ldr	r1, [pc, #140]	@ (8006418 <HAL_RCC_ClockConfig+0x25c>)
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	4313      	orrs	r3, r2
 800638e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006390:	4b21      	ldr	r3, [pc, #132]	@ (8006418 <HAL_RCC_ClockConfig+0x25c>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 030f 	and.w	r3, r3, #15
 8006398:	683a      	ldr	r2, [r7, #0]
 800639a:	429a      	cmp	r2, r3
 800639c:	d001      	beq.n	80063a2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e036      	b.n	8006410 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f003 0304 	and.w	r3, r3, #4
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d008      	beq.n	80063c0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063ae:	4b1b      	ldr	r3, [pc, #108]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	4918      	ldr	r1, [pc, #96]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 80063bc:	4313      	orrs	r3, r2
 80063be:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0308 	and.w	r3, r3, #8
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d009      	beq.n	80063e0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063cc:	4b13      	ldr	r3, [pc, #76]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	691b      	ldr	r3, [r3, #16]
 80063d8:	00db      	lsls	r3, r3, #3
 80063da:	4910      	ldr	r1, [pc, #64]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 80063dc:	4313      	orrs	r3, r2
 80063de:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80063e0:	f000 f826 	bl	8006430 <HAL_RCC_GetSysClockFreq>
 80063e4:	4602      	mov	r2, r0
 80063e6:	4b0d      	ldr	r3, [pc, #52]	@ (800641c <HAL_RCC_ClockConfig+0x260>)
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	091b      	lsrs	r3, r3, #4
 80063ec:	f003 030f 	and.w	r3, r3, #15
 80063f0:	490c      	ldr	r1, [pc, #48]	@ (8006424 <HAL_RCC_ClockConfig+0x268>)
 80063f2:	5ccb      	ldrb	r3, [r1, r3]
 80063f4:	f003 031f 	and.w	r3, r3, #31
 80063f8:	fa22 f303 	lsr.w	r3, r2, r3
 80063fc:	4a0a      	ldr	r2, [pc, #40]	@ (8006428 <HAL_RCC_ClockConfig+0x26c>)
 80063fe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006400:	4b0a      	ldr	r3, [pc, #40]	@ (800642c <HAL_RCC_ClockConfig+0x270>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4618      	mov	r0, r3
 8006406:	f7fc f867 	bl	80024d8 <HAL_InitTick>
 800640a:	4603      	mov	r3, r0
 800640c:	73fb      	strb	r3, [r7, #15]

  return status;
 800640e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006410:	4618      	mov	r0, r3
 8006412:	3718      	adds	r7, #24
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}
 8006418:	40022000 	.word	0x40022000
 800641c:	40021000 	.word	0x40021000
 8006420:	04c4b400 	.word	0x04c4b400
 8006424:	0800c968 	.word	0x0800c968
 8006428:	20000004 	.word	0x20000004
 800642c:	20000008 	.word	0x20000008

08006430 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006430:	b480      	push	{r7}
 8006432:	b089      	sub	sp, #36	@ 0x24
 8006434:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006436:	2300      	movs	r3, #0
 8006438:	61fb      	str	r3, [r7, #28]
 800643a:	2300      	movs	r3, #0
 800643c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800643e:	4b3e      	ldr	r3, [pc, #248]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x108>)
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f003 030c 	and.w	r3, r3, #12
 8006446:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006448:	4b3b      	ldr	r3, [pc, #236]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x108>)
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	f003 0303 	and.w	r3, r3, #3
 8006450:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d005      	beq.n	8006464 <HAL_RCC_GetSysClockFreq+0x34>
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	2b0c      	cmp	r3, #12
 800645c:	d121      	bne.n	80064a2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d11e      	bne.n	80064a2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006464:	4b34      	ldr	r3, [pc, #208]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x108>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 0308 	and.w	r3, r3, #8
 800646c:	2b00      	cmp	r3, #0
 800646e:	d107      	bne.n	8006480 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006470:	4b31      	ldr	r3, [pc, #196]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x108>)
 8006472:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006476:	0a1b      	lsrs	r3, r3, #8
 8006478:	f003 030f 	and.w	r3, r3, #15
 800647c:	61fb      	str	r3, [r7, #28]
 800647e:	e005      	b.n	800648c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006480:	4b2d      	ldr	r3, [pc, #180]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x108>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	091b      	lsrs	r3, r3, #4
 8006486:	f003 030f 	and.w	r3, r3, #15
 800648a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800648c:	4a2b      	ldr	r2, [pc, #172]	@ (800653c <HAL_RCC_GetSysClockFreq+0x10c>)
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006494:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d10d      	bne.n	80064b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800649c:	69fb      	ldr	r3, [r7, #28]
 800649e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80064a0:	e00a      	b.n	80064b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	2b04      	cmp	r3, #4
 80064a6:	d102      	bne.n	80064ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80064a8:	4b25      	ldr	r3, [pc, #148]	@ (8006540 <HAL_RCC_GetSysClockFreq+0x110>)
 80064aa:	61bb      	str	r3, [r7, #24]
 80064ac:	e004      	b.n	80064b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	2b08      	cmp	r3, #8
 80064b2:	d101      	bne.n	80064b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80064b4:	4b23      	ldr	r3, [pc, #140]	@ (8006544 <HAL_RCC_GetSysClockFreq+0x114>)
 80064b6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	2b0c      	cmp	r3, #12
 80064bc:	d134      	bne.n	8006528 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80064be:	4b1e      	ldr	r3, [pc, #120]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x108>)
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	f003 0303 	and.w	r3, r3, #3
 80064c6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d003      	beq.n	80064d6 <HAL_RCC_GetSysClockFreq+0xa6>
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	2b03      	cmp	r3, #3
 80064d2:	d003      	beq.n	80064dc <HAL_RCC_GetSysClockFreq+0xac>
 80064d4:	e005      	b.n	80064e2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80064d6:	4b1a      	ldr	r3, [pc, #104]	@ (8006540 <HAL_RCC_GetSysClockFreq+0x110>)
 80064d8:	617b      	str	r3, [r7, #20]
      break;
 80064da:	e005      	b.n	80064e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80064dc:	4b19      	ldr	r3, [pc, #100]	@ (8006544 <HAL_RCC_GetSysClockFreq+0x114>)
 80064de:	617b      	str	r3, [r7, #20]
      break;
 80064e0:	e002      	b.n	80064e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80064e2:	69fb      	ldr	r3, [r7, #28]
 80064e4:	617b      	str	r3, [r7, #20]
      break;
 80064e6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80064e8:	4b13      	ldr	r3, [pc, #76]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x108>)
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	091b      	lsrs	r3, r3, #4
 80064ee:	f003 030f 	and.w	r3, r3, #15
 80064f2:	3301      	adds	r3, #1
 80064f4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80064f6:	4b10      	ldr	r3, [pc, #64]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x108>)
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	0a1b      	lsrs	r3, r3, #8
 80064fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006500:	697a      	ldr	r2, [r7, #20]
 8006502:	fb03 f202 	mul.w	r2, r3, r2
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	fbb2 f3f3 	udiv	r3, r2, r3
 800650c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800650e:	4b0a      	ldr	r3, [pc, #40]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x108>)
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	0e5b      	lsrs	r3, r3, #25
 8006514:	f003 0303 	and.w	r3, r3, #3
 8006518:	3301      	adds	r3, #1
 800651a:	005b      	lsls	r3, r3, #1
 800651c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800651e:	697a      	ldr	r2, [r7, #20]
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	fbb2 f3f3 	udiv	r3, r2, r3
 8006526:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006528:	69bb      	ldr	r3, [r7, #24]
}
 800652a:	4618      	mov	r0, r3
 800652c:	3724      	adds	r7, #36	@ 0x24
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr
 8006536:	bf00      	nop
 8006538:	40021000 	.word	0x40021000
 800653c:	0800c980 	.word	0x0800c980
 8006540:	00f42400 	.word	0x00f42400
 8006544:	007a1200 	.word	0x007a1200

08006548 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006548:	b480      	push	{r7}
 800654a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800654c:	4b03      	ldr	r3, [pc, #12]	@ (800655c <HAL_RCC_GetHCLKFreq+0x14>)
 800654e:	681b      	ldr	r3, [r3, #0]
}
 8006550:	4618      	mov	r0, r3
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	20000004 	.word	0x20000004

08006560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006564:	f7ff fff0 	bl	8006548 <HAL_RCC_GetHCLKFreq>
 8006568:	4602      	mov	r2, r0
 800656a:	4b06      	ldr	r3, [pc, #24]	@ (8006584 <HAL_RCC_GetPCLK1Freq+0x24>)
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	0a1b      	lsrs	r3, r3, #8
 8006570:	f003 0307 	and.w	r3, r3, #7
 8006574:	4904      	ldr	r1, [pc, #16]	@ (8006588 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006576:	5ccb      	ldrb	r3, [r1, r3]
 8006578:	f003 031f 	and.w	r3, r3, #31
 800657c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006580:	4618      	mov	r0, r3
 8006582:	bd80      	pop	{r7, pc}
 8006584:	40021000 	.word	0x40021000
 8006588:	0800c978 	.word	0x0800c978

0800658c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006590:	f7ff ffda 	bl	8006548 <HAL_RCC_GetHCLKFreq>
 8006594:	4602      	mov	r2, r0
 8006596:	4b06      	ldr	r3, [pc, #24]	@ (80065b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	0adb      	lsrs	r3, r3, #11
 800659c:	f003 0307 	and.w	r3, r3, #7
 80065a0:	4904      	ldr	r1, [pc, #16]	@ (80065b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80065a2:	5ccb      	ldrb	r3, [r1, r3]
 80065a4:	f003 031f 	and.w	r3, r3, #31
 80065a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	40021000 	.word	0x40021000
 80065b4:	0800c978 	.word	0x0800c978

080065b8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	220f      	movs	r2, #15
 80065c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80065c8:	4b12      	ldr	r3, [pc, #72]	@ (8006614 <HAL_RCC_GetClockConfig+0x5c>)
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f003 0203 	and.w	r2, r3, #3
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80065d4:	4b0f      	ldr	r3, [pc, #60]	@ (8006614 <HAL_RCC_GetClockConfig+0x5c>)
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80065e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006614 <HAL_RCC_GetClockConfig+0x5c>)
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80065ec:	4b09      	ldr	r3, [pc, #36]	@ (8006614 <HAL_RCC_GetClockConfig+0x5c>)
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	08db      	lsrs	r3, r3, #3
 80065f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80065fa:	4b07      	ldr	r3, [pc, #28]	@ (8006618 <HAL_RCC_GetClockConfig+0x60>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 020f 	and.w	r2, r3, #15
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	601a      	str	r2, [r3, #0]
}
 8006606:	bf00      	nop
 8006608:	370c      	adds	r7, #12
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	40021000 	.word	0x40021000
 8006618:	40022000 	.word	0x40022000

0800661c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006624:	2300      	movs	r3, #0
 8006626:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006628:	4b27      	ldr	r3, [pc, #156]	@ (80066c8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800662a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800662c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d003      	beq.n	800663c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006634:	f7ff f8e4 	bl	8005800 <HAL_PWREx_GetVoltageRange>
 8006638:	6178      	str	r0, [r7, #20]
 800663a:	e014      	b.n	8006666 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800663c:	4b22      	ldr	r3, [pc, #136]	@ (80066c8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800663e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006640:	4a21      	ldr	r2, [pc, #132]	@ (80066c8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006642:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006646:	6593      	str	r3, [r2, #88]	@ 0x58
 8006648:	4b1f      	ldr	r3, [pc, #124]	@ (80066c8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800664a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800664c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006650:	60fb      	str	r3, [r7, #12]
 8006652:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006654:	f7ff f8d4 	bl	8005800 <HAL_PWREx_GetVoltageRange>
 8006658:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800665a:	4b1b      	ldr	r3, [pc, #108]	@ (80066c8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800665c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800665e:	4a1a      	ldr	r2, [pc, #104]	@ (80066c8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006660:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006664:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800666c:	d10b      	bne.n	8006686 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2b80      	cmp	r3, #128	@ 0x80
 8006672:	d913      	bls.n	800669c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2ba0      	cmp	r3, #160	@ 0xa0
 8006678:	d902      	bls.n	8006680 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800667a:	2302      	movs	r3, #2
 800667c:	613b      	str	r3, [r7, #16]
 800667e:	e00d      	b.n	800669c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006680:	2301      	movs	r3, #1
 8006682:	613b      	str	r3, [r7, #16]
 8006684:	e00a      	b.n	800669c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2b7f      	cmp	r3, #127	@ 0x7f
 800668a:	d902      	bls.n	8006692 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800668c:	2302      	movs	r3, #2
 800668e:	613b      	str	r3, [r7, #16]
 8006690:	e004      	b.n	800669c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2b70      	cmp	r3, #112	@ 0x70
 8006696:	d101      	bne.n	800669c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006698:	2301      	movs	r3, #1
 800669a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800669c:	4b0b      	ldr	r3, [pc, #44]	@ (80066cc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f023 020f 	bic.w	r2, r3, #15
 80066a4:	4909      	ldr	r1, [pc, #36]	@ (80066cc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80066ac:	4b07      	ldr	r3, [pc, #28]	@ (80066cc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f003 030f 	and.w	r3, r3, #15
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d001      	beq.n	80066be <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	e000      	b.n	80066c0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3718      	adds	r7, #24
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}
 80066c8:	40021000 	.word	0x40021000
 80066cc:	40022000 	.word	0x40022000

080066d0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b087      	sub	sp, #28
 80066d4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80066d6:	4b2d      	ldr	r3, [pc, #180]	@ (800678c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	f003 0303 	and.w	r3, r3, #3
 80066de:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2b03      	cmp	r3, #3
 80066e4:	d00b      	beq.n	80066fe <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2b03      	cmp	r3, #3
 80066ea:	d825      	bhi.n	8006738 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d008      	beq.n	8006704 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d11f      	bne.n	8006738 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80066f8:	4b25      	ldr	r3, [pc, #148]	@ (8006790 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80066fa:	613b      	str	r3, [r7, #16]
    break;
 80066fc:	e01f      	b.n	800673e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80066fe:	4b25      	ldr	r3, [pc, #148]	@ (8006794 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006700:	613b      	str	r3, [r7, #16]
    break;
 8006702:	e01c      	b.n	800673e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006704:	4b21      	ldr	r3, [pc, #132]	@ (800678c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 0308 	and.w	r3, r3, #8
 800670c:	2b00      	cmp	r3, #0
 800670e:	d107      	bne.n	8006720 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006710:	4b1e      	ldr	r3, [pc, #120]	@ (800678c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006712:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006716:	0a1b      	lsrs	r3, r3, #8
 8006718:	f003 030f 	and.w	r3, r3, #15
 800671c:	617b      	str	r3, [r7, #20]
 800671e:	e005      	b.n	800672c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006720:	4b1a      	ldr	r3, [pc, #104]	@ (800678c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	091b      	lsrs	r3, r3, #4
 8006726:	f003 030f 	and.w	r3, r3, #15
 800672a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800672c:	4a1a      	ldr	r2, [pc, #104]	@ (8006798 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006734:	613b      	str	r3, [r7, #16]
    break;
 8006736:	e002      	b.n	800673e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006738:	2300      	movs	r3, #0
 800673a:	613b      	str	r3, [r7, #16]
    break;
 800673c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800673e:	4b13      	ldr	r3, [pc, #76]	@ (800678c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	091b      	lsrs	r3, r3, #4
 8006744:	f003 030f 	and.w	r3, r3, #15
 8006748:	3301      	adds	r3, #1
 800674a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800674c:	4b0f      	ldr	r3, [pc, #60]	@ (800678c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	0a1b      	lsrs	r3, r3, #8
 8006752:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	fb03 f202 	mul.w	r2, r3, r2
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006762:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006764:	4b09      	ldr	r3, [pc, #36]	@ (800678c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	0e5b      	lsrs	r3, r3, #25
 800676a:	f003 0303 	and.w	r3, r3, #3
 800676e:	3301      	adds	r3, #1
 8006770:	005b      	lsls	r3, r3, #1
 8006772:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	fbb2 f3f3 	udiv	r3, r2, r3
 800677c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800677e:	683b      	ldr	r3, [r7, #0]
}
 8006780:	4618      	mov	r0, r3
 8006782:	371c      	adds	r7, #28
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr
 800678c:	40021000 	.word	0x40021000
 8006790:	00f42400 	.word	0x00f42400
 8006794:	007a1200 	.word	0x007a1200
 8006798:	0800c980 	.word	0x0800c980

0800679c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b086      	sub	sp, #24
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80067a4:	2300      	movs	r3, #0
 80067a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80067a8:	2300      	movs	r3, #0
 80067aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d040      	beq.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067bc:	2b80      	cmp	r3, #128	@ 0x80
 80067be:	d02a      	beq.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80067c0:	2b80      	cmp	r3, #128	@ 0x80
 80067c2:	d825      	bhi.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80067c4:	2b60      	cmp	r3, #96	@ 0x60
 80067c6:	d026      	beq.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80067c8:	2b60      	cmp	r3, #96	@ 0x60
 80067ca:	d821      	bhi.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80067cc:	2b40      	cmp	r3, #64	@ 0x40
 80067ce:	d006      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x42>
 80067d0:	2b40      	cmp	r3, #64	@ 0x40
 80067d2:	d81d      	bhi.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d009      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x50>
 80067d8:	2b20      	cmp	r3, #32
 80067da:	d010      	beq.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x62>
 80067dc:	e018      	b.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80067de:	4b89      	ldr	r3, [pc, #548]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80067e0:	68db      	ldr	r3, [r3, #12]
 80067e2:	4a88      	ldr	r2, [pc, #544]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80067e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067e8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80067ea:	e015      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	3304      	adds	r3, #4
 80067f0:	2100      	movs	r1, #0
 80067f2:	4618      	mov	r0, r3
 80067f4:	f000 fb02 	bl	8006dfc <RCCEx_PLLSAI1_Config>
 80067f8:	4603      	mov	r3, r0
 80067fa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80067fc:	e00c      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	3320      	adds	r3, #32
 8006802:	2100      	movs	r1, #0
 8006804:	4618      	mov	r0, r3
 8006806:	f000 fbed 	bl	8006fe4 <RCCEx_PLLSAI2_Config>
 800680a:	4603      	mov	r3, r0
 800680c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800680e:	e003      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	74fb      	strb	r3, [r7, #19]
      break;
 8006814:	e000      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006816:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006818:	7cfb      	ldrb	r3, [r7, #19]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d10b      	bne.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800681e:	4b79      	ldr	r3, [pc, #484]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006820:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006824:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800682c:	4975      	ldr	r1, [pc, #468]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800682e:	4313      	orrs	r3, r2
 8006830:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006834:	e001      	b.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006836:	7cfb      	ldrb	r3, [r7, #19]
 8006838:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006842:	2b00      	cmp	r3, #0
 8006844:	d047      	beq.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800684a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800684e:	d030      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006850:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006854:	d82a      	bhi.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006856:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800685a:	d02a      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800685c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006860:	d824      	bhi.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006862:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006866:	d008      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800686c:	d81e      	bhi.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x110>
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00a      	beq.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006872:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006876:	d010      	beq.n	800689a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006878:	e018      	b.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800687a:	4b62      	ldr	r3, [pc, #392]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	4a61      	ldr	r2, [pc, #388]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006880:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006884:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006886:	e015      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	3304      	adds	r3, #4
 800688c:	2100      	movs	r1, #0
 800688e:	4618      	mov	r0, r3
 8006890:	f000 fab4 	bl	8006dfc <RCCEx_PLLSAI1_Config>
 8006894:	4603      	mov	r3, r0
 8006896:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006898:	e00c      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	3320      	adds	r3, #32
 800689e:	2100      	movs	r1, #0
 80068a0:	4618      	mov	r0, r3
 80068a2:	f000 fb9f 	bl	8006fe4 <RCCEx_PLLSAI2_Config>
 80068a6:	4603      	mov	r3, r0
 80068a8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80068aa:	e003      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	74fb      	strb	r3, [r7, #19]
      break;
 80068b0:	e000      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80068b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80068b4:	7cfb      	ldrb	r3, [r7, #19]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d10b      	bne.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80068ba:	4b52      	ldr	r3, [pc, #328]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068c8:	494e      	ldr	r1, [pc, #312]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068ca:	4313      	orrs	r3, r2
 80068cc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80068d0:	e001      	b.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068d2:	7cfb      	ldrb	r3, [r7, #19]
 80068d4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068de:	2b00      	cmp	r3, #0
 80068e0:	f000 809f 	beq.w	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068e4:	2300      	movs	r3, #0
 80068e6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80068e8:	4b46      	ldr	r3, [pc, #280]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d101      	bne.n	80068f8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80068f4:	2301      	movs	r3, #1
 80068f6:	e000      	b.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80068f8:	2300      	movs	r3, #0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d00d      	beq.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068fe:	4b41      	ldr	r3, [pc, #260]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006902:	4a40      	ldr	r2, [pc, #256]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006908:	6593      	str	r3, [r2, #88]	@ 0x58
 800690a:	4b3e      	ldr	r3, [pc, #248]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800690c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800690e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006912:	60bb      	str	r3, [r7, #8]
 8006914:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006916:	2301      	movs	r3, #1
 8006918:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800691a:	4b3b      	ldr	r3, [pc, #236]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a3a      	ldr	r2, [pc, #232]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006924:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006926:	f7fc f8f3 	bl	8002b10 <HAL_GetTick>
 800692a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800692c:	e009      	b.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800692e:	f7fc f8ef 	bl	8002b10 <HAL_GetTick>
 8006932:	4602      	mov	r2, r0
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	1ad3      	subs	r3, r2, r3
 8006938:	2b02      	cmp	r3, #2
 800693a:	d902      	bls.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800693c:	2303      	movs	r3, #3
 800693e:	74fb      	strb	r3, [r7, #19]
        break;
 8006940:	e005      	b.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006942:	4b31      	ldr	r3, [pc, #196]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800694a:	2b00      	cmp	r3, #0
 800694c:	d0ef      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800694e:	7cfb      	ldrb	r3, [r7, #19]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d15b      	bne.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006954:	4b2b      	ldr	r3, [pc, #172]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800695a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800695e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d01f      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800696c:	697a      	ldr	r2, [r7, #20]
 800696e:	429a      	cmp	r2, r3
 8006970:	d019      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006972:	4b24      	ldr	r3, [pc, #144]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006978:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800697c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800697e:	4b21      	ldr	r3, [pc, #132]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006984:	4a1f      	ldr	r2, [pc, #124]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006986:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800698a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800698e:	4b1d      	ldr	r3, [pc, #116]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006990:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006994:	4a1b      	ldr	r2, [pc, #108]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006996:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800699a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800699e:	4a19      	ldr	r2, [pc, #100]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	f003 0301 	and.w	r3, r3, #1
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d016      	beq.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069b0:	f7fc f8ae 	bl	8002b10 <HAL_GetTick>
 80069b4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069b6:	e00b      	b.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069b8:	f7fc f8aa 	bl	8002b10 <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d902      	bls.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80069ca:	2303      	movs	r3, #3
 80069cc:	74fb      	strb	r3, [r7, #19]
            break;
 80069ce:	e006      	b.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80069d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069d6:	f003 0302 	and.w	r3, r3, #2
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d0ec      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80069de:	7cfb      	ldrb	r3, [r7, #19]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d10c      	bne.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069e4:	4b07      	ldr	r3, [pc, #28]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80069e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069ea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069f4:	4903      	ldr	r1, [pc, #12]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80069f6:	4313      	orrs	r3, r2
 80069f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80069fc:	e008      	b.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80069fe:	7cfb      	ldrb	r3, [r7, #19]
 8006a00:	74bb      	strb	r3, [r7, #18]
 8006a02:	e005      	b.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006a04:	40021000 	.word	0x40021000
 8006a08:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a0c:	7cfb      	ldrb	r3, [r7, #19]
 8006a0e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a10:	7c7b      	ldrb	r3, [r7, #17]
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d105      	bne.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a16:	4ba0      	ldr	r3, [pc, #640]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a1a:	4a9f      	ldr	r2, [pc, #636]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a20:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0301 	and.w	r3, r3, #1
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d00a      	beq.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006a2e:	4b9a      	ldr	r3, [pc, #616]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a34:	f023 0203 	bic.w	r2, r3, #3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a3c:	4996      	ldr	r1, [pc, #600]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 0302 	and.w	r3, r3, #2
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d00a      	beq.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006a50:	4b91      	ldr	r3, [pc, #580]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a56:	f023 020c 	bic.w	r2, r3, #12
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a5e:	498e      	ldr	r1, [pc, #568]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a60:	4313      	orrs	r3, r2
 8006a62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f003 0304 	and.w	r3, r3, #4
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d00a      	beq.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006a72:	4b89      	ldr	r3, [pc, #548]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a78:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a80:	4985      	ldr	r1, [pc, #532]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a82:	4313      	orrs	r3, r2
 8006a84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 0308 	and.w	r3, r3, #8
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d00a      	beq.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006a94:	4b80      	ldr	r3, [pc, #512]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a9a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006aa2:	497d      	ldr	r1, [pc, #500]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0310 	and.w	r3, r3, #16
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d00a      	beq.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006ab6:	4b78      	ldr	r3, [pc, #480]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006abc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ac4:	4974      	ldr	r1, [pc, #464]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 0320 	and.w	r3, r3, #32
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d00a      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006ad8:	4b6f      	ldr	r3, [pc, #444]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ade:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ae6:	496c      	ldr	r1, [pc, #432]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d00a      	beq.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006afa:	4b67      	ldr	r3, [pc, #412]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b00:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b08:	4963      	ldr	r1, [pc, #396]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d00a      	beq.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006b1c:	4b5e      	ldr	r3, [pc, #376]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b2a:	495b      	ldr	r1, [pc, #364]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d00a      	beq.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006b3e:	4b56      	ldr	r3, [pc, #344]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b44:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b4c:	4952      	ldr	r1, [pc, #328]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d00a      	beq.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006b60:	4b4d      	ldr	r3, [pc, #308]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b66:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b6e:	494a      	ldr	r1, [pc, #296]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b70:	4313      	orrs	r3, r2
 8006b72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d00a      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006b82:	4b45      	ldr	r3, [pc, #276]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b88:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b90:	4941      	ldr	r1, [pc, #260]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b92:	4313      	orrs	r3, r2
 8006b94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d00a      	beq.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006ba4:	4b3c      	ldr	r3, [pc, #240]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ba6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006baa:	f023 0203 	bic.w	r2, r3, #3
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bb2:	4939      	ldr	r1, [pc, #228]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d028      	beq.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006bc6:	4b34      	ldr	r3, [pc, #208]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bcc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bd4:	4930      	ldr	r1, [pc, #192]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006be0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006be4:	d106      	bne.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006be6:	4b2c      	ldr	r3, [pc, #176]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	4a2b      	ldr	r2, [pc, #172]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006bec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006bf0:	60d3      	str	r3, [r2, #12]
 8006bf2:	e011      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bf8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006bfc:	d10c      	bne.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	3304      	adds	r3, #4
 8006c02:	2101      	movs	r1, #1
 8006c04:	4618      	mov	r0, r3
 8006c06:	f000 f8f9 	bl	8006dfc <RCCEx_PLLSAI1_Config>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006c0e:	7cfb      	ldrb	r3, [r7, #19]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d001      	beq.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006c14:	7cfb      	ldrb	r3, [r7, #19]
 8006c16:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d04d      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c2c:	d108      	bne.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c30:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c34:	4a18      	ldr	r2, [pc, #96]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006c3a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006c3e:	e012      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006c40:	4b15      	ldr	r3, [pc, #84]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c46:	4a14      	ldr	r2, [pc, #80]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c48:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c4c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006c50:	4b11      	ldr	r3, [pc, #68]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c56:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c5e:	490e      	ldr	r1, [pc, #56]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c60:	4313      	orrs	r3, r2
 8006c62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c6e:	d106      	bne.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c70:	4b09      	ldr	r3, [pc, #36]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c72:	68db      	ldr	r3, [r3, #12]
 8006c74:	4a08      	ldr	r2, [pc, #32]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c7a:	60d3      	str	r3, [r2, #12]
 8006c7c:	e020      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c86:	d109      	bne.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006c88:	4b03      	ldr	r3, [pc, #12]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	4a02      	ldr	r2, [pc, #8]	@ (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006c8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c92:	60d3      	str	r3, [r2, #12]
 8006c94:	e014      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006c96:	bf00      	nop
 8006c98:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ca0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ca4:	d10c      	bne.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	3304      	adds	r3, #4
 8006caa:	2101      	movs	r1, #1
 8006cac:	4618      	mov	r0, r3
 8006cae:	f000 f8a5 	bl	8006dfc <RCCEx_PLLSAI1_Config>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006cb6:	7cfb      	ldrb	r3, [r7, #19]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d001      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006cbc:	7cfb      	ldrb	r3, [r7, #19]
 8006cbe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d028      	beq.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006ccc:	4b4a      	ldr	r3, [pc, #296]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cd2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006cda:	4947      	ldr	r1, [pc, #284]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ce6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006cea:	d106      	bne.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006cec:	4b42      	ldr	r3, [pc, #264]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	4a41      	ldr	r2, [pc, #260]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cf6:	60d3      	str	r3, [r2, #12]
 8006cf8:	e011      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006cfe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006d02:	d10c      	bne.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	3304      	adds	r3, #4
 8006d08:	2101      	movs	r1, #1
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f000 f876 	bl	8006dfc <RCCEx_PLLSAI1_Config>
 8006d10:	4603      	mov	r3, r0
 8006d12:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006d14:	7cfb      	ldrb	r3, [r7, #19]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d001      	beq.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006d1a:	7cfb      	ldrb	r3, [r7, #19]
 8006d1c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d01e      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006d2a:	4b33      	ldr	r3, [pc, #204]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d30:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d3a:	492f      	ldr	r1, [pc, #188]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d4c:	d10c      	bne.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	3304      	adds	r3, #4
 8006d52:	2102      	movs	r1, #2
 8006d54:	4618      	mov	r0, r3
 8006d56:	f000 f851 	bl	8006dfc <RCCEx_PLLSAI1_Config>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006d5e:	7cfb      	ldrb	r3, [r7, #19]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d001      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006d64:	7cfb      	ldrb	r3, [r7, #19]
 8006d66:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d00b      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006d74:	4b20      	ldr	r3, [pc, #128]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d7a:	f023 0204 	bic.w	r2, r3, #4
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d84:	491c      	ldr	r1, [pc, #112]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d00b      	beq.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006d98:	4b17      	ldr	r3, [pc, #92]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d9e:	f023 0218 	bic.w	r2, r3, #24
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006da8:	4913      	ldr	r1, [pc, #76]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d017      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006dbe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006dc2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006dcc:	490a      	ldr	r1, [pc, #40]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006dda:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006dde:	d105      	bne.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006de0:	4b05      	ldr	r3, [pc, #20]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	4a04      	ldr	r2, [pc, #16]	@ (8006df8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006de6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006dea:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006dec:	7cbb      	ldrb	r3, [r7, #18]
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3718      	adds	r7, #24
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	40021000 	.word	0x40021000

08006dfc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006e06:	2300      	movs	r3, #0
 8006e08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006e0a:	4b72      	ldr	r3, [pc, #456]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e0c:	68db      	ldr	r3, [r3, #12]
 8006e0e:	f003 0303 	and.w	r3, r3, #3
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d00e      	beq.n	8006e34 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006e16:	4b6f      	ldr	r3, [pc, #444]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	f003 0203 	and.w	r2, r3, #3
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d103      	bne.n	8006e2e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
       ||
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d142      	bne.n	8006eb4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	73fb      	strb	r3, [r7, #15]
 8006e32:	e03f      	b.n	8006eb4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	2b03      	cmp	r3, #3
 8006e3a:	d018      	beq.n	8006e6e <RCCEx_PLLSAI1_Config+0x72>
 8006e3c:	2b03      	cmp	r3, #3
 8006e3e:	d825      	bhi.n	8006e8c <RCCEx_PLLSAI1_Config+0x90>
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d002      	beq.n	8006e4a <RCCEx_PLLSAI1_Config+0x4e>
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d009      	beq.n	8006e5c <RCCEx_PLLSAI1_Config+0x60>
 8006e48:	e020      	b.n	8006e8c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006e4a:	4b62      	ldr	r3, [pc, #392]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f003 0302 	and.w	r3, r3, #2
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d11d      	bne.n	8006e92 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e5a:	e01a      	b.n	8006e92 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006e5c:	4b5d      	ldr	r3, [pc, #372]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d116      	bne.n	8006e96 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e6c:	e013      	b.n	8006e96 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006e6e:	4b59      	ldr	r3, [pc, #356]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10f      	bne.n	8006e9a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006e7a:	4b56      	ldr	r3, [pc, #344]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d109      	bne.n	8006e9a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006e8a:	e006      	b.n	8006e9a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	73fb      	strb	r3, [r7, #15]
      break;
 8006e90:	e004      	b.n	8006e9c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006e92:	bf00      	nop
 8006e94:	e002      	b.n	8006e9c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006e96:	bf00      	nop
 8006e98:	e000      	b.n	8006e9c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006e9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8006e9c:	7bfb      	ldrb	r3, [r7, #15]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d108      	bne.n	8006eb4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006ea2:	4b4c      	ldr	r3, [pc, #304]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	f023 0203 	bic.w	r2, r3, #3
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4949      	ldr	r1, [pc, #292]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006eb4:	7bfb      	ldrb	r3, [r7, #15]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	f040 8086 	bne.w	8006fc8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006ebc:	4b45      	ldr	r3, [pc, #276]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a44      	ldr	r2, [pc, #272]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ec2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006ec6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ec8:	f7fb fe22 	bl	8002b10 <HAL_GetTick>
 8006ecc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006ece:	e009      	b.n	8006ee4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006ed0:	f7fb fe1e 	bl	8002b10 <HAL_GetTick>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	1ad3      	subs	r3, r2, r3
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d902      	bls.n	8006ee4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006ede:	2303      	movs	r3, #3
 8006ee0:	73fb      	strb	r3, [r7, #15]
        break;
 8006ee2:	e005      	b.n	8006ef0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d1ef      	bne.n	8006ed0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006ef0:	7bfb      	ldrb	r3, [r7, #15]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d168      	bne.n	8006fc8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d113      	bne.n	8006f24 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006efc:	4b35      	ldr	r3, [pc, #212]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006efe:	691a      	ldr	r2, [r3, #16]
 8006f00:	4b35      	ldr	r3, [pc, #212]	@ (8006fd8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006f02:	4013      	ands	r3, r2
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	6892      	ldr	r2, [r2, #8]
 8006f08:	0211      	lsls	r1, r2, #8
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	68d2      	ldr	r2, [r2, #12]
 8006f0e:	06d2      	lsls	r2, r2, #27
 8006f10:	4311      	orrs	r1, r2
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	6852      	ldr	r2, [r2, #4]
 8006f16:	3a01      	subs	r2, #1
 8006f18:	0112      	lsls	r2, r2, #4
 8006f1a:	430a      	orrs	r2, r1
 8006f1c:	492d      	ldr	r1, [pc, #180]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	610b      	str	r3, [r1, #16]
 8006f22:	e02d      	b.n	8006f80 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d115      	bne.n	8006f56 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006f2a:	4b2a      	ldr	r3, [pc, #168]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f2c:	691a      	ldr	r2, [r3, #16]
 8006f2e:	4b2b      	ldr	r3, [pc, #172]	@ (8006fdc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f30:	4013      	ands	r3, r2
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	6892      	ldr	r2, [r2, #8]
 8006f36:	0211      	lsls	r1, r2, #8
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	6912      	ldr	r2, [r2, #16]
 8006f3c:	0852      	lsrs	r2, r2, #1
 8006f3e:	3a01      	subs	r2, #1
 8006f40:	0552      	lsls	r2, r2, #21
 8006f42:	4311      	orrs	r1, r2
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	6852      	ldr	r2, [r2, #4]
 8006f48:	3a01      	subs	r2, #1
 8006f4a:	0112      	lsls	r2, r2, #4
 8006f4c:	430a      	orrs	r2, r1
 8006f4e:	4921      	ldr	r1, [pc, #132]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f50:	4313      	orrs	r3, r2
 8006f52:	610b      	str	r3, [r1, #16]
 8006f54:	e014      	b.n	8006f80 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006f56:	4b1f      	ldr	r3, [pc, #124]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f58:	691a      	ldr	r2, [r3, #16]
 8006f5a:	4b21      	ldr	r3, [pc, #132]	@ (8006fe0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f5c:	4013      	ands	r3, r2
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	6892      	ldr	r2, [r2, #8]
 8006f62:	0211      	lsls	r1, r2, #8
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	6952      	ldr	r2, [r2, #20]
 8006f68:	0852      	lsrs	r2, r2, #1
 8006f6a:	3a01      	subs	r2, #1
 8006f6c:	0652      	lsls	r2, r2, #25
 8006f6e:	4311      	orrs	r1, r2
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	6852      	ldr	r2, [r2, #4]
 8006f74:	3a01      	subs	r2, #1
 8006f76:	0112      	lsls	r2, r2, #4
 8006f78:	430a      	orrs	r2, r1
 8006f7a:	4916      	ldr	r1, [pc, #88]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006f80:	4b14      	ldr	r3, [pc, #80]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a13      	ldr	r2, [pc, #76]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006f86:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006f8a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f8c:	f7fb fdc0 	bl	8002b10 <HAL_GetTick>
 8006f90:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006f92:	e009      	b.n	8006fa8 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006f94:	f7fb fdbc 	bl	8002b10 <HAL_GetTick>
 8006f98:	4602      	mov	r2, r0
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	2b02      	cmp	r3, #2
 8006fa0:	d902      	bls.n	8006fa8 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	73fb      	strb	r3, [r7, #15]
          break;
 8006fa6:	e005      	b.n	8006fb4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d0ef      	beq.n	8006f94 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006fb4:	7bfb      	ldrb	r3, [r7, #15]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d106      	bne.n	8006fc8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006fba:	4b06      	ldr	r3, [pc, #24]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006fbc:	691a      	ldr	r2, [r3, #16]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	699b      	ldr	r3, [r3, #24]
 8006fc2:	4904      	ldr	r1, [pc, #16]	@ (8006fd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	40021000 	.word	0x40021000
 8006fd8:	07ff800f 	.word	0x07ff800f
 8006fdc:	ff9f800f 	.word	0xff9f800f
 8006fe0:	f9ff800f 	.word	0xf9ff800f

08006fe4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006ff2:	4b72      	ldr	r3, [pc, #456]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	f003 0303 	and.w	r3, r3, #3
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d00e      	beq.n	800701c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006ffe:	4b6f      	ldr	r3, [pc, #444]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007000:	68db      	ldr	r3, [r3, #12]
 8007002:	f003 0203 	and.w	r2, r3, #3
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	429a      	cmp	r2, r3
 800700c:	d103      	bne.n	8007016 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
       ||
 8007012:	2b00      	cmp	r3, #0
 8007014:	d142      	bne.n	800709c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	73fb      	strb	r3, [r7, #15]
 800701a:	e03f      	b.n	800709c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2b03      	cmp	r3, #3
 8007022:	d018      	beq.n	8007056 <RCCEx_PLLSAI2_Config+0x72>
 8007024:	2b03      	cmp	r3, #3
 8007026:	d825      	bhi.n	8007074 <RCCEx_PLLSAI2_Config+0x90>
 8007028:	2b01      	cmp	r3, #1
 800702a:	d002      	beq.n	8007032 <RCCEx_PLLSAI2_Config+0x4e>
 800702c:	2b02      	cmp	r3, #2
 800702e:	d009      	beq.n	8007044 <RCCEx_PLLSAI2_Config+0x60>
 8007030:	e020      	b.n	8007074 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007032:	4b62      	ldr	r3, [pc, #392]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0302 	and.w	r3, r3, #2
 800703a:	2b00      	cmp	r3, #0
 800703c:	d11d      	bne.n	800707a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007042:	e01a      	b.n	800707a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007044:	4b5d      	ldr	r3, [pc, #372]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800704c:	2b00      	cmp	r3, #0
 800704e:	d116      	bne.n	800707e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007054:	e013      	b.n	800707e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007056:	4b59      	ldr	r3, [pc, #356]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d10f      	bne.n	8007082 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007062:	4b56      	ldr	r3, [pc, #344]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800706a:	2b00      	cmp	r3, #0
 800706c:	d109      	bne.n	8007082 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007072:	e006      	b.n	8007082 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	73fb      	strb	r3, [r7, #15]
      break;
 8007078:	e004      	b.n	8007084 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800707a:	bf00      	nop
 800707c:	e002      	b.n	8007084 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800707e:	bf00      	nop
 8007080:	e000      	b.n	8007084 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007082:	bf00      	nop
    }

    if(status == HAL_OK)
 8007084:	7bfb      	ldrb	r3, [r7, #15]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d108      	bne.n	800709c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800708a:	4b4c      	ldr	r3, [pc, #304]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 800708c:	68db      	ldr	r3, [r3, #12]
 800708e:	f023 0203 	bic.w	r2, r3, #3
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4949      	ldr	r1, [pc, #292]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007098:	4313      	orrs	r3, r2
 800709a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800709c:	7bfb      	ldrb	r3, [r7, #15]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f040 8086 	bne.w	80071b0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80070a4:	4b45      	ldr	r3, [pc, #276]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a44      	ldr	r2, [pc, #272]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80070aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070b0:	f7fb fd2e 	bl	8002b10 <HAL_GetTick>
 80070b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80070b6:	e009      	b.n	80070cc <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80070b8:	f7fb fd2a 	bl	8002b10 <HAL_GetTick>
 80070bc:	4602      	mov	r2, r0
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	1ad3      	subs	r3, r2, r3
 80070c2:	2b02      	cmp	r3, #2
 80070c4:	d902      	bls.n	80070cc <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80070c6:	2303      	movs	r3, #3
 80070c8:	73fb      	strb	r3, [r7, #15]
        break;
 80070ca:	e005      	b.n	80070d8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80070cc:	4b3b      	ldr	r3, [pc, #236]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d1ef      	bne.n	80070b8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80070d8:	7bfb      	ldrb	r3, [r7, #15]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d168      	bne.n	80071b0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d113      	bne.n	800710c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80070e4:	4b35      	ldr	r3, [pc, #212]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80070e6:	695a      	ldr	r2, [r3, #20]
 80070e8:	4b35      	ldr	r3, [pc, #212]	@ (80071c0 <RCCEx_PLLSAI2_Config+0x1dc>)
 80070ea:	4013      	ands	r3, r2
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	6892      	ldr	r2, [r2, #8]
 80070f0:	0211      	lsls	r1, r2, #8
 80070f2:	687a      	ldr	r2, [r7, #4]
 80070f4:	68d2      	ldr	r2, [r2, #12]
 80070f6:	06d2      	lsls	r2, r2, #27
 80070f8:	4311      	orrs	r1, r2
 80070fa:	687a      	ldr	r2, [r7, #4]
 80070fc:	6852      	ldr	r2, [r2, #4]
 80070fe:	3a01      	subs	r2, #1
 8007100:	0112      	lsls	r2, r2, #4
 8007102:	430a      	orrs	r2, r1
 8007104:	492d      	ldr	r1, [pc, #180]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007106:	4313      	orrs	r3, r2
 8007108:	614b      	str	r3, [r1, #20]
 800710a:	e02d      	b.n	8007168 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	2b01      	cmp	r3, #1
 8007110:	d115      	bne.n	800713e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007112:	4b2a      	ldr	r3, [pc, #168]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007114:	695a      	ldr	r2, [r3, #20]
 8007116:	4b2b      	ldr	r3, [pc, #172]	@ (80071c4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8007118:	4013      	ands	r3, r2
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	6892      	ldr	r2, [r2, #8]
 800711e:	0211      	lsls	r1, r2, #8
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	6912      	ldr	r2, [r2, #16]
 8007124:	0852      	lsrs	r2, r2, #1
 8007126:	3a01      	subs	r2, #1
 8007128:	0552      	lsls	r2, r2, #21
 800712a:	4311      	orrs	r1, r2
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	6852      	ldr	r2, [r2, #4]
 8007130:	3a01      	subs	r2, #1
 8007132:	0112      	lsls	r2, r2, #4
 8007134:	430a      	orrs	r2, r1
 8007136:	4921      	ldr	r1, [pc, #132]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007138:	4313      	orrs	r3, r2
 800713a:	614b      	str	r3, [r1, #20]
 800713c:	e014      	b.n	8007168 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800713e:	4b1f      	ldr	r3, [pc, #124]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007140:	695a      	ldr	r2, [r3, #20]
 8007142:	4b21      	ldr	r3, [pc, #132]	@ (80071c8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007144:	4013      	ands	r3, r2
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	6892      	ldr	r2, [r2, #8]
 800714a:	0211      	lsls	r1, r2, #8
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	6952      	ldr	r2, [r2, #20]
 8007150:	0852      	lsrs	r2, r2, #1
 8007152:	3a01      	subs	r2, #1
 8007154:	0652      	lsls	r2, r2, #25
 8007156:	4311      	orrs	r1, r2
 8007158:	687a      	ldr	r2, [r7, #4]
 800715a:	6852      	ldr	r2, [r2, #4]
 800715c:	3a01      	subs	r2, #1
 800715e:	0112      	lsls	r2, r2, #4
 8007160:	430a      	orrs	r2, r1
 8007162:	4916      	ldr	r1, [pc, #88]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007164:	4313      	orrs	r3, r2
 8007166:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007168:	4b14      	ldr	r3, [pc, #80]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a13      	ldr	r2, [pc, #76]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 800716e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007172:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007174:	f7fb fccc 	bl	8002b10 <HAL_GetTick>
 8007178:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800717a:	e009      	b.n	8007190 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800717c:	f7fb fcc8 	bl	8002b10 <HAL_GetTick>
 8007180:	4602      	mov	r2, r0
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	1ad3      	subs	r3, r2, r3
 8007186:	2b02      	cmp	r3, #2
 8007188:	d902      	bls.n	8007190 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800718a:	2303      	movs	r3, #3
 800718c:	73fb      	strb	r3, [r7, #15]
          break;
 800718e:	e005      	b.n	800719c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007190:	4b0a      	ldr	r3, [pc, #40]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007198:	2b00      	cmp	r3, #0
 800719a:	d0ef      	beq.n	800717c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800719c:	7bfb      	ldrb	r3, [r7, #15]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d106      	bne.n	80071b0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80071a2:	4b06      	ldr	r3, [pc, #24]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80071a4:	695a      	ldr	r2, [r3, #20]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	699b      	ldr	r3, [r3, #24]
 80071aa:	4904      	ldr	r1, [pc, #16]	@ (80071bc <RCCEx_PLLSAI2_Config+0x1d8>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80071b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3710      	adds	r7, #16
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
 80071ba:	bf00      	nop
 80071bc:	40021000 	.word	0x40021000
 80071c0:	07ff800f 	.word	0x07ff800f
 80071c4:	ff9f800f 	.word	0xff9f800f
 80071c8:	f9ff800f 	.word	0xf9ff800f

080071cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b082      	sub	sp, #8
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d101      	bne.n	80071de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e049      	b.n	8007272 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071e4:	b2db      	uxtb	r3, r3
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d106      	bne.n	80071f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f7fb fb68 	bl	80028c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2202      	movs	r2, #2
 80071fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	3304      	adds	r3, #4
 8007208:	4619      	mov	r1, r3
 800720a:	4610      	mov	r0, r2
 800720c:	f000 fb2e 	bl	800786c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2201      	movs	r2, #1
 8007254:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2201      	movs	r2, #1
 8007264:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3708      	adds	r7, #8
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
	...

0800727c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800727c:	b480      	push	{r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800728a:	b2db      	uxtb	r3, r3
 800728c:	2b01      	cmp	r3, #1
 800728e:	d001      	beq.n	8007294 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	e047      	b.n	8007324 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2202      	movs	r2, #2
 8007298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a23      	ldr	r2, [pc, #140]	@ (8007330 <HAL_TIM_Base_Start+0xb4>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d01d      	beq.n	80072e2 <HAL_TIM_Base_Start+0x66>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072ae:	d018      	beq.n	80072e2 <HAL_TIM_Base_Start+0x66>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a1f      	ldr	r2, [pc, #124]	@ (8007334 <HAL_TIM_Base_Start+0xb8>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d013      	beq.n	80072e2 <HAL_TIM_Base_Start+0x66>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a1e      	ldr	r2, [pc, #120]	@ (8007338 <HAL_TIM_Base_Start+0xbc>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d00e      	beq.n	80072e2 <HAL_TIM_Base_Start+0x66>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a1c      	ldr	r2, [pc, #112]	@ (800733c <HAL_TIM_Base_Start+0xc0>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d009      	beq.n	80072e2 <HAL_TIM_Base_Start+0x66>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a1b      	ldr	r2, [pc, #108]	@ (8007340 <HAL_TIM_Base_Start+0xc4>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d004      	beq.n	80072e2 <HAL_TIM_Base_Start+0x66>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a19      	ldr	r2, [pc, #100]	@ (8007344 <HAL_TIM_Base_Start+0xc8>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d115      	bne.n	800730e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	689a      	ldr	r2, [r3, #8]
 80072e8:	4b17      	ldr	r3, [pc, #92]	@ (8007348 <HAL_TIM_Base_Start+0xcc>)
 80072ea:	4013      	ands	r3, r2
 80072ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2b06      	cmp	r3, #6
 80072f2:	d015      	beq.n	8007320 <HAL_TIM_Base_Start+0xa4>
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072fa:	d011      	beq.n	8007320 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f042 0201 	orr.w	r2, r2, #1
 800730a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800730c:	e008      	b.n	8007320 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	681a      	ldr	r2, [r3, #0]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f042 0201 	orr.w	r2, r2, #1
 800731c:	601a      	str	r2, [r3, #0]
 800731e:	e000      	b.n	8007322 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007320:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007322:	2300      	movs	r3, #0
}
 8007324:	4618      	mov	r0, r3
 8007326:	3714      	adds	r7, #20
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr
 8007330:	40012c00 	.word	0x40012c00
 8007334:	40000400 	.word	0x40000400
 8007338:	40000800 	.word	0x40000800
 800733c:	40000c00 	.word	0x40000c00
 8007340:	40013400 	.word	0x40013400
 8007344:	40014000 	.word	0x40014000
 8007348:	00010007 	.word	0x00010007

0800734c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	6a1a      	ldr	r2, [r3, #32]
 800735a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800735e:	4013      	ands	r3, r2
 8007360:	2b00      	cmp	r3, #0
 8007362:	d10f      	bne.n	8007384 <HAL_TIM_Base_Stop+0x38>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	6a1a      	ldr	r2, [r3, #32]
 800736a:	f240 4344 	movw	r3, #1092	@ 0x444
 800736e:	4013      	ands	r3, r2
 8007370:	2b00      	cmp	r3, #0
 8007372:	d107      	bne.n	8007384 <HAL_TIM_Base_Stop+0x38>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f022 0201 	bic.w	r2, r2, #1
 8007382:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800738c:	2300      	movs	r3, #0
}
 800738e:	4618      	mov	r0, r3
 8007390:	370c      	adds	r7, #12
 8007392:	46bd      	mov	sp, r7
 8007394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007398:	4770      	bx	lr
	...

0800739c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800739c:	b480      	push	{r7}
 800739e:	b085      	sub	sp, #20
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d001      	beq.n	80073b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	e04f      	b.n	8007454 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2202      	movs	r2, #2
 80073b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	68da      	ldr	r2, [r3, #12]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f042 0201 	orr.w	r2, r2, #1
 80073ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a23      	ldr	r2, [pc, #140]	@ (8007460 <HAL_TIM_Base_Start_IT+0xc4>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d01d      	beq.n	8007412 <HAL_TIM_Base_Start_IT+0x76>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073de:	d018      	beq.n	8007412 <HAL_TIM_Base_Start_IT+0x76>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a1f      	ldr	r2, [pc, #124]	@ (8007464 <HAL_TIM_Base_Start_IT+0xc8>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d013      	beq.n	8007412 <HAL_TIM_Base_Start_IT+0x76>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a1e      	ldr	r2, [pc, #120]	@ (8007468 <HAL_TIM_Base_Start_IT+0xcc>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d00e      	beq.n	8007412 <HAL_TIM_Base_Start_IT+0x76>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a1c      	ldr	r2, [pc, #112]	@ (800746c <HAL_TIM_Base_Start_IT+0xd0>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d009      	beq.n	8007412 <HAL_TIM_Base_Start_IT+0x76>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a1b      	ldr	r2, [pc, #108]	@ (8007470 <HAL_TIM_Base_Start_IT+0xd4>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d004      	beq.n	8007412 <HAL_TIM_Base_Start_IT+0x76>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a19      	ldr	r2, [pc, #100]	@ (8007474 <HAL_TIM_Base_Start_IT+0xd8>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d115      	bne.n	800743e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	4b17      	ldr	r3, [pc, #92]	@ (8007478 <HAL_TIM_Base_Start_IT+0xdc>)
 800741a:	4013      	ands	r3, r2
 800741c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2b06      	cmp	r3, #6
 8007422:	d015      	beq.n	8007450 <HAL_TIM_Base_Start_IT+0xb4>
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800742a:	d011      	beq.n	8007450 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681a      	ldr	r2, [r3, #0]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f042 0201 	orr.w	r2, r2, #1
 800743a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800743c:	e008      	b.n	8007450 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f042 0201 	orr.w	r2, r2, #1
 800744c:	601a      	str	r2, [r3, #0]
 800744e:	e000      	b.n	8007452 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007450:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3714      	adds	r7, #20
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr
 8007460:	40012c00 	.word	0x40012c00
 8007464:	40000400 	.word	0x40000400
 8007468:	40000800 	.word	0x40000800
 800746c:	40000c00 	.word	0x40000c00
 8007470:	40013400 	.word	0x40013400
 8007474:	40014000 	.word	0x40014000
 8007478:	00010007 	.word	0x00010007

0800747c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	691b      	ldr	r3, [r3, #16]
 8007492:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	f003 0302 	and.w	r3, r3, #2
 800749a:	2b00      	cmp	r3, #0
 800749c:	d020      	beq.n	80074e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f003 0302 	and.w	r3, r3, #2
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d01b      	beq.n	80074e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f06f 0202 	mvn.w	r2, #2
 80074b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2201      	movs	r2, #1
 80074b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	699b      	ldr	r3, [r3, #24]
 80074be:	f003 0303 	and.w	r3, r3, #3
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d003      	beq.n	80074ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 f9b2 	bl	8007830 <HAL_TIM_IC_CaptureCallback>
 80074cc:	e005      	b.n	80074da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 f9a4 	bl	800781c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 f9b5 	bl	8007844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	f003 0304 	and.w	r3, r3, #4
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d020      	beq.n	800752c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f003 0304 	and.w	r3, r3, #4
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d01b      	beq.n	800752c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f06f 0204 	mvn.w	r2, #4
 80074fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2202      	movs	r2, #2
 8007502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	699b      	ldr	r3, [r3, #24]
 800750a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800750e:	2b00      	cmp	r3, #0
 8007510:	d003      	beq.n	800751a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f000 f98c 	bl	8007830 <HAL_TIM_IC_CaptureCallback>
 8007518:	e005      	b.n	8007526 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 f97e 	bl	800781c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f000 f98f 	bl	8007844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	f003 0308 	and.w	r3, r3, #8
 8007532:	2b00      	cmp	r3, #0
 8007534:	d020      	beq.n	8007578 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f003 0308 	and.w	r3, r3, #8
 800753c:	2b00      	cmp	r3, #0
 800753e:	d01b      	beq.n	8007578 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f06f 0208 	mvn.w	r2, #8
 8007548:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2204      	movs	r2, #4
 800754e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	69db      	ldr	r3, [r3, #28]
 8007556:	f003 0303 	and.w	r3, r3, #3
 800755a:	2b00      	cmp	r3, #0
 800755c:	d003      	beq.n	8007566 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 f966 	bl	8007830 <HAL_TIM_IC_CaptureCallback>
 8007564:	e005      	b.n	8007572 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 f958 	bl	800781c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 f969 	bl	8007844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	f003 0310 	and.w	r3, r3, #16
 800757e:	2b00      	cmp	r3, #0
 8007580:	d020      	beq.n	80075c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f003 0310 	and.w	r3, r3, #16
 8007588:	2b00      	cmp	r3, #0
 800758a:	d01b      	beq.n	80075c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f06f 0210 	mvn.w	r2, #16
 8007594:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2208      	movs	r2, #8
 800759a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	69db      	ldr	r3, [r3, #28]
 80075a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d003      	beq.n	80075b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 f940 	bl	8007830 <HAL_TIM_IC_CaptureCallback>
 80075b0:	e005      	b.n	80075be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f000 f932 	bl	800781c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f000 f943 	bl	8007844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2200      	movs	r2, #0
 80075c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	f003 0301 	and.w	r3, r3, #1
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00c      	beq.n	80075e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f003 0301 	and.w	r3, r3, #1
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d007      	beq.n	80075e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f06f 0201 	mvn.w	r2, #1
 80075e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f7fa fc78 	bl	8001ed8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d104      	bne.n	80075fc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d00c      	beq.n	8007616 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007602:	2b00      	cmp	r3, #0
 8007604:	d007      	beq.n	8007616 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800760e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f000 fafd 	bl	8007c10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800761c:	2b00      	cmp	r3, #0
 800761e:	d00c      	beq.n	800763a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007626:	2b00      	cmp	r3, #0
 8007628:	d007      	beq.n	800763a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007632:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 faf5 	bl	8007c24 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007640:	2b00      	cmp	r3, #0
 8007642:	d00c      	beq.n	800765e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800764a:	2b00      	cmp	r3, #0
 800764c:	d007      	beq.n	800765e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007656:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f000 f8fd 	bl	8007858 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	f003 0320 	and.w	r3, r3, #32
 8007664:	2b00      	cmp	r3, #0
 8007666:	d00c      	beq.n	8007682 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f003 0320 	and.w	r3, r3, #32
 800766e:	2b00      	cmp	r3, #0
 8007670:	d007      	beq.n	8007682 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f06f 0220 	mvn.w	r2, #32
 800767a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f000 fabd 	bl	8007bfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007682:	bf00      	nop
 8007684:	3710      	adds	r7, #16
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}

0800768a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800768a:	b580      	push	{r7, lr}
 800768c:	b084      	sub	sp, #16
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]
 8007692:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007694:	2300      	movs	r3, #0
 8007696:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800769e:	2b01      	cmp	r3, #1
 80076a0:	d101      	bne.n	80076a6 <HAL_TIM_ConfigClockSource+0x1c>
 80076a2:	2302      	movs	r3, #2
 80076a4:	e0b6      	b.n	8007814 <HAL_TIM_ConfigClockSource+0x18a>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2201      	movs	r2, #1
 80076aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2202      	movs	r2, #2
 80076b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076c4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80076c8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80076d0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076e2:	d03e      	beq.n	8007762 <HAL_TIM_ConfigClockSource+0xd8>
 80076e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076e8:	f200 8087 	bhi.w	80077fa <HAL_TIM_ConfigClockSource+0x170>
 80076ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076f0:	f000 8086 	beq.w	8007800 <HAL_TIM_ConfigClockSource+0x176>
 80076f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076f8:	d87f      	bhi.n	80077fa <HAL_TIM_ConfigClockSource+0x170>
 80076fa:	2b70      	cmp	r3, #112	@ 0x70
 80076fc:	d01a      	beq.n	8007734 <HAL_TIM_ConfigClockSource+0xaa>
 80076fe:	2b70      	cmp	r3, #112	@ 0x70
 8007700:	d87b      	bhi.n	80077fa <HAL_TIM_ConfigClockSource+0x170>
 8007702:	2b60      	cmp	r3, #96	@ 0x60
 8007704:	d050      	beq.n	80077a8 <HAL_TIM_ConfigClockSource+0x11e>
 8007706:	2b60      	cmp	r3, #96	@ 0x60
 8007708:	d877      	bhi.n	80077fa <HAL_TIM_ConfigClockSource+0x170>
 800770a:	2b50      	cmp	r3, #80	@ 0x50
 800770c:	d03c      	beq.n	8007788 <HAL_TIM_ConfigClockSource+0xfe>
 800770e:	2b50      	cmp	r3, #80	@ 0x50
 8007710:	d873      	bhi.n	80077fa <HAL_TIM_ConfigClockSource+0x170>
 8007712:	2b40      	cmp	r3, #64	@ 0x40
 8007714:	d058      	beq.n	80077c8 <HAL_TIM_ConfigClockSource+0x13e>
 8007716:	2b40      	cmp	r3, #64	@ 0x40
 8007718:	d86f      	bhi.n	80077fa <HAL_TIM_ConfigClockSource+0x170>
 800771a:	2b30      	cmp	r3, #48	@ 0x30
 800771c:	d064      	beq.n	80077e8 <HAL_TIM_ConfigClockSource+0x15e>
 800771e:	2b30      	cmp	r3, #48	@ 0x30
 8007720:	d86b      	bhi.n	80077fa <HAL_TIM_ConfigClockSource+0x170>
 8007722:	2b20      	cmp	r3, #32
 8007724:	d060      	beq.n	80077e8 <HAL_TIM_ConfigClockSource+0x15e>
 8007726:	2b20      	cmp	r3, #32
 8007728:	d867      	bhi.n	80077fa <HAL_TIM_ConfigClockSource+0x170>
 800772a:	2b00      	cmp	r3, #0
 800772c:	d05c      	beq.n	80077e8 <HAL_TIM_ConfigClockSource+0x15e>
 800772e:	2b10      	cmp	r3, #16
 8007730:	d05a      	beq.n	80077e8 <HAL_TIM_ConfigClockSource+0x15e>
 8007732:	e062      	b.n	80077fa <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007744:	f000 f9b2 	bl	8007aac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007756:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	68ba      	ldr	r2, [r7, #8]
 800775e:	609a      	str	r2, [r3, #8]
      break;
 8007760:	e04f      	b.n	8007802 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007772:	f000 f99b 	bl	8007aac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	689a      	ldr	r2, [r3, #8]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007784:	609a      	str	r2, [r3, #8]
      break;
 8007786:	e03c      	b.n	8007802 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007794:	461a      	mov	r2, r3
 8007796:	f000 f90f 	bl	80079b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	2150      	movs	r1, #80	@ 0x50
 80077a0:	4618      	mov	r0, r3
 80077a2:	f000 f968 	bl	8007a76 <TIM_ITRx_SetConfig>
      break;
 80077a6:	e02c      	b.n	8007802 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80077b4:	461a      	mov	r2, r3
 80077b6:	f000 f92e 	bl	8007a16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	2160      	movs	r1, #96	@ 0x60
 80077c0:	4618      	mov	r0, r3
 80077c2:	f000 f958 	bl	8007a76 <TIM_ITRx_SetConfig>
      break;
 80077c6:	e01c      	b.n	8007802 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80077d4:	461a      	mov	r2, r3
 80077d6:	f000 f8ef 	bl	80079b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2140      	movs	r1, #64	@ 0x40
 80077e0:	4618      	mov	r0, r3
 80077e2:	f000 f948 	bl	8007a76 <TIM_ITRx_SetConfig>
      break;
 80077e6:	e00c      	b.n	8007802 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4619      	mov	r1, r3
 80077f2:	4610      	mov	r0, r2
 80077f4:	f000 f93f 	bl	8007a76 <TIM_ITRx_SetConfig>
      break;
 80077f8:	e003      	b.n	8007802 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	73fb      	strb	r3, [r7, #15]
      break;
 80077fe:	e000      	b.n	8007802 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007800:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2201      	movs	r2, #1
 8007806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2200      	movs	r2, #0
 800780e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007812:	7bfb      	ldrb	r3, [r7, #15]
}
 8007814:	4618      	mov	r0, r3
 8007816:	3710      	adds	r7, #16
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007824:	bf00      	nop
 8007826:	370c      	adds	r7, #12
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr

08007830 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007838:	bf00      	nop
 800783a:	370c      	adds	r7, #12
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr

08007844 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007844:	b480      	push	{r7}
 8007846:	b083      	sub	sp, #12
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800784c:	bf00      	nop
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007858:	b480      	push	{r7}
 800785a:	b083      	sub	sp, #12
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007860:	bf00      	nop
 8007862:	370c      	adds	r7, #12
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800786c:	b480      	push	{r7}
 800786e:	b085      	sub	sp, #20
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
 8007874:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	4a46      	ldr	r2, [pc, #280]	@ (8007998 <TIM_Base_SetConfig+0x12c>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d013      	beq.n	80078ac <TIM_Base_SetConfig+0x40>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800788a:	d00f      	beq.n	80078ac <TIM_Base_SetConfig+0x40>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	4a43      	ldr	r2, [pc, #268]	@ (800799c <TIM_Base_SetConfig+0x130>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d00b      	beq.n	80078ac <TIM_Base_SetConfig+0x40>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	4a42      	ldr	r2, [pc, #264]	@ (80079a0 <TIM_Base_SetConfig+0x134>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d007      	beq.n	80078ac <TIM_Base_SetConfig+0x40>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	4a41      	ldr	r2, [pc, #260]	@ (80079a4 <TIM_Base_SetConfig+0x138>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d003      	beq.n	80078ac <TIM_Base_SetConfig+0x40>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	4a40      	ldr	r2, [pc, #256]	@ (80079a8 <TIM_Base_SetConfig+0x13c>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d108      	bne.n	80078be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	68fa      	ldr	r2, [r7, #12]
 80078ba:	4313      	orrs	r3, r2
 80078bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	4a35      	ldr	r2, [pc, #212]	@ (8007998 <TIM_Base_SetConfig+0x12c>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d01f      	beq.n	8007906 <TIM_Base_SetConfig+0x9a>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078cc:	d01b      	beq.n	8007906 <TIM_Base_SetConfig+0x9a>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4a32      	ldr	r2, [pc, #200]	@ (800799c <TIM_Base_SetConfig+0x130>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d017      	beq.n	8007906 <TIM_Base_SetConfig+0x9a>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4a31      	ldr	r2, [pc, #196]	@ (80079a0 <TIM_Base_SetConfig+0x134>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d013      	beq.n	8007906 <TIM_Base_SetConfig+0x9a>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a30      	ldr	r2, [pc, #192]	@ (80079a4 <TIM_Base_SetConfig+0x138>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d00f      	beq.n	8007906 <TIM_Base_SetConfig+0x9a>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	4a2f      	ldr	r2, [pc, #188]	@ (80079a8 <TIM_Base_SetConfig+0x13c>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d00b      	beq.n	8007906 <TIM_Base_SetConfig+0x9a>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a2e      	ldr	r2, [pc, #184]	@ (80079ac <TIM_Base_SetConfig+0x140>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d007      	beq.n	8007906 <TIM_Base_SetConfig+0x9a>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a2d      	ldr	r2, [pc, #180]	@ (80079b0 <TIM_Base_SetConfig+0x144>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d003      	beq.n	8007906 <TIM_Base_SetConfig+0x9a>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a2c      	ldr	r2, [pc, #176]	@ (80079b4 <TIM_Base_SetConfig+0x148>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d108      	bne.n	8007918 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800790c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	68db      	ldr	r3, [r3, #12]
 8007912:	68fa      	ldr	r2, [r7, #12]
 8007914:	4313      	orrs	r3, r2
 8007916:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	695b      	ldr	r3, [r3, #20]
 8007922:	4313      	orrs	r3, r2
 8007924:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	68fa      	ldr	r2, [r7, #12]
 800792a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	689a      	ldr	r2, [r3, #8]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	681a      	ldr	r2, [r3, #0]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	4a16      	ldr	r2, [pc, #88]	@ (8007998 <TIM_Base_SetConfig+0x12c>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d00f      	beq.n	8007964 <TIM_Base_SetConfig+0xf8>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	4a18      	ldr	r2, [pc, #96]	@ (80079a8 <TIM_Base_SetConfig+0x13c>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d00b      	beq.n	8007964 <TIM_Base_SetConfig+0xf8>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	4a17      	ldr	r2, [pc, #92]	@ (80079ac <TIM_Base_SetConfig+0x140>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d007      	beq.n	8007964 <TIM_Base_SetConfig+0xf8>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a16      	ldr	r2, [pc, #88]	@ (80079b0 <TIM_Base_SetConfig+0x144>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d003      	beq.n	8007964 <TIM_Base_SetConfig+0xf8>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a15      	ldr	r2, [pc, #84]	@ (80079b4 <TIM_Base_SetConfig+0x148>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d103      	bne.n	800796c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	691a      	ldr	r2, [r3, #16]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2201      	movs	r2, #1
 8007970:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	f003 0301 	and.w	r3, r3, #1
 800797a:	2b01      	cmp	r3, #1
 800797c:	d105      	bne.n	800798a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	691b      	ldr	r3, [r3, #16]
 8007982:	f023 0201 	bic.w	r2, r3, #1
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	611a      	str	r2, [r3, #16]
  }
}
 800798a:	bf00      	nop
 800798c:	3714      	adds	r7, #20
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr
 8007996:	bf00      	nop
 8007998:	40012c00 	.word	0x40012c00
 800799c:	40000400 	.word	0x40000400
 80079a0:	40000800 	.word	0x40000800
 80079a4:	40000c00 	.word	0x40000c00
 80079a8:	40013400 	.word	0x40013400
 80079ac:	40014000 	.word	0x40014000
 80079b0:	40014400 	.word	0x40014400
 80079b4:	40014800 	.word	0x40014800

080079b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b087      	sub	sp, #28
 80079bc:	af00      	add	r7, sp, #0
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	60b9      	str	r1, [r7, #8]
 80079c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6a1b      	ldr	r3, [r3, #32]
 80079c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	f023 0201 	bic.w	r2, r3, #1
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80079e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	011b      	lsls	r3, r3, #4
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	f023 030a 	bic.w	r3, r3, #10
 80079f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079f6:	697a      	ldr	r2, [r7, #20]
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	621a      	str	r2, [r3, #32]
}
 8007a0a:	bf00      	nop
 8007a0c:	371c      	adds	r7, #28
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr

08007a16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a16:	b480      	push	{r7}
 8007a18:	b087      	sub	sp, #28
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	60f8      	str	r0, [r7, #12]
 8007a1e:	60b9      	str	r1, [r7, #8]
 8007a20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6a1b      	ldr	r3, [r3, #32]
 8007a26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	6a1b      	ldr	r3, [r3, #32]
 8007a2c:	f023 0210 	bic.w	r2, r3, #16
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	699b      	ldr	r3, [r3, #24]
 8007a38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007a40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	031b      	lsls	r3, r3, #12
 8007a46:	693a      	ldr	r2, [r7, #16]
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007a52:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	011b      	lsls	r3, r3, #4
 8007a58:	697a      	ldr	r2, [r7, #20]
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	693a      	ldr	r2, [r7, #16]
 8007a62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	697a      	ldr	r2, [r7, #20]
 8007a68:	621a      	str	r2, [r3, #32]
}
 8007a6a:	bf00      	nop
 8007a6c:	371c      	adds	r7, #28
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr

08007a76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a76:	b480      	push	{r7}
 8007a78:	b085      	sub	sp, #20
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	6078      	str	r0, [r7, #4]
 8007a7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a8e:	683a      	ldr	r2, [r7, #0]
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	4313      	orrs	r3, r2
 8007a94:	f043 0307 	orr.w	r3, r3, #7
 8007a98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	68fa      	ldr	r2, [r7, #12]
 8007a9e:	609a      	str	r2, [r3, #8]
}
 8007aa0:	bf00      	nop
 8007aa2:	3714      	adds	r7, #20
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b087      	sub	sp, #28
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	60f8      	str	r0, [r7, #12]
 8007ab4:	60b9      	str	r1, [r7, #8]
 8007ab6:	607a      	str	r2, [r7, #4]
 8007ab8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007ac6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	021a      	lsls	r2, r3, #8
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	431a      	orrs	r2, r3
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	697a      	ldr	r2, [r7, #20]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	697a      	ldr	r2, [r7, #20]
 8007ade:	609a      	str	r2, [r3, #8]
}
 8007ae0:	bf00      	nop
 8007ae2:	371c      	adds	r7, #28
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr

08007aec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b085      	sub	sp, #20
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d101      	bne.n	8007b04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b00:	2302      	movs	r3, #2
 8007b02:	e068      	b.n	8007bd6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2202      	movs	r2, #2
 8007b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a2e      	ldr	r2, [pc, #184]	@ (8007be4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d004      	beq.n	8007b38 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a2d      	ldr	r2, [pc, #180]	@ (8007be8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d108      	bne.n	8007b4a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007b3e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	68fa      	ldr	r2, [r7, #12]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b50:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	68fa      	ldr	r2, [r7, #12]
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	68fa      	ldr	r2, [r7, #12]
 8007b62:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a1e      	ldr	r2, [pc, #120]	@ (8007be4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d01d      	beq.n	8007baa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b76:	d018      	beq.n	8007baa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a1b      	ldr	r2, [pc, #108]	@ (8007bec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d013      	beq.n	8007baa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a1a      	ldr	r2, [pc, #104]	@ (8007bf0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d00e      	beq.n	8007baa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a18      	ldr	r2, [pc, #96]	@ (8007bf4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d009      	beq.n	8007baa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a13      	ldr	r2, [pc, #76]	@ (8007be8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d004      	beq.n	8007baa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a14      	ldr	r2, [pc, #80]	@ (8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d10c      	bne.n	8007bc4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007bb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	68ba      	ldr	r2, [r7, #8]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68ba      	ldr	r2, [r7, #8]
 8007bc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007bd4:	2300      	movs	r3, #0
}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3714      	adds	r7, #20
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr
 8007be2:	bf00      	nop
 8007be4:	40012c00 	.word	0x40012c00
 8007be8:	40013400 	.word	0x40013400
 8007bec:	40000400 	.word	0x40000400
 8007bf0:	40000800 	.word	0x40000800
 8007bf4:	40000c00 	.word	0x40000c00
 8007bf8:	40014000 	.word	0x40014000

08007bfc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c04:	bf00      	nop
 8007c06:	370c      	adds	r7, #12
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c18:	bf00      	nop
 8007c1a:	370c      	adds	r7, #12
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b083      	sub	sp, #12
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007c2c:	bf00      	nop
 8007c2e:	370c      	adds	r7, #12
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr

08007c38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b082      	sub	sp, #8
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d101      	bne.n	8007c4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e042      	b.n	8007cd0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d106      	bne.n	8007c62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2200      	movs	r2, #0
 8007c58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f7fa fea3 	bl	80029a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2224      	movs	r2, #36	@ 0x24
 8007c66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f022 0201 	bic.w	r2, r2, #1
 8007c78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d002      	beq.n	8007c88 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f000 fbb2 	bl	80083ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f000 f8b3 	bl	8007df4 <UART_SetConfig>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d101      	bne.n	8007c98 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007c94:	2301      	movs	r3, #1
 8007c96:	e01b      	b.n	8007cd0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	685a      	ldr	r2, [r3, #4]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007ca6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	689a      	ldr	r2, [r3, #8]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007cb6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	681a      	ldr	r2, [r3, #0]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f042 0201 	orr.w	r2, r2, #1
 8007cc6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f000 fc31 	bl	8008530 <UART_CheckIdleState>
 8007cce:	4603      	mov	r3, r0
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3708      	adds	r7, #8
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b08a      	sub	sp, #40	@ 0x28
 8007cdc:	af02      	add	r7, sp, #8
 8007cde:	60f8      	str	r0, [r7, #12]
 8007ce0:	60b9      	str	r1, [r7, #8]
 8007ce2:	603b      	str	r3, [r7, #0]
 8007ce4:	4613      	mov	r3, r2
 8007ce6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cee:	2b20      	cmp	r3, #32
 8007cf0:	d17b      	bne.n	8007dea <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d002      	beq.n	8007cfe <HAL_UART_Transmit+0x26>
 8007cf8:	88fb      	ldrh	r3, [r7, #6]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d101      	bne.n	8007d02 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e074      	b.n	8007dec <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2221      	movs	r2, #33	@ 0x21
 8007d0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d12:	f7fa fefd 	bl	8002b10 <HAL_GetTick>
 8007d16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	88fa      	ldrh	r2, [r7, #6]
 8007d1c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	88fa      	ldrh	r2, [r7, #6]
 8007d24:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d30:	d108      	bne.n	8007d44 <HAL_UART_Transmit+0x6c>
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	691b      	ldr	r3, [r3, #16]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d104      	bne.n	8007d44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	61bb      	str	r3, [r7, #24]
 8007d42:	e003      	b.n	8007d4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007d4c:	e030      	b.n	8007db0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	9300      	str	r3, [sp, #0]
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	2200      	movs	r2, #0
 8007d56:	2180      	movs	r1, #128	@ 0x80
 8007d58:	68f8      	ldr	r0, [r7, #12]
 8007d5a:	f000 fc93 	bl	8008684 <UART_WaitOnFlagUntilTimeout>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d005      	beq.n	8007d70 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2220      	movs	r2, #32
 8007d68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007d6c:	2303      	movs	r3, #3
 8007d6e:	e03d      	b.n	8007dec <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d10b      	bne.n	8007d8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d76:	69bb      	ldr	r3, [r7, #24]
 8007d78:	881a      	ldrh	r2, [r3, #0]
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d82:	b292      	uxth	r2, r2
 8007d84:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	3302      	adds	r3, #2
 8007d8a:	61bb      	str	r3, [r7, #24]
 8007d8c:	e007      	b.n	8007d9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	781a      	ldrb	r2, [r3, #0]
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007d98:	69fb      	ldr	r3, [r7, #28]
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	3b01      	subs	r3, #1
 8007da8:	b29a      	uxth	r2, r3
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d1c8      	bne.n	8007d4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	9300      	str	r3, [sp, #0]
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	2140      	movs	r1, #64	@ 0x40
 8007dc6:	68f8      	ldr	r0, [r7, #12]
 8007dc8:	f000 fc5c 	bl	8008684 <UART_WaitOnFlagUntilTimeout>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d005      	beq.n	8007dde <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2220      	movs	r2, #32
 8007dd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	e006      	b.n	8007dec <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2220      	movs	r2, #32
 8007de2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007de6:	2300      	movs	r3, #0
 8007de8:	e000      	b.n	8007dec <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007dea:	2302      	movs	r3, #2
  }
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3720      	adds	r7, #32
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}

08007df4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007df4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007df8:	b08c      	sub	sp, #48	@ 0x30
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	689a      	ldr	r2, [r3, #8]
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	691b      	ldr	r3, [r3, #16]
 8007e0c:	431a      	orrs	r2, r3
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	695b      	ldr	r3, [r3, #20]
 8007e12:	431a      	orrs	r2, r3
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	69db      	ldr	r3, [r3, #28]
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	4baa      	ldr	r3, [pc, #680]	@ (80080cc <UART_SetConfig+0x2d8>)
 8007e24:	4013      	ands	r3, r2
 8007e26:	697a      	ldr	r2, [r7, #20]
 8007e28:	6812      	ldr	r2, [r2, #0]
 8007e2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e2c:	430b      	orrs	r3, r1
 8007e2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	68da      	ldr	r2, [r3, #12]
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	430a      	orrs	r2, r1
 8007e44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	699b      	ldr	r3, [r3, #24]
 8007e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007e4c:	697b      	ldr	r3, [r7, #20]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a9f      	ldr	r2, [pc, #636]	@ (80080d0 <UART_SetConfig+0x2dc>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d004      	beq.n	8007e60 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	6a1b      	ldr	r3, [r3, #32]
 8007e5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e60:	697b      	ldr	r3, [r7, #20]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	689b      	ldr	r3, [r3, #8]
 8007e66:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007e6a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007e6e:	697a      	ldr	r2, [r7, #20]
 8007e70:	6812      	ldr	r2, [r2, #0]
 8007e72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e74:	430b      	orrs	r3, r1
 8007e76:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e7e:	f023 010f 	bic.w	r1, r3, #15
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	430a      	orrs	r2, r1
 8007e8c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a90      	ldr	r2, [pc, #576]	@ (80080d4 <UART_SetConfig+0x2e0>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d125      	bne.n	8007ee4 <UART_SetConfig+0xf0>
 8007e98:	4b8f      	ldr	r3, [pc, #572]	@ (80080d8 <UART_SetConfig+0x2e4>)
 8007e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e9e:	f003 0303 	and.w	r3, r3, #3
 8007ea2:	2b03      	cmp	r3, #3
 8007ea4:	d81a      	bhi.n	8007edc <UART_SetConfig+0xe8>
 8007ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8007eac <UART_SetConfig+0xb8>)
 8007ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eac:	08007ebd 	.word	0x08007ebd
 8007eb0:	08007ecd 	.word	0x08007ecd
 8007eb4:	08007ec5 	.word	0x08007ec5
 8007eb8:	08007ed5 	.word	0x08007ed5
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ec2:	e116      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007ec4:	2302      	movs	r3, #2
 8007ec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eca:	e112      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007ecc:	2304      	movs	r3, #4
 8007ece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ed2:	e10e      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007ed4:	2308      	movs	r3, #8
 8007ed6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eda:	e10a      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007edc:	2310      	movs	r3, #16
 8007ede:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ee2:	e106      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a7c      	ldr	r2, [pc, #496]	@ (80080dc <UART_SetConfig+0x2e8>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d138      	bne.n	8007f60 <UART_SetConfig+0x16c>
 8007eee:	4b7a      	ldr	r3, [pc, #488]	@ (80080d8 <UART_SetConfig+0x2e4>)
 8007ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ef4:	f003 030c 	and.w	r3, r3, #12
 8007ef8:	2b0c      	cmp	r3, #12
 8007efa:	d82d      	bhi.n	8007f58 <UART_SetConfig+0x164>
 8007efc:	a201      	add	r2, pc, #4	@ (adr r2, 8007f04 <UART_SetConfig+0x110>)
 8007efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f02:	bf00      	nop
 8007f04:	08007f39 	.word	0x08007f39
 8007f08:	08007f59 	.word	0x08007f59
 8007f0c:	08007f59 	.word	0x08007f59
 8007f10:	08007f59 	.word	0x08007f59
 8007f14:	08007f49 	.word	0x08007f49
 8007f18:	08007f59 	.word	0x08007f59
 8007f1c:	08007f59 	.word	0x08007f59
 8007f20:	08007f59 	.word	0x08007f59
 8007f24:	08007f41 	.word	0x08007f41
 8007f28:	08007f59 	.word	0x08007f59
 8007f2c:	08007f59 	.word	0x08007f59
 8007f30:	08007f59 	.word	0x08007f59
 8007f34:	08007f51 	.word	0x08007f51
 8007f38:	2300      	movs	r3, #0
 8007f3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f3e:	e0d8      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007f40:	2302      	movs	r3, #2
 8007f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f46:	e0d4      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007f48:	2304      	movs	r3, #4
 8007f4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f4e:	e0d0      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007f50:	2308      	movs	r3, #8
 8007f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f56:	e0cc      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007f58:	2310      	movs	r3, #16
 8007f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f5e:	e0c8      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a5e      	ldr	r2, [pc, #376]	@ (80080e0 <UART_SetConfig+0x2ec>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d125      	bne.n	8007fb6 <UART_SetConfig+0x1c2>
 8007f6a:	4b5b      	ldr	r3, [pc, #364]	@ (80080d8 <UART_SetConfig+0x2e4>)
 8007f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f70:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007f74:	2b30      	cmp	r3, #48	@ 0x30
 8007f76:	d016      	beq.n	8007fa6 <UART_SetConfig+0x1b2>
 8007f78:	2b30      	cmp	r3, #48	@ 0x30
 8007f7a:	d818      	bhi.n	8007fae <UART_SetConfig+0x1ba>
 8007f7c:	2b20      	cmp	r3, #32
 8007f7e:	d00a      	beq.n	8007f96 <UART_SetConfig+0x1a2>
 8007f80:	2b20      	cmp	r3, #32
 8007f82:	d814      	bhi.n	8007fae <UART_SetConfig+0x1ba>
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d002      	beq.n	8007f8e <UART_SetConfig+0x19a>
 8007f88:	2b10      	cmp	r3, #16
 8007f8a:	d008      	beq.n	8007f9e <UART_SetConfig+0x1aa>
 8007f8c:	e00f      	b.n	8007fae <UART_SetConfig+0x1ba>
 8007f8e:	2300      	movs	r3, #0
 8007f90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f94:	e0ad      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007f96:	2302      	movs	r3, #2
 8007f98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f9c:	e0a9      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007f9e:	2304      	movs	r3, #4
 8007fa0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fa4:	e0a5      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007fa6:	2308      	movs	r3, #8
 8007fa8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fac:	e0a1      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007fae:	2310      	movs	r3, #16
 8007fb0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fb4:	e09d      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a4a      	ldr	r2, [pc, #296]	@ (80080e4 <UART_SetConfig+0x2f0>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d125      	bne.n	800800c <UART_SetConfig+0x218>
 8007fc0:	4b45      	ldr	r3, [pc, #276]	@ (80080d8 <UART_SetConfig+0x2e4>)
 8007fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fc6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007fca:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fcc:	d016      	beq.n	8007ffc <UART_SetConfig+0x208>
 8007fce:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fd0:	d818      	bhi.n	8008004 <UART_SetConfig+0x210>
 8007fd2:	2b80      	cmp	r3, #128	@ 0x80
 8007fd4:	d00a      	beq.n	8007fec <UART_SetConfig+0x1f8>
 8007fd6:	2b80      	cmp	r3, #128	@ 0x80
 8007fd8:	d814      	bhi.n	8008004 <UART_SetConfig+0x210>
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d002      	beq.n	8007fe4 <UART_SetConfig+0x1f0>
 8007fde:	2b40      	cmp	r3, #64	@ 0x40
 8007fe0:	d008      	beq.n	8007ff4 <UART_SetConfig+0x200>
 8007fe2:	e00f      	b.n	8008004 <UART_SetConfig+0x210>
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fea:	e082      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007fec:	2302      	movs	r3, #2
 8007fee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ff2:	e07e      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007ff4:	2304      	movs	r3, #4
 8007ff6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ffa:	e07a      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8007ffc:	2308      	movs	r3, #8
 8007ffe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008002:	e076      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8008004:	2310      	movs	r3, #16
 8008006:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800800a:	e072      	b.n	80080f2 <UART_SetConfig+0x2fe>
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a35      	ldr	r2, [pc, #212]	@ (80080e8 <UART_SetConfig+0x2f4>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d12a      	bne.n	800806c <UART_SetConfig+0x278>
 8008016:	4b30      	ldr	r3, [pc, #192]	@ (80080d8 <UART_SetConfig+0x2e4>)
 8008018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800801c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008020:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008024:	d01a      	beq.n	800805c <UART_SetConfig+0x268>
 8008026:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800802a:	d81b      	bhi.n	8008064 <UART_SetConfig+0x270>
 800802c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008030:	d00c      	beq.n	800804c <UART_SetConfig+0x258>
 8008032:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008036:	d815      	bhi.n	8008064 <UART_SetConfig+0x270>
 8008038:	2b00      	cmp	r3, #0
 800803a:	d003      	beq.n	8008044 <UART_SetConfig+0x250>
 800803c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008040:	d008      	beq.n	8008054 <UART_SetConfig+0x260>
 8008042:	e00f      	b.n	8008064 <UART_SetConfig+0x270>
 8008044:	2300      	movs	r3, #0
 8008046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800804a:	e052      	b.n	80080f2 <UART_SetConfig+0x2fe>
 800804c:	2302      	movs	r3, #2
 800804e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008052:	e04e      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8008054:	2304      	movs	r3, #4
 8008056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800805a:	e04a      	b.n	80080f2 <UART_SetConfig+0x2fe>
 800805c:	2308      	movs	r3, #8
 800805e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008062:	e046      	b.n	80080f2 <UART_SetConfig+0x2fe>
 8008064:	2310      	movs	r3, #16
 8008066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800806a:	e042      	b.n	80080f2 <UART_SetConfig+0x2fe>
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a17      	ldr	r2, [pc, #92]	@ (80080d0 <UART_SetConfig+0x2dc>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d13a      	bne.n	80080ec <UART_SetConfig+0x2f8>
 8008076:	4b18      	ldr	r3, [pc, #96]	@ (80080d8 <UART_SetConfig+0x2e4>)
 8008078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800807c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008080:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008084:	d01a      	beq.n	80080bc <UART_SetConfig+0x2c8>
 8008086:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800808a:	d81b      	bhi.n	80080c4 <UART_SetConfig+0x2d0>
 800808c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008090:	d00c      	beq.n	80080ac <UART_SetConfig+0x2b8>
 8008092:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008096:	d815      	bhi.n	80080c4 <UART_SetConfig+0x2d0>
 8008098:	2b00      	cmp	r3, #0
 800809a:	d003      	beq.n	80080a4 <UART_SetConfig+0x2b0>
 800809c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080a0:	d008      	beq.n	80080b4 <UART_SetConfig+0x2c0>
 80080a2:	e00f      	b.n	80080c4 <UART_SetConfig+0x2d0>
 80080a4:	2300      	movs	r3, #0
 80080a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080aa:	e022      	b.n	80080f2 <UART_SetConfig+0x2fe>
 80080ac:	2302      	movs	r3, #2
 80080ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080b2:	e01e      	b.n	80080f2 <UART_SetConfig+0x2fe>
 80080b4:	2304      	movs	r3, #4
 80080b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080ba:	e01a      	b.n	80080f2 <UART_SetConfig+0x2fe>
 80080bc:	2308      	movs	r3, #8
 80080be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080c2:	e016      	b.n	80080f2 <UART_SetConfig+0x2fe>
 80080c4:	2310      	movs	r3, #16
 80080c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080ca:	e012      	b.n	80080f2 <UART_SetConfig+0x2fe>
 80080cc:	cfff69f3 	.word	0xcfff69f3
 80080d0:	40008000 	.word	0x40008000
 80080d4:	40013800 	.word	0x40013800
 80080d8:	40021000 	.word	0x40021000
 80080dc:	40004400 	.word	0x40004400
 80080e0:	40004800 	.word	0x40004800
 80080e4:	40004c00 	.word	0x40004c00
 80080e8:	40005000 	.word	0x40005000
 80080ec:	2310      	movs	r3, #16
 80080ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4aae      	ldr	r2, [pc, #696]	@ (80083b0 <UART_SetConfig+0x5bc>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	f040 8097 	bne.w	800822c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80080fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008102:	2b08      	cmp	r3, #8
 8008104:	d823      	bhi.n	800814e <UART_SetConfig+0x35a>
 8008106:	a201      	add	r2, pc, #4	@ (adr r2, 800810c <UART_SetConfig+0x318>)
 8008108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800810c:	08008131 	.word	0x08008131
 8008110:	0800814f 	.word	0x0800814f
 8008114:	08008139 	.word	0x08008139
 8008118:	0800814f 	.word	0x0800814f
 800811c:	0800813f 	.word	0x0800813f
 8008120:	0800814f 	.word	0x0800814f
 8008124:	0800814f 	.word	0x0800814f
 8008128:	0800814f 	.word	0x0800814f
 800812c:	08008147 	.word	0x08008147
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008130:	f7fe fa16 	bl	8006560 <HAL_RCC_GetPCLK1Freq>
 8008134:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008136:	e010      	b.n	800815a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008138:	4b9e      	ldr	r3, [pc, #632]	@ (80083b4 <UART_SetConfig+0x5c0>)
 800813a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800813c:	e00d      	b.n	800815a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800813e:	f7fe f977 	bl	8006430 <HAL_RCC_GetSysClockFreq>
 8008142:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008144:	e009      	b.n	800815a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008146:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800814a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800814c:	e005      	b.n	800815a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800814e:	2300      	movs	r3, #0
 8008150:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008152:	2301      	movs	r3, #1
 8008154:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008158:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800815a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800815c:	2b00      	cmp	r3, #0
 800815e:	f000 8130 	beq.w	80083c2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008166:	4a94      	ldr	r2, [pc, #592]	@ (80083b8 <UART_SetConfig+0x5c4>)
 8008168:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800816c:	461a      	mov	r2, r3
 800816e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008170:	fbb3 f3f2 	udiv	r3, r3, r2
 8008174:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	685a      	ldr	r2, [r3, #4]
 800817a:	4613      	mov	r3, r2
 800817c:	005b      	lsls	r3, r3, #1
 800817e:	4413      	add	r3, r2
 8008180:	69ba      	ldr	r2, [r7, #24]
 8008182:	429a      	cmp	r2, r3
 8008184:	d305      	bcc.n	8008192 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800818c:	69ba      	ldr	r2, [r7, #24]
 800818e:	429a      	cmp	r2, r3
 8008190:	d903      	bls.n	800819a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008198:	e113      	b.n	80083c2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800819a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819c:	2200      	movs	r2, #0
 800819e:	60bb      	str	r3, [r7, #8]
 80081a0:	60fa      	str	r2, [r7, #12]
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081a6:	4a84      	ldr	r2, [pc, #528]	@ (80083b8 <UART_SetConfig+0x5c4>)
 80081a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	2200      	movs	r2, #0
 80081b0:	603b      	str	r3, [r7, #0]
 80081b2:	607a      	str	r2, [r7, #4]
 80081b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80081bc:	f7f8 fbae 	bl	800091c <__aeabi_uldivmod>
 80081c0:	4602      	mov	r2, r0
 80081c2:	460b      	mov	r3, r1
 80081c4:	4610      	mov	r0, r2
 80081c6:	4619      	mov	r1, r3
 80081c8:	f04f 0200 	mov.w	r2, #0
 80081cc:	f04f 0300 	mov.w	r3, #0
 80081d0:	020b      	lsls	r3, r1, #8
 80081d2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80081d6:	0202      	lsls	r2, r0, #8
 80081d8:	6979      	ldr	r1, [r7, #20]
 80081da:	6849      	ldr	r1, [r1, #4]
 80081dc:	0849      	lsrs	r1, r1, #1
 80081de:	2000      	movs	r0, #0
 80081e0:	460c      	mov	r4, r1
 80081e2:	4605      	mov	r5, r0
 80081e4:	eb12 0804 	adds.w	r8, r2, r4
 80081e8:	eb43 0905 	adc.w	r9, r3, r5
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	469a      	mov	sl, r3
 80081f4:	4693      	mov	fp, r2
 80081f6:	4652      	mov	r2, sl
 80081f8:	465b      	mov	r3, fp
 80081fa:	4640      	mov	r0, r8
 80081fc:	4649      	mov	r1, r9
 80081fe:	f7f8 fb8d 	bl	800091c <__aeabi_uldivmod>
 8008202:	4602      	mov	r2, r0
 8008204:	460b      	mov	r3, r1
 8008206:	4613      	mov	r3, r2
 8008208:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800820a:	6a3b      	ldr	r3, [r7, #32]
 800820c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008210:	d308      	bcc.n	8008224 <UART_SetConfig+0x430>
 8008212:	6a3b      	ldr	r3, [r7, #32]
 8008214:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008218:	d204      	bcs.n	8008224 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	6a3a      	ldr	r2, [r7, #32]
 8008220:	60da      	str	r2, [r3, #12]
 8008222:	e0ce      	b.n	80083c2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008224:	2301      	movs	r3, #1
 8008226:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800822a:	e0ca      	b.n	80083c2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	69db      	ldr	r3, [r3, #28]
 8008230:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008234:	d166      	bne.n	8008304 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008236:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800823a:	2b08      	cmp	r3, #8
 800823c:	d827      	bhi.n	800828e <UART_SetConfig+0x49a>
 800823e:	a201      	add	r2, pc, #4	@ (adr r2, 8008244 <UART_SetConfig+0x450>)
 8008240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008244:	08008269 	.word	0x08008269
 8008248:	08008271 	.word	0x08008271
 800824c:	08008279 	.word	0x08008279
 8008250:	0800828f 	.word	0x0800828f
 8008254:	0800827f 	.word	0x0800827f
 8008258:	0800828f 	.word	0x0800828f
 800825c:	0800828f 	.word	0x0800828f
 8008260:	0800828f 	.word	0x0800828f
 8008264:	08008287 	.word	0x08008287
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008268:	f7fe f97a 	bl	8006560 <HAL_RCC_GetPCLK1Freq>
 800826c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800826e:	e014      	b.n	800829a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008270:	f7fe f98c 	bl	800658c <HAL_RCC_GetPCLK2Freq>
 8008274:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008276:	e010      	b.n	800829a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008278:	4b4e      	ldr	r3, [pc, #312]	@ (80083b4 <UART_SetConfig+0x5c0>)
 800827a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800827c:	e00d      	b.n	800829a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800827e:	f7fe f8d7 	bl	8006430 <HAL_RCC_GetSysClockFreq>
 8008282:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008284:	e009      	b.n	800829a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008286:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800828a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800828c:	e005      	b.n	800829a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800828e:	2300      	movs	r3, #0
 8008290:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008292:	2301      	movs	r3, #1
 8008294:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008298:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800829a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829c:	2b00      	cmp	r3, #0
 800829e:	f000 8090 	beq.w	80083c2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082a6:	4a44      	ldr	r2, [pc, #272]	@ (80083b8 <UART_SetConfig+0x5c4>)
 80082a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80082ac:	461a      	mov	r2, r3
 80082ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80082b4:	005a      	lsls	r2, r3, #1
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	085b      	lsrs	r3, r3, #1
 80082bc:	441a      	add	r2, r3
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80082c6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082c8:	6a3b      	ldr	r3, [r7, #32]
 80082ca:	2b0f      	cmp	r3, #15
 80082cc:	d916      	bls.n	80082fc <UART_SetConfig+0x508>
 80082ce:	6a3b      	ldr	r3, [r7, #32]
 80082d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082d4:	d212      	bcs.n	80082fc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80082d6:	6a3b      	ldr	r3, [r7, #32]
 80082d8:	b29b      	uxth	r3, r3
 80082da:	f023 030f 	bic.w	r3, r3, #15
 80082de:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80082e0:	6a3b      	ldr	r3, [r7, #32]
 80082e2:	085b      	lsrs	r3, r3, #1
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	f003 0307 	and.w	r3, r3, #7
 80082ea:	b29a      	uxth	r2, r3
 80082ec:	8bfb      	ldrh	r3, [r7, #30]
 80082ee:	4313      	orrs	r3, r2
 80082f0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	8bfa      	ldrh	r2, [r7, #30]
 80082f8:	60da      	str	r2, [r3, #12]
 80082fa:	e062      	b.n	80083c2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008302:	e05e      	b.n	80083c2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008304:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008308:	2b08      	cmp	r3, #8
 800830a:	d828      	bhi.n	800835e <UART_SetConfig+0x56a>
 800830c:	a201      	add	r2, pc, #4	@ (adr r2, 8008314 <UART_SetConfig+0x520>)
 800830e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008312:	bf00      	nop
 8008314:	08008339 	.word	0x08008339
 8008318:	08008341 	.word	0x08008341
 800831c:	08008349 	.word	0x08008349
 8008320:	0800835f 	.word	0x0800835f
 8008324:	0800834f 	.word	0x0800834f
 8008328:	0800835f 	.word	0x0800835f
 800832c:	0800835f 	.word	0x0800835f
 8008330:	0800835f 	.word	0x0800835f
 8008334:	08008357 	.word	0x08008357
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008338:	f7fe f912 	bl	8006560 <HAL_RCC_GetPCLK1Freq>
 800833c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800833e:	e014      	b.n	800836a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008340:	f7fe f924 	bl	800658c <HAL_RCC_GetPCLK2Freq>
 8008344:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008346:	e010      	b.n	800836a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008348:	4b1a      	ldr	r3, [pc, #104]	@ (80083b4 <UART_SetConfig+0x5c0>)
 800834a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800834c:	e00d      	b.n	800836a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800834e:	f7fe f86f 	bl	8006430 <HAL_RCC_GetSysClockFreq>
 8008352:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008354:	e009      	b.n	800836a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008356:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800835a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800835c:	e005      	b.n	800836a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800835e:	2300      	movs	r3, #0
 8008360:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008368:	bf00      	nop
    }

    if (pclk != 0U)
 800836a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836c:	2b00      	cmp	r3, #0
 800836e:	d028      	beq.n	80083c2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008374:	4a10      	ldr	r2, [pc, #64]	@ (80083b8 <UART_SetConfig+0x5c4>)
 8008376:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800837a:	461a      	mov	r2, r3
 800837c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800837e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	685b      	ldr	r3, [r3, #4]
 8008386:	085b      	lsrs	r3, r3, #1
 8008388:	441a      	add	r2, r3
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008392:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008394:	6a3b      	ldr	r3, [r7, #32]
 8008396:	2b0f      	cmp	r3, #15
 8008398:	d910      	bls.n	80083bc <UART_SetConfig+0x5c8>
 800839a:	6a3b      	ldr	r3, [r7, #32]
 800839c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083a0:	d20c      	bcs.n	80083bc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80083a2:	6a3b      	ldr	r3, [r7, #32]
 80083a4:	b29a      	uxth	r2, r3
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	60da      	str	r2, [r3, #12]
 80083ac:	e009      	b.n	80083c2 <UART_SetConfig+0x5ce>
 80083ae:	bf00      	nop
 80083b0:	40008000 	.word	0x40008000
 80083b4:	00f42400 	.word	0x00f42400
 80083b8:	0800c9b0 	.word	0x0800c9b0
      }
      else
      {
        ret = HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	2201      	movs	r2, #1
 80083c6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	2201      	movs	r2, #1
 80083ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	2200      	movs	r2, #0
 80083d6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	2200      	movs	r2, #0
 80083dc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80083de:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3730      	adds	r7, #48	@ 0x30
 80083e6:	46bd      	mov	sp, r7
 80083e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080083ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083f8:	f003 0308 	and.w	r3, r3, #8
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d00a      	beq.n	8008416 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	430a      	orrs	r2, r1
 8008414:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800841a:	f003 0301 	and.w	r3, r3, #1
 800841e:	2b00      	cmp	r3, #0
 8008420:	d00a      	beq.n	8008438 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	430a      	orrs	r2, r1
 8008436:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800843c:	f003 0302 	and.w	r3, r3, #2
 8008440:	2b00      	cmp	r3, #0
 8008442:	d00a      	beq.n	800845a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	430a      	orrs	r2, r1
 8008458:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800845e:	f003 0304 	and.w	r3, r3, #4
 8008462:	2b00      	cmp	r3, #0
 8008464:	d00a      	beq.n	800847c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	430a      	orrs	r2, r1
 800847a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008480:	f003 0310 	and.w	r3, r3, #16
 8008484:	2b00      	cmp	r3, #0
 8008486:	d00a      	beq.n	800849e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	430a      	orrs	r2, r1
 800849c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a2:	f003 0320 	and.w	r3, r3, #32
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d00a      	beq.n	80084c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	430a      	orrs	r2, r1
 80084be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d01a      	beq.n	8008502 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	430a      	orrs	r2, r1
 80084e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80084ea:	d10a      	bne.n	8008502 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	685b      	ldr	r3, [r3, #4]
 80084f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	430a      	orrs	r2, r1
 8008500:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008506:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800850a:	2b00      	cmp	r3, #0
 800850c:	d00a      	beq.n	8008524 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	430a      	orrs	r2, r1
 8008522:	605a      	str	r2, [r3, #4]
  }
}
 8008524:	bf00      	nop
 8008526:	370c      	adds	r7, #12
 8008528:	46bd      	mov	sp, r7
 800852a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852e:	4770      	bx	lr

08008530 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b098      	sub	sp, #96	@ 0x60
 8008534:	af02      	add	r7, sp, #8
 8008536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008540:	f7fa fae6 	bl	8002b10 <HAL_GetTick>
 8008544:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f003 0308 	and.w	r3, r3, #8
 8008550:	2b08      	cmp	r3, #8
 8008552:	d12f      	bne.n	80085b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008554:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008558:	9300      	str	r3, [sp, #0]
 800855a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800855c:	2200      	movs	r2, #0
 800855e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f000 f88e 	bl	8008684 <UART_WaitOnFlagUntilTimeout>
 8008568:	4603      	mov	r3, r0
 800856a:	2b00      	cmp	r3, #0
 800856c:	d022      	beq.n	80085b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008576:	e853 3f00 	ldrex	r3, [r3]
 800857a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800857c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800857e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008582:	653b      	str	r3, [r7, #80]	@ 0x50
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	461a      	mov	r2, r3
 800858a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800858c:	647b      	str	r3, [r7, #68]	@ 0x44
 800858e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008590:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008592:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008594:	e841 2300 	strex	r3, r2, [r1]
 8008598:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800859a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800859c:	2b00      	cmp	r3, #0
 800859e:	d1e6      	bne.n	800856e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2220      	movs	r2, #32
 80085a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2200      	movs	r2, #0
 80085ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80085b0:	2303      	movs	r3, #3
 80085b2:	e063      	b.n	800867c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f003 0304 	and.w	r3, r3, #4
 80085be:	2b04      	cmp	r3, #4
 80085c0:	d149      	bne.n	8008656 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80085c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80085c6:	9300      	str	r3, [sp, #0]
 80085c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80085ca:	2200      	movs	r2, #0
 80085cc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f000 f857 	bl	8008684 <UART_WaitOnFlagUntilTimeout>
 80085d6:	4603      	mov	r3, r0
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d03c      	beq.n	8008656 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e4:	e853 3f00 	ldrex	r3, [r3]
 80085e8:	623b      	str	r3, [r7, #32]
   return(result);
 80085ea:	6a3b      	ldr	r3, [r7, #32]
 80085ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	461a      	mov	r2, r3
 80085f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80085fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008600:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008602:	e841 2300 	strex	r3, r2, [r1]
 8008606:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800860a:	2b00      	cmp	r3, #0
 800860c:	d1e6      	bne.n	80085dc <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	3308      	adds	r3, #8
 8008614:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	e853 3f00 	ldrex	r3, [r3]
 800861c:	60fb      	str	r3, [r7, #12]
   return(result);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	f023 0301 	bic.w	r3, r3, #1
 8008624:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	3308      	adds	r3, #8
 800862c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800862e:	61fa      	str	r2, [r7, #28]
 8008630:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008632:	69b9      	ldr	r1, [r7, #24]
 8008634:	69fa      	ldr	r2, [r7, #28]
 8008636:	e841 2300 	strex	r3, r2, [r1]
 800863a:	617b      	str	r3, [r7, #20]
   return(result);
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d1e5      	bne.n	800860e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2220      	movs	r2, #32
 8008646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2200      	movs	r2, #0
 800864e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008652:	2303      	movs	r3, #3
 8008654:	e012      	b.n	800867c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2220      	movs	r2, #32
 800865a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2220      	movs	r2, #32
 8008662:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800867a:	2300      	movs	r3, #0
}
 800867c:	4618      	mov	r0, r3
 800867e:	3758      	adds	r7, #88	@ 0x58
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b084      	sub	sp, #16
 8008688:	af00      	add	r7, sp, #0
 800868a:	60f8      	str	r0, [r7, #12]
 800868c:	60b9      	str	r1, [r7, #8]
 800868e:	603b      	str	r3, [r7, #0]
 8008690:	4613      	mov	r3, r2
 8008692:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008694:	e04f      	b.n	8008736 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008696:	69bb      	ldr	r3, [r7, #24]
 8008698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800869c:	d04b      	beq.n	8008736 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800869e:	f7fa fa37 	bl	8002b10 <HAL_GetTick>
 80086a2:	4602      	mov	r2, r0
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	1ad3      	subs	r3, r2, r3
 80086a8:	69ba      	ldr	r2, [r7, #24]
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d302      	bcc.n	80086b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80086ae:	69bb      	ldr	r3, [r7, #24]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d101      	bne.n	80086b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80086b4:	2303      	movs	r3, #3
 80086b6:	e04e      	b.n	8008756 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f003 0304 	and.w	r3, r3, #4
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d037      	beq.n	8008736 <UART_WaitOnFlagUntilTimeout+0xb2>
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	2b80      	cmp	r3, #128	@ 0x80
 80086ca:	d034      	beq.n	8008736 <UART_WaitOnFlagUntilTimeout+0xb2>
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	2b40      	cmp	r3, #64	@ 0x40
 80086d0:	d031      	beq.n	8008736 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	69db      	ldr	r3, [r3, #28]
 80086d8:	f003 0308 	and.w	r3, r3, #8
 80086dc:	2b08      	cmp	r3, #8
 80086de:	d110      	bne.n	8008702 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	2208      	movs	r2, #8
 80086e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80086e8:	68f8      	ldr	r0, [r7, #12]
 80086ea:	f000 f838 	bl	800875e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	2208      	movs	r2, #8
 80086f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2200      	movs	r2, #0
 80086fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80086fe:	2301      	movs	r3, #1
 8008700:	e029      	b.n	8008756 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	69db      	ldr	r3, [r3, #28]
 8008708:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800870c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008710:	d111      	bne.n	8008736 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800871a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800871c:	68f8      	ldr	r0, [r7, #12]
 800871e:	f000 f81e 	bl	800875e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2220      	movs	r2, #32
 8008726:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2200      	movs	r2, #0
 800872e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008732:	2303      	movs	r3, #3
 8008734:	e00f      	b.n	8008756 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	69da      	ldr	r2, [r3, #28]
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	4013      	ands	r3, r2
 8008740:	68ba      	ldr	r2, [r7, #8]
 8008742:	429a      	cmp	r2, r3
 8008744:	bf0c      	ite	eq
 8008746:	2301      	moveq	r3, #1
 8008748:	2300      	movne	r3, #0
 800874a:	b2db      	uxtb	r3, r3
 800874c:	461a      	mov	r2, r3
 800874e:	79fb      	ldrb	r3, [r7, #7]
 8008750:	429a      	cmp	r2, r3
 8008752:	d0a0      	beq.n	8008696 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	4618      	mov	r0, r3
 8008758:	3710      	adds	r7, #16
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}

0800875e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800875e:	b480      	push	{r7}
 8008760:	b095      	sub	sp, #84	@ 0x54
 8008762:	af00      	add	r7, sp, #0
 8008764:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800876e:	e853 3f00 	ldrex	r3, [r3]
 8008772:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008776:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800877a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	461a      	mov	r2, r3
 8008782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008784:	643b      	str	r3, [r7, #64]	@ 0x40
 8008786:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008788:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800878a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800878c:	e841 2300 	strex	r3, r2, [r1]
 8008790:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008794:	2b00      	cmp	r3, #0
 8008796:	d1e6      	bne.n	8008766 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	3308      	adds	r3, #8
 800879e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a0:	6a3b      	ldr	r3, [r7, #32]
 80087a2:	e853 3f00 	ldrex	r3, [r3]
 80087a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80087a8:	69fb      	ldr	r3, [r7, #28]
 80087aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80087ae:	f023 0301 	bic.w	r3, r3, #1
 80087b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	3308      	adds	r3, #8
 80087ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087c4:	e841 2300 	strex	r3, r2, [r1]
 80087c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d1e3      	bne.n	8008798 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	d118      	bne.n	800880a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	e853 3f00 	ldrex	r3, [r3]
 80087e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	f023 0310 	bic.w	r3, r3, #16
 80087ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	461a      	mov	r2, r3
 80087f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087f6:	61bb      	str	r3, [r7, #24]
 80087f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fa:	6979      	ldr	r1, [r7, #20]
 80087fc:	69ba      	ldr	r2, [r7, #24]
 80087fe:	e841 2300 	strex	r3, r2, [r1]
 8008802:	613b      	str	r3, [r7, #16]
   return(result);
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d1e6      	bne.n	80087d8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2220      	movs	r2, #32
 800880e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800881e:	bf00      	nop
 8008820:	3754      	adds	r7, #84	@ 0x54
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr

0800882a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800882a:	b480      	push	{r7}
 800882c:	b085      	sub	sp, #20
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008838:	2b01      	cmp	r3, #1
 800883a:	d101      	bne.n	8008840 <HAL_UARTEx_DisableFifoMode+0x16>
 800883c:	2302      	movs	r3, #2
 800883e:	e027      	b.n	8008890 <HAL_UARTEx_DisableFifoMode+0x66>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2224      	movs	r2, #36	@ 0x24
 800884c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f022 0201 	bic.w	r2, r2, #1
 8008866:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800886e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2200      	movs	r2, #0
 8008874:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	68fa      	ldr	r2, [r7, #12]
 800887c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2220      	movs	r2, #32
 8008882:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2200      	movs	r2, #0
 800888a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800888e:	2300      	movs	r3, #0
}
 8008890:	4618      	mov	r0, r3
 8008892:	3714      	adds	r7, #20
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr

0800889c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b084      	sub	sp, #16
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d101      	bne.n	80088b4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80088b0:	2302      	movs	r3, #2
 80088b2:	e02d      	b.n	8008910 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2224      	movs	r2, #36	@ 0x24
 80088c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f022 0201 	bic.w	r2, r2, #1
 80088da:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	689b      	ldr	r3, [r3, #8]
 80088e2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	683a      	ldr	r2, [r7, #0]
 80088ec:	430a      	orrs	r2, r1
 80088ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f000 f84f 	bl	8008994 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	68fa      	ldr	r2, [r7, #12]
 80088fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2220      	movs	r2, #32
 8008902:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800890e:	2300      	movs	r3, #0
}
 8008910:	4618      	mov	r0, r3
 8008912:	3710      	adds	r7, #16
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}

08008918 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b084      	sub	sp, #16
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
 8008920:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008928:	2b01      	cmp	r3, #1
 800892a:	d101      	bne.n	8008930 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800892c:	2302      	movs	r3, #2
 800892e:	e02d      	b.n	800898c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2201      	movs	r2, #1
 8008934:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2224      	movs	r2, #36	@ 0x24
 800893c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	681a      	ldr	r2, [r3, #0]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f022 0201 	bic.w	r2, r2, #1
 8008956:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	683a      	ldr	r2, [r7, #0]
 8008968:	430a      	orrs	r2, r1
 800896a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 f811 	bl	8008994 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	68fa      	ldr	r2, [r7, #12]
 8008978:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2220      	movs	r2, #32
 800897e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800898a:	2300      	movs	r3, #0
}
 800898c:	4618      	mov	r0, r3
 800898e:	3710      	adds	r7, #16
 8008990:	46bd      	mov	sp, r7
 8008992:	bd80      	pop	{r7, pc}

08008994 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d108      	bne.n	80089b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2201      	movs	r2, #1
 80089a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2201      	movs	r2, #1
 80089b0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80089b4:	e031      	b.n	8008a1a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80089b6:	2308      	movs	r3, #8
 80089b8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80089ba:	2308      	movs	r3, #8
 80089bc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	0e5b      	lsrs	r3, r3, #25
 80089c6:	b2db      	uxtb	r3, r3
 80089c8:	f003 0307 	and.w	r3, r3, #7
 80089cc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	689b      	ldr	r3, [r3, #8]
 80089d4:	0f5b      	lsrs	r3, r3, #29
 80089d6:	b2db      	uxtb	r3, r3
 80089d8:	f003 0307 	and.w	r3, r3, #7
 80089dc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80089de:	7bbb      	ldrb	r3, [r7, #14]
 80089e0:	7b3a      	ldrb	r2, [r7, #12]
 80089e2:	4911      	ldr	r1, [pc, #68]	@ (8008a28 <UARTEx_SetNbDataToProcess+0x94>)
 80089e4:	5c8a      	ldrb	r2, [r1, r2]
 80089e6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80089ea:	7b3a      	ldrb	r2, [r7, #12]
 80089ec:	490f      	ldr	r1, [pc, #60]	@ (8008a2c <UARTEx_SetNbDataToProcess+0x98>)
 80089ee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80089f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80089f4:	b29a      	uxth	r2, r3
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80089fc:	7bfb      	ldrb	r3, [r7, #15]
 80089fe:	7b7a      	ldrb	r2, [r7, #13]
 8008a00:	4909      	ldr	r1, [pc, #36]	@ (8008a28 <UARTEx_SetNbDataToProcess+0x94>)
 8008a02:	5c8a      	ldrb	r2, [r1, r2]
 8008a04:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008a08:	7b7a      	ldrb	r2, [r7, #13]
 8008a0a:	4908      	ldr	r1, [pc, #32]	@ (8008a2c <UARTEx_SetNbDataToProcess+0x98>)
 8008a0c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008a0e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a12:	b29a      	uxth	r2, r3
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008a1a:	bf00      	nop
 8008a1c:	3714      	adds	r7, #20
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr
 8008a26:	bf00      	nop
 8008a28:	0800c9c8 	.word	0x0800c9c8
 8008a2c:	0800c9d0 	.word	0x0800c9d0

08008a30 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b085      	sub	sp, #20
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	4603      	mov	r3, r0
 8008a38:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008a3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008a42:	2b84      	cmp	r3, #132	@ 0x84
 8008a44:	d005      	beq.n	8008a52 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008a46:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	4413      	add	r3, r2
 8008a4e:	3303      	adds	r3, #3
 8008a50:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008a52:	68fb      	ldr	r3, [r7, #12]
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3714      	adds	r7, #20
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008a64:	f001 f92e 	bl	8009cc4 <vTaskStartScheduler>
  
  return osOK;
 8008a68:	2300      	movs	r3, #0
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	bd80      	pop	{r7, pc}

08008a6e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008a6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a70:	b089      	sub	sp, #36	@ 0x24
 8008a72:	af04      	add	r7, sp, #16
 8008a74:	6078      	str	r0, [r7, #4]
 8008a76:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	695b      	ldr	r3, [r3, #20]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d020      	beq.n	8008ac2 <osThreadCreate+0x54>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	699b      	ldr	r3, [r3, #24]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d01c      	beq.n	8008ac2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	685c      	ldr	r4, [r3, #4]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	691e      	ldr	r6, [r3, #16]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f7ff ffc8 	bl	8008a30 <makeFreeRtosPriority>
 8008aa0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	695b      	ldr	r3, [r3, #20]
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008aaa:	9202      	str	r2, [sp, #8]
 8008aac:	9301      	str	r3, [sp, #4]
 8008aae:	9100      	str	r1, [sp, #0]
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	4632      	mov	r2, r6
 8008ab4:	4629      	mov	r1, r5
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	f000 ff36 	bl	8009928 <xTaskCreateStatic>
 8008abc:	4603      	mov	r3, r0
 8008abe:	60fb      	str	r3, [r7, #12]
 8008ac0:	e01c      	b.n	8008afc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	685c      	ldr	r4, [r3, #4]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ace:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7ff ffaa 	bl	8008a30 <makeFreeRtosPriority>
 8008adc:	4602      	mov	r2, r0
 8008ade:	f107 030c 	add.w	r3, r7, #12
 8008ae2:	9301      	str	r3, [sp, #4]
 8008ae4:	9200      	str	r2, [sp, #0]
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	4632      	mov	r2, r6
 8008aea:	4629      	mov	r1, r5
 8008aec:	4620      	mov	r0, r4
 8008aee:	f000 ff7b 	bl	80099e8 <xTaskCreate>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d001      	beq.n	8008afc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008af8:	2300      	movs	r3, #0
 8008afa:	e000      	b.n	8008afe <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008afc:	68fb      	ldr	r3, [r7, #12]
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3714      	adds	r7, #20
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008b06 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008b06:	b580      	push	{r7, lr}
 8008b08:	b084      	sub	sp, #16
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d001      	beq.n	8008b1c <osDelay+0x16>
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	e000      	b.n	8008b1e <osDelay+0x18>
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f001 f89a 	bl	8009c58 <vTaskDelay>
  
  return osOK;
 8008b24:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	3710      	adds	r7, #16
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}

08008b2e <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8008b2e:	b580      	push	{r7, lr}
 8008b30:	b086      	sub	sp, #24
 8008b32:	af02      	add	r7, sp, #8
 8008b34:	6078      	str	r0, [r7, #4]
 8008b36:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	685b      	ldr	r3, [r3, #4]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d00f      	beq.n	8008b60 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	d10a      	bne.n	8008b5c <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	2203      	movs	r2, #3
 8008b4c:	9200      	str	r2, [sp, #0]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	2100      	movs	r1, #0
 8008b52:	2001      	movs	r0, #1
 8008b54:	f000 f964 	bl	8008e20 <xQueueGenericCreateStatic>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	e016      	b.n	8008b8a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	e014      	b.n	8008b8a <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d110      	bne.n	8008b88 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8008b66:	2203      	movs	r2, #3
 8008b68:	2100      	movs	r1, #0
 8008b6a:	2001      	movs	r0, #1
 8008b6c:	f000 f9d5 	bl	8008f1a <xQueueGenericCreate>
 8008b70:	60f8      	str	r0, [r7, #12]
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d005      	beq.n	8008b84 <osSemaphoreCreate+0x56>
 8008b78:	2300      	movs	r3, #0
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	2100      	movs	r1, #0
 8008b7e:	68f8      	ldr	r0, [r7, #12]
 8008b80:	f000 fa26 	bl	8008fd0 <xQueueGenericSend>
      return sema;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	e000      	b.n	8008b8a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8008b88:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3710      	adds	r7, #16
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}

08008b92 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8008b92:	b590      	push	{r4, r7, lr}
 8008b94:	b085      	sub	sp, #20
 8008b96:	af02      	add	r7, sp, #8
 8008b98:	6078      	str	r0, [r7, #4]
 8008b9a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	689b      	ldr	r3, [r3, #8]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d011      	beq.n	8008bc8 <osMessageCreate+0x36>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	68db      	ldr	r3, [r3, #12]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d00d      	beq.n	8008bc8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6818      	ldr	r0, [r3, #0]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6859      	ldr	r1, [r3, #4]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	689a      	ldr	r2, [r3, #8]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	68db      	ldr	r3, [r3, #12]
 8008bbc:	2400      	movs	r4, #0
 8008bbe:	9400      	str	r4, [sp, #0]
 8008bc0:	f000 f92e 	bl	8008e20 <xQueueGenericCreateStatic>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	e008      	b.n	8008bda <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6818      	ldr	r0, [r3, #0]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	f000 f9a1 	bl	8008f1a <xQueueGenericCreate>
 8008bd8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	370c      	adds	r7, #12
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd90      	pop	{r4, r7, pc}

08008be2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008be2:	b480      	push	{r7}
 8008be4:	b083      	sub	sp, #12
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f103 0208 	add.w	r2, r3, #8
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bfa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f103 0208 	add.w	r2, r3, #8
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f103 0208 	add.w	r2, r3, #8
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2200      	movs	r2, #0
 8008c14:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008c16:	bf00      	nop
 8008c18:	370c      	adds	r7, #12
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr

08008c22 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008c22:	b480      	push	{r7}
 8008c24:	b083      	sub	sp, #12
 8008c26:	af00      	add	r7, sp, #0
 8008c28:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008c30:	bf00      	nop
 8008c32:	370c      	adds	r7, #12
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr

08008c3c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b085      	sub	sp, #20
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	68fa      	ldr	r2, [r7, #12]
 8008c50:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	689a      	ldr	r2, [r3, #8]
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	689b      	ldr	r3, [r3, #8]
 8008c5e:	683a      	ldr	r2, [r7, #0]
 8008c60:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	683a      	ldr	r2, [r7, #0]
 8008c66:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	687a      	ldr	r2, [r7, #4]
 8008c6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	1c5a      	adds	r2, r3, #1
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	601a      	str	r2, [r3, #0]
}
 8008c78:	bf00      	nop
 8008c7a:	3714      	adds	r7, #20
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c82:	4770      	bx	lr

08008c84 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c84:	b480      	push	{r7}
 8008c86:	b085      	sub	sp, #20
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
 8008c8c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c9a:	d103      	bne.n	8008ca4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	691b      	ldr	r3, [r3, #16]
 8008ca0:	60fb      	str	r3, [r7, #12]
 8008ca2:	e00c      	b.n	8008cbe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	3308      	adds	r3, #8
 8008ca8:	60fb      	str	r3, [r7, #12]
 8008caa:	e002      	b.n	8008cb2 <vListInsert+0x2e>
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	60fb      	str	r3, [r7, #12]
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	68ba      	ldr	r2, [r7, #8]
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	d2f6      	bcs.n	8008cac <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	685a      	ldr	r2, [r3, #4]
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	683a      	ldr	r2, [r7, #0]
 8008ccc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	68fa      	ldr	r2, [r7, #12]
 8008cd2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	683a      	ldr	r2, [r7, #0]
 8008cd8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	687a      	ldr	r2, [r7, #4]
 8008cde:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	1c5a      	adds	r2, r3, #1
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	601a      	str	r2, [r3, #0]
}
 8008cea:	bf00      	nop
 8008cec:	3714      	adds	r7, #20
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf4:	4770      	bx	lr

08008cf6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008cf6:	b480      	push	{r7}
 8008cf8:	b085      	sub	sp, #20
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	691b      	ldr	r3, [r3, #16]
 8008d02:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	6892      	ldr	r2, [r2, #8]
 8008d0c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	6852      	ldr	r2, [r2, #4]
 8008d16:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	687a      	ldr	r2, [r7, #4]
 8008d1e:	429a      	cmp	r2, r3
 8008d20:	d103      	bne.n	8008d2a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	689a      	ldr	r2, [r3, #8]
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	1e5a      	subs	r2, r3, #1
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3714      	adds	r7, #20
 8008d42:	46bd      	mov	sp, r7
 8008d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d48:	4770      	bx	lr
	...

08008d4c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b084      	sub	sp, #16
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d10b      	bne.n	8008d78 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d64:	f383 8811 	msr	BASEPRI, r3
 8008d68:	f3bf 8f6f 	isb	sy
 8008d6c:	f3bf 8f4f 	dsb	sy
 8008d70:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008d72:	bf00      	nop
 8008d74:	bf00      	nop
 8008d76:	e7fd      	b.n	8008d74 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008d78:	f001 ff06 	bl	800ab88 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681a      	ldr	r2, [r3, #0]
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d84:	68f9      	ldr	r1, [r7, #12]
 8008d86:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008d88:	fb01 f303 	mul.w	r3, r1, r3
 8008d8c:	441a      	add	r2, r3
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	2200      	movs	r2, #0
 8008d96:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681a      	ldr	r2, [r3, #0]
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008da8:	3b01      	subs	r3, #1
 8008daa:	68f9      	ldr	r1, [r7, #12]
 8008dac:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008dae:	fb01 f303 	mul.w	r3, r1, r3
 8008db2:	441a      	add	r2, r3
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	22ff      	movs	r2, #255	@ 0xff
 8008dbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	22ff      	movs	r2, #255	@ 0xff
 8008dc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d114      	bne.n	8008df8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	691b      	ldr	r3, [r3, #16]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d01a      	beq.n	8008e0c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	3310      	adds	r3, #16
 8008dda:	4618      	mov	r0, r3
 8008ddc:	f001 f9bc 	bl	800a158 <xTaskRemoveFromEventList>
 8008de0:	4603      	mov	r3, r0
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d012      	beq.n	8008e0c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008de6:	4b0d      	ldr	r3, [pc, #52]	@ (8008e1c <xQueueGenericReset+0xd0>)
 8008de8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dec:	601a      	str	r2, [r3, #0]
 8008dee:	f3bf 8f4f 	dsb	sy
 8008df2:	f3bf 8f6f 	isb	sy
 8008df6:	e009      	b.n	8008e0c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	3310      	adds	r3, #16
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f7ff fef0 	bl	8008be2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	3324      	adds	r3, #36	@ 0x24
 8008e06:	4618      	mov	r0, r3
 8008e08:	f7ff feeb 	bl	8008be2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008e0c:	f001 feee 	bl	800abec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008e10:	2301      	movs	r3, #1
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3710      	adds	r7, #16
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}
 8008e1a:	bf00      	nop
 8008e1c:	e000ed04 	.word	0xe000ed04

08008e20 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b08e      	sub	sp, #56	@ 0x38
 8008e24:	af02      	add	r7, sp, #8
 8008e26:	60f8      	str	r0, [r7, #12]
 8008e28:	60b9      	str	r1, [r7, #8]
 8008e2a:	607a      	str	r2, [r7, #4]
 8008e2c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d10b      	bne.n	8008e4c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e38:	f383 8811 	msr	BASEPRI, r3
 8008e3c:	f3bf 8f6f 	isb	sy
 8008e40:	f3bf 8f4f 	dsb	sy
 8008e44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008e46:	bf00      	nop
 8008e48:	bf00      	nop
 8008e4a:	e7fd      	b.n	8008e48 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d10b      	bne.n	8008e6a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e56:	f383 8811 	msr	BASEPRI, r3
 8008e5a:	f3bf 8f6f 	isb	sy
 8008e5e:	f3bf 8f4f 	dsb	sy
 8008e62:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008e64:	bf00      	nop
 8008e66:	bf00      	nop
 8008e68:	e7fd      	b.n	8008e66 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d002      	beq.n	8008e76 <xQueueGenericCreateStatic+0x56>
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d001      	beq.n	8008e7a <xQueueGenericCreateStatic+0x5a>
 8008e76:	2301      	movs	r3, #1
 8008e78:	e000      	b.n	8008e7c <xQueueGenericCreateStatic+0x5c>
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d10b      	bne.n	8008e98 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e84:	f383 8811 	msr	BASEPRI, r3
 8008e88:	f3bf 8f6f 	isb	sy
 8008e8c:	f3bf 8f4f 	dsb	sy
 8008e90:	623b      	str	r3, [r7, #32]
}
 8008e92:	bf00      	nop
 8008e94:	bf00      	nop
 8008e96:	e7fd      	b.n	8008e94 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d102      	bne.n	8008ea4 <xQueueGenericCreateStatic+0x84>
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d101      	bne.n	8008ea8 <xQueueGenericCreateStatic+0x88>
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	e000      	b.n	8008eaa <xQueueGenericCreateStatic+0x8a>
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d10b      	bne.n	8008ec6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb2:	f383 8811 	msr	BASEPRI, r3
 8008eb6:	f3bf 8f6f 	isb	sy
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	61fb      	str	r3, [r7, #28]
}
 8008ec0:	bf00      	nop
 8008ec2:	bf00      	nop
 8008ec4:	e7fd      	b.n	8008ec2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008ec6:	2348      	movs	r3, #72	@ 0x48
 8008ec8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	2b48      	cmp	r3, #72	@ 0x48
 8008ece:	d00b      	beq.n	8008ee8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed4:	f383 8811 	msr	BASEPRI, r3
 8008ed8:	f3bf 8f6f 	isb	sy
 8008edc:	f3bf 8f4f 	dsb	sy
 8008ee0:	61bb      	str	r3, [r7, #24]
}
 8008ee2:	bf00      	nop
 8008ee4:	bf00      	nop
 8008ee6:	e7fd      	b.n	8008ee4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008ee8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d00d      	beq.n	8008f10 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008efc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f02:	9300      	str	r3, [sp, #0]
 8008f04:	4613      	mov	r3, r2
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	68b9      	ldr	r1, [r7, #8]
 8008f0a:	68f8      	ldr	r0, [r7, #12]
 8008f0c:	f000 f840 	bl	8008f90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3730      	adds	r7, #48	@ 0x30
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}

08008f1a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008f1a:	b580      	push	{r7, lr}
 8008f1c:	b08a      	sub	sp, #40	@ 0x28
 8008f1e:	af02      	add	r7, sp, #8
 8008f20:	60f8      	str	r0, [r7, #12]
 8008f22:	60b9      	str	r1, [r7, #8]
 8008f24:	4613      	mov	r3, r2
 8008f26:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d10b      	bne.n	8008f46 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f32:	f383 8811 	msr	BASEPRI, r3
 8008f36:	f3bf 8f6f 	isb	sy
 8008f3a:	f3bf 8f4f 	dsb	sy
 8008f3e:	613b      	str	r3, [r7, #16]
}
 8008f40:	bf00      	nop
 8008f42:	bf00      	nop
 8008f44:	e7fd      	b.n	8008f42 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	68ba      	ldr	r2, [r7, #8]
 8008f4a:	fb02 f303 	mul.w	r3, r2, r3
 8008f4e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008f50:	69fb      	ldr	r3, [r7, #28]
 8008f52:	3348      	adds	r3, #72	@ 0x48
 8008f54:	4618      	mov	r0, r3
 8008f56:	f001 ff39 	bl	800adcc <pvPortMalloc>
 8008f5a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008f5c:	69bb      	ldr	r3, [r7, #24]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d011      	beq.n	8008f86 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008f62:	69bb      	ldr	r3, [r7, #24]
 8008f64:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	3348      	adds	r3, #72	@ 0x48
 8008f6a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008f6c:	69bb      	ldr	r3, [r7, #24]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008f74:	79fa      	ldrb	r2, [r7, #7]
 8008f76:	69bb      	ldr	r3, [r7, #24]
 8008f78:	9300      	str	r3, [sp, #0]
 8008f7a:	4613      	mov	r3, r2
 8008f7c:	697a      	ldr	r2, [r7, #20]
 8008f7e:	68b9      	ldr	r1, [r7, #8]
 8008f80:	68f8      	ldr	r0, [r7, #12]
 8008f82:	f000 f805 	bl	8008f90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008f86:	69bb      	ldr	r3, [r7, #24]
	}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3720      	adds	r7, #32
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b084      	sub	sp, #16
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	60f8      	str	r0, [r7, #12]
 8008f98:	60b9      	str	r1, [r7, #8]
 8008f9a:	607a      	str	r2, [r7, #4]
 8008f9c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d103      	bne.n	8008fac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008fa4:	69bb      	ldr	r3, [r7, #24]
 8008fa6:	69ba      	ldr	r2, [r7, #24]
 8008fa8:	601a      	str	r2, [r3, #0]
 8008faa:	e002      	b.n	8008fb2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008fac:	69bb      	ldr	r3, [r7, #24]
 8008fae:	687a      	ldr	r2, [r7, #4]
 8008fb0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008fb2:	69bb      	ldr	r3, [r7, #24]
 8008fb4:	68fa      	ldr	r2, [r7, #12]
 8008fb6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008fb8:	69bb      	ldr	r3, [r7, #24]
 8008fba:	68ba      	ldr	r2, [r7, #8]
 8008fbc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008fbe:	2101      	movs	r1, #1
 8008fc0:	69b8      	ldr	r0, [r7, #24]
 8008fc2:	f7ff fec3 	bl	8008d4c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008fc6:	bf00      	nop
 8008fc8:	3710      	adds	r7, #16
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}
	...

08008fd0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b08e      	sub	sp, #56	@ 0x38
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	60f8      	str	r0, [r7, #12]
 8008fd8:	60b9      	str	r1, [r7, #8]
 8008fda:	607a      	str	r2, [r7, #4]
 8008fdc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d10b      	bne.n	8009004 <xQueueGenericSend+0x34>
	__asm volatile
 8008fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff0:	f383 8811 	msr	BASEPRI, r3
 8008ff4:	f3bf 8f6f 	isb	sy
 8008ff8:	f3bf 8f4f 	dsb	sy
 8008ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008ffe:	bf00      	nop
 8009000:	bf00      	nop
 8009002:	e7fd      	b.n	8009000 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d103      	bne.n	8009012 <xQueueGenericSend+0x42>
 800900a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800900c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800900e:	2b00      	cmp	r3, #0
 8009010:	d101      	bne.n	8009016 <xQueueGenericSend+0x46>
 8009012:	2301      	movs	r3, #1
 8009014:	e000      	b.n	8009018 <xQueueGenericSend+0x48>
 8009016:	2300      	movs	r3, #0
 8009018:	2b00      	cmp	r3, #0
 800901a:	d10b      	bne.n	8009034 <xQueueGenericSend+0x64>
	__asm volatile
 800901c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009020:	f383 8811 	msr	BASEPRI, r3
 8009024:	f3bf 8f6f 	isb	sy
 8009028:	f3bf 8f4f 	dsb	sy
 800902c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800902e:	bf00      	nop
 8009030:	bf00      	nop
 8009032:	e7fd      	b.n	8009030 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	2b02      	cmp	r3, #2
 8009038:	d103      	bne.n	8009042 <xQueueGenericSend+0x72>
 800903a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800903c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800903e:	2b01      	cmp	r3, #1
 8009040:	d101      	bne.n	8009046 <xQueueGenericSend+0x76>
 8009042:	2301      	movs	r3, #1
 8009044:	e000      	b.n	8009048 <xQueueGenericSend+0x78>
 8009046:	2300      	movs	r3, #0
 8009048:	2b00      	cmp	r3, #0
 800904a:	d10b      	bne.n	8009064 <xQueueGenericSend+0x94>
	__asm volatile
 800904c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009050:	f383 8811 	msr	BASEPRI, r3
 8009054:	f3bf 8f6f 	isb	sy
 8009058:	f3bf 8f4f 	dsb	sy
 800905c:	623b      	str	r3, [r7, #32]
}
 800905e:	bf00      	nop
 8009060:	bf00      	nop
 8009062:	e7fd      	b.n	8009060 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009064:	f001 fa38 	bl	800a4d8 <xTaskGetSchedulerState>
 8009068:	4603      	mov	r3, r0
 800906a:	2b00      	cmp	r3, #0
 800906c:	d102      	bne.n	8009074 <xQueueGenericSend+0xa4>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d101      	bne.n	8009078 <xQueueGenericSend+0xa8>
 8009074:	2301      	movs	r3, #1
 8009076:	e000      	b.n	800907a <xQueueGenericSend+0xaa>
 8009078:	2300      	movs	r3, #0
 800907a:	2b00      	cmp	r3, #0
 800907c:	d10b      	bne.n	8009096 <xQueueGenericSend+0xc6>
	__asm volatile
 800907e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009082:	f383 8811 	msr	BASEPRI, r3
 8009086:	f3bf 8f6f 	isb	sy
 800908a:	f3bf 8f4f 	dsb	sy
 800908e:	61fb      	str	r3, [r7, #28]
}
 8009090:	bf00      	nop
 8009092:	bf00      	nop
 8009094:	e7fd      	b.n	8009092 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009096:	f001 fd77 	bl	800ab88 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800909a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800909c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800909e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090a2:	429a      	cmp	r2, r3
 80090a4:	d302      	bcc.n	80090ac <xQueueGenericSend+0xdc>
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	2b02      	cmp	r3, #2
 80090aa:	d129      	bne.n	8009100 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80090ac:	683a      	ldr	r2, [r7, #0]
 80090ae:	68b9      	ldr	r1, [r7, #8]
 80090b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80090b2:	f000 fb29 	bl	8009708 <prvCopyDataToQueue>
 80090b6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80090b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d010      	beq.n	80090e2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80090c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c2:	3324      	adds	r3, #36	@ 0x24
 80090c4:	4618      	mov	r0, r3
 80090c6:	f001 f847 	bl	800a158 <xTaskRemoveFromEventList>
 80090ca:	4603      	mov	r3, r0
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d013      	beq.n	80090f8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80090d0:	4b3f      	ldr	r3, [pc, #252]	@ (80091d0 <xQueueGenericSend+0x200>)
 80090d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090d6:	601a      	str	r2, [r3, #0]
 80090d8:	f3bf 8f4f 	dsb	sy
 80090dc:	f3bf 8f6f 	isb	sy
 80090e0:	e00a      	b.n	80090f8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80090e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d007      	beq.n	80090f8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80090e8:	4b39      	ldr	r3, [pc, #228]	@ (80091d0 <xQueueGenericSend+0x200>)
 80090ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090ee:	601a      	str	r2, [r3, #0]
 80090f0:	f3bf 8f4f 	dsb	sy
 80090f4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80090f8:	f001 fd78 	bl	800abec <vPortExitCritical>
				return pdPASS;
 80090fc:	2301      	movs	r3, #1
 80090fe:	e063      	b.n	80091c8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d103      	bne.n	800910e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009106:	f001 fd71 	bl	800abec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800910a:	2300      	movs	r3, #0
 800910c:	e05c      	b.n	80091c8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800910e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009110:	2b00      	cmp	r3, #0
 8009112:	d106      	bne.n	8009122 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009114:	f107 0314 	add.w	r3, r7, #20
 8009118:	4618      	mov	r0, r3
 800911a:	f001 f881 	bl	800a220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800911e:	2301      	movs	r3, #1
 8009120:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009122:	f001 fd63 	bl	800abec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009126:	f000 fe2f 	bl	8009d88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800912a:	f001 fd2d 	bl	800ab88 <vPortEnterCritical>
 800912e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009130:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009134:	b25b      	sxtb	r3, r3
 8009136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800913a:	d103      	bne.n	8009144 <xQueueGenericSend+0x174>
 800913c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800913e:	2200      	movs	r2, #0
 8009140:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009146:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800914a:	b25b      	sxtb	r3, r3
 800914c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009150:	d103      	bne.n	800915a <xQueueGenericSend+0x18a>
 8009152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009154:	2200      	movs	r2, #0
 8009156:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800915a:	f001 fd47 	bl	800abec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800915e:	1d3a      	adds	r2, r7, #4
 8009160:	f107 0314 	add.w	r3, r7, #20
 8009164:	4611      	mov	r1, r2
 8009166:	4618      	mov	r0, r3
 8009168:	f001 f870 	bl	800a24c <xTaskCheckForTimeOut>
 800916c:	4603      	mov	r3, r0
 800916e:	2b00      	cmp	r3, #0
 8009170:	d124      	bne.n	80091bc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009172:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009174:	f000 fbc0 	bl	80098f8 <prvIsQueueFull>
 8009178:	4603      	mov	r3, r0
 800917a:	2b00      	cmp	r3, #0
 800917c:	d018      	beq.n	80091b0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800917e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009180:	3310      	adds	r3, #16
 8009182:	687a      	ldr	r2, [r7, #4]
 8009184:	4611      	mov	r1, r2
 8009186:	4618      	mov	r0, r3
 8009188:	f000 ffc0 	bl	800a10c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800918c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800918e:	f000 fb4b 	bl	8009828 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009192:	f000 fe07 	bl	8009da4 <xTaskResumeAll>
 8009196:	4603      	mov	r3, r0
 8009198:	2b00      	cmp	r3, #0
 800919a:	f47f af7c 	bne.w	8009096 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800919e:	4b0c      	ldr	r3, [pc, #48]	@ (80091d0 <xQueueGenericSend+0x200>)
 80091a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091a4:	601a      	str	r2, [r3, #0]
 80091a6:	f3bf 8f4f 	dsb	sy
 80091aa:	f3bf 8f6f 	isb	sy
 80091ae:	e772      	b.n	8009096 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80091b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80091b2:	f000 fb39 	bl	8009828 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80091b6:	f000 fdf5 	bl	8009da4 <xTaskResumeAll>
 80091ba:	e76c      	b.n	8009096 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80091bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80091be:	f000 fb33 	bl	8009828 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80091c2:	f000 fdef 	bl	8009da4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80091c6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3738      	adds	r7, #56	@ 0x38
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}
 80091d0:	e000ed04 	.word	0xe000ed04

080091d4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b08e      	sub	sp, #56	@ 0x38
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80091e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d10b      	bne.n	8009200 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80091e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ec:	f383 8811 	msr	BASEPRI, r3
 80091f0:	f3bf 8f6f 	isb	sy
 80091f4:	f3bf 8f4f 	dsb	sy
 80091f8:	623b      	str	r3, [r7, #32]
}
 80091fa:	bf00      	nop
 80091fc:	bf00      	nop
 80091fe:	e7fd      	b.n	80091fc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009204:	2b00      	cmp	r3, #0
 8009206:	d00b      	beq.n	8009220 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8009208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800920c:	f383 8811 	msr	BASEPRI, r3
 8009210:	f3bf 8f6f 	isb	sy
 8009214:	f3bf 8f4f 	dsb	sy
 8009218:	61fb      	str	r3, [r7, #28]
}
 800921a:	bf00      	nop
 800921c:	bf00      	nop
 800921e:	e7fd      	b.n	800921c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d103      	bne.n	8009230 <xQueueGiveFromISR+0x5c>
 8009228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800922a:	689b      	ldr	r3, [r3, #8]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d101      	bne.n	8009234 <xQueueGiveFromISR+0x60>
 8009230:	2301      	movs	r3, #1
 8009232:	e000      	b.n	8009236 <xQueueGiveFromISR+0x62>
 8009234:	2300      	movs	r3, #0
 8009236:	2b00      	cmp	r3, #0
 8009238:	d10b      	bne.n	8009252 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800923a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800923e:	f383 8811 	msr	BASEPRI, r3
 8009242:	f3bf 8f6f 	isb	sy
 8009246:	f3bf 8f4f 	dsb	sy
 800924a:	61bb      	str	r3, [r7, #24]
}
 800924c:	bf00      	nop
 800924e:	bf00      	nop
 8009250:	e7fd      	b.n	800924e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009252:	f001 fd79 	bl	800ad48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009256:	f3ef 8211 	mrs	r2, BASEPRI
 800925a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800925e:	f383 8811 	msr	BASEPRI, r3
 8009262:	f3bf 8f6f 	isb	sy
 8009266:	f3bf 8f4f 	dsb	sy
 800926a:	617a      	str	r2, [r7, #20]
 800926c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800926e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009270:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009276:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800927a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800927c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800927e:	429a      	cmp	r2, r3
 8009280:	d22b      	bcs.n	80092da <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009284:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009288:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800928c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800928e:	1c5a      	adds	r2, r3, #1
 8009290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009292:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009294:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800929c:	d112      	bne.n	80092c4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800929e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d016      	beq.n	80092d4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80092a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a8:	3324      	adds	r3, #36	@ 0x24
 80092aa:	4618      	mov	r0, r3
 80092ac:	f000 ff54 	bl	800a158 <xTaskRemoveFromEventList>
 80092b0:	4603      	mov	r3, r0
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d00e      	beq.n	80092d4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d00b      	beq.n	80092d4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	2201      	movs	r2, #1
 80092c0:	601a      	str	r2, [r3, #0]
 80092c2:	e007      	b.n	80092d4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80092c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80092c8:	3301      	adds	r3, #1
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	b25a      	sxtb	r2, r3
 80092ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80092d4:	2301      	movs	r3, #1
 80092d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80092d8:	e001      	b.n	80092de <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80092da:	2300      	movs	r3, #0
 80092dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80092de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092e0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80092e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80092ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3738      	adds	r7, #56	@ 0x38
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b08c      	sub	sp, #48	@ 0x30
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009300:	2300      	movs	r3, #0
 8009302:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800930a:	2b00      	cmp	r3, #0
 800930c:	d10b      	bne.n	8009326 <xQueueReceive+0x32>
	__asm volatile
 800930e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009312:	f383 8811 	msr	BASEPRI, r3
 8009316:	f3bf 8f6f 	isb	sy
 800931a:	f3bf 8f4f 	dsb	sy
 800931e:	623b      	str	r3, [r7, #32]
}
 8009320:	bf00      	nop
 8009322:	bf00      	nop
 8009324:	e7fd      	b.n	8009322 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009326:	68bb      	ldr	r3, [r7, #8]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d103      	bne.n	8009334 <xQueueReceive+0x40>
 800932c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800932e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009330:	2b00      	cmp	r3, #0
 8009332:	d101      	bne.n	8009338 <xQueueReceive+0x44>
 8009334:	2301      	movs	r3, #1
 8009336:	e000      	b.n	800933a <xQueueReceive+0x46>
 8009338:	2300      	movs	r3, #0
 800933a:	2b00      	cmp	r3, #0
 800933c:	d10b      	bne.n	8009356 <xQueueReceive+0x62>
	__asm volatile
 800933e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009342:	f383 8811 	msr	BASEPRI, r3
 8009346:	f3bf 8f6f 	isb	sy
 800934a:	f3bf 8f4f 	dsb	sy
 800934e:	61fb      	str	r3, [r7, #28]
}
 8009350:	bf00      	nop
 8009352:	bf00      	nop
 8009354:	e7fd      	b.n	8009352 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009356:	f001 f8bf 	bl	800a4d8 <xTaskGetSchedulerState>
 800935a:	4603      	mov	r3, r0
 800935c:	2b00      	cmp	r3, #0
 800935e:	d102      	bne.n	8009366 <xQueueReceive+0x72>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d101      	bne.n	800936a <xQueueReceive+0x76>
 8009366:	2301      	movs	r3, #1
 8009368:	e000      	b.n	800936c <xQueueReceive+0x78>
 800936a:	2300      	movs	r3, #0
 800936c:	2b00      	cmp	r3, #0
 800936e:	d10b      	bne.n	8009388 <xQueueReceive+0x94>
	__asm volatile
 8009370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009374:	f383 8811 	msr	BASEPRI, r3
 8009378:	f3bf 8f6f 	isb	sy
 800937c:	f3bf 8f4f 	dsb	sy
 8009380:	61bb      	str	r3, [r7, #24]
}
 8009382:	bf00      	nop
 8009384:	bf00      	nop
 8009386:	e7fd      	b.n	8009384 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009388:	f001 fbfe 	bl	800ab88 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800938c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800938e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009390:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009394:	2b00      	cmp	r3, #0
 8009396:	d01f      	beq.n	80093d8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009398:	68b9      	ldr	r1, [r7, #8]
 800939a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800939c:	f000 fa1e 	bl	80097dc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80093a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a2:	1e5a      	subs	r2, r3, #1
 80093a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093a6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80093a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093aa:	691b      	ldr	r3, [r3, #16]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d00f      	beq.n	80093d0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80093b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093b2:	3310      	adds	r3, #16
 80093b4:	4618      	mov	r0, r3
 80093b6:	f000 fecf 	bl	800a158 <xTaskRemoveFromEventList>
 80093ba:	4603      	mov	r3, r0
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d007      	beq.n	80093d0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80093c0:	4b3c      	ldr	r3, [pc, #240]	@ (80094b4 <xQueueReceive+0x1c0>)
 80093c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093c6:	601a      	str	r2, [r3, #0]
 80093c8:	f3bf 8f4f 	dsb	sy
 80093cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80093d0:	f001 fc0c 	bl	800abec <vPortExitCritical>
				return pdPASS;
 80093d4:	2301      	movs	r3, #1
 80093d6:	e069      	b.n	80094ac <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d103      	bne.n	80093e6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80093de:	f001 fc05 	bl	800abec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80093e2:	2300      	movs	r3, #0
 80093e4:	e062      	b.n	80094ac <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80093e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d106      	bne.n	80093fa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80093ec:	f107 0310 	add.w	r3, r7, #16
 80093f0:	4618      	mov	r0, r3
 80093f2:	f000 ff15 	bl	800a220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80093f6:	2301      	movs	r3, #1
 80093f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80093fa:	f001 fbf7 	bl	800abec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80093fe:	f000 fcc3 	bl	8009d88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009402:	f001 fbc1 	bl	800ab88 <vPortEnterCritical>
 8009406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009408:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800940c:	b25b      	sxtb	r3, r3
 800940e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009412:	d103      	bne.n	800941c <xQueueReceive+0x128>
 8009414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009416:	2200      	movs	r2, #0
 8009418:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800941c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800941e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009422:	b25b      	sxtb	r3, r3
 8009424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009428:	d103      	bne.n	8009432 <xQueueReceive+0x13e>
 800942a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800942c:	2200      	movs	r2, #0
 800942e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009432:	f001 fbdb 	bl	800abec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009436:	1d3a      	adds	r2, r7, #4
 8009438:	f107 0310 	add.w	r3, r7, #16
 800943c:	4611      	mov	r1, r2
 800943e:	4618      	mov	r0, r3
 8009440:	f000 ff04 	bl	800a24c <xTaskCheckForTimeOut>
 8009444:	4603      	mov	r3, r0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d123      	bne.n	8009492 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800944a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800944c:	f000 fa3e 	bl	80098cc <prvIsQueueEmpty>
 8009450:	4603      	mov	r3, r0
 8009452:	2b00      	cmp	r3, #0
 8009454:	d017      	beq.n	8009486 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009458:	3324      	adds	r3, #36	@ 0x24
 800945a:	687a      	ldr	r2, [r7, #4]
 800945c:	4611      	mov	r1, r2
 800945e:	4618      	mov	r0, r3
 8009460:	f000 fe54 	bl	800a10c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009464:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009466:	f000 f9df 	bl	8009828 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800946a:	f000 fc9b 	bl	8009da4 <xTaskResumeAll>
 800946e:	4603      	mov	r3, r0
 8009470:	2b00      	cmp	r3, #0
 8009472:	d189      	bne.n	8009388 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009474:	4b0f      	ldr	r3, [pc, #60]	@ (80094b4 <xQueueReceive+0x1c0>)
 8009476:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800947a:	601a      	str	r2, [r3, #0]
 800947c:	f3bf 8f4f 	dsb	sy
 8009480:	f3bf 8f6f 	isb	sy
 8009484:	e780      	b.n	8009388 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009486:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009488:	f000 f9ce 	bl	8009828 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800948c:	f000 fc8a 	bl	8009da4 <xTaskResumeAll>
 8009490:	e77a      	b.n	8009388 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009492:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009494:	f000 f9c8 	bl	8009828 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009498:	f000 fc84 	bl	8009da4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800949c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800949e:	f000 fa15 	bl	80098cc <prvIsQueueEmpty>
 80094a2:	4603      	mov	r3, r0
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	f43f af6f 	beq.w	8009388 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80094aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3730      	adds	r7, #48	@ 0x30
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}
 80094b4:	e000ed04 	.word	0xe000ed04

080094b8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b08e      	sub	sp, #56	@ 0x38
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80094c2:	2300      	movs	r3, #0
 80094c4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80094ca:	2300      	movs	r3, #0
 80094cc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80094ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d10b      	bne.n	80094ec <xQueueSemaphoreTake+0x34>
	__asm volatile
 80094d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d8:	f383 8811 	msr	BASEPRI, r3
 80094dc:	f3bf 8f6f 	isb	sy
 80094e0:	f3bf 8f4f 	dsb	sy
 80094e4:	623b      	str	r3, [r7, #32]
}
 80094e6:	bf00      	nop
 80094e8:	bf00      	nop
 80094ea:	e7fd      	b.n	80094e8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80094ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d00b      	beq.n	800950c <xQueueSemaphoreTake+0x54>
	__asm volatile
 80094f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f8:	f383 8811 	msr	BASEPRI, r3
 80094fc:	f3bf 8f6f 	isb	sy
 8009500:	f3bf 8f4f 	dsb	sy
 8009504:	61fb      	str	r3, [r7, #28]
}
 8009506:	bf00      	nop
 8009508:	bf00      	nop
 800950a:	e7fd      	b.n	8009508 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800950c:	f000 ffe4 	bl	800a4d8 <xTaskGetSchedulerState>
 8009510:	4603      	mov	r3, r0
 8009512:	2b00      	cmp	r3, #0
 8009514:	d102      	bne.n	800951c <xQueueSemaphoreTake+0x64>
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d101      	bne.n	8009520 <xQueueSemaphoreTake+0x68>
 800951c:	2301      	movs	r3, #1
 800951e:	e000      	b.n	8009522 <xQueueSemaphoreTake+0x6a>
 8009520:	2300      	movs	r3, #0
 8009522:	2b00      	cmp	r3, #0
 8009524:	d10b      	bne.n	800953e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800952a:	f383 8811 	msr	BASEPRI, r3
 800952e:	f3bf 8f6f 	isb	sy
 8009532:	f3bf 8f4f 	dsb	sy
 8009536:	61bb      	str	r3, [r7, #24]
}
 8009538:	bf00      	nop
 800953a:	bf00      	nop
 800953c:	e7fd      	b.n	800953a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800953e:	f001 fb23 	bl	800ab88 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009546:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800954a:	2b00      	cmp	r3, #0
 800954c:	d024      	beq.n	8009598 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800954e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009550:	1e5a      	subs	r2, r3, #1
 8009552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009554:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d104      	bne.n	8009568 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800955e:	f001 f967 	bl	800a830 <pvTaskIncrementMutexHeldCount>
 8009562:	4602      	mov	r2, r0
 8009564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009566:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800956a:	691b      	ldr	r3, [r3, #16]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d00f      	beq.n	8009590 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009572:	3310      	adds	r3, #16
 8009574:	4618      	mov	r0, r3
 8009576:	f000 fdef 	bl	800a158 <xTaskRemoveFromEventList>
 800957a:	4603      	mov	r3, r0
 800957c:	2b00      	cmp	r3, #0
 800957e:	d007      	beq.n	8009590 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009580:	4b54      	ldr	r3, [pc, #336]	@ (80096d4 <xQueueSemaphoreTake+0x21c>)
 8009582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009586:	601a      	str	r2, [r3, #0]
 8009588:	f3bf 8f4f 	dsb	sy
 800958c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009590:	f001 fb2c 	bl	800abec <vPortExitCritical>
				return pdPASS;
 8009594:	2301      	movs	r3, #1
 8009596:	e098      	b.n	80096ca <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d112      	bne.n	80095c4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800959e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d00b      	beq.n	80095bc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80095a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a8:	f383 8811 	msr	BASEPRI, r3
 80095ac:	f3bf 8f6f 	isb	sy
 80095b0:	f3bf 8f4f 	dsb	sy
 80095b4:	617b      	str	r3, [r7, #20]
}
 80095b6:	bf00      	nop
 80095b8:	bf00      	nop
 80095ba:	e7fd      	b.n	80095b8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80095bc:	f001 fb16 	bl	800abec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80095c0:	2300      	movs	r3, #0
 80095c2:	e082      	b.n	80096ca <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80095c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d106      	bne.n	80095d8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80095ca:	f107 030c 	add.w	r3, r7, #12
 80095ce:	4618      	mov	r0, r3
 80095d0:	f000 fe26 	bl	800a220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80095d4:	2301      	movs	r3, #1
 80095d6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80095d8:	f001 fb08 	bl	800abec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80095dc:	f000 fbd4 	bl	8009d88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80095e0:	f001 fad2 	bl	800ab88 <vPortEnterCritical>
 80095e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80095ea:	b25b      	sxtb	r3, r3
 80095ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095f0:	d103      	bne.n	80095fa <xQueueSemaphoreTake+0x142>
 80095f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f4:	2200      	movs	r2, #0
 80095f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009600:	b25b      	sxtb	r3, r3
 8009602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009606:	d103      	bne.n	8009610 <xQueueSemaphoreTake+0x158>
 8009608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800960a:	2200      	movs	r2, #0
 800960c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009610:	f001 faec 	bl	800abec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009614:	463a      	mov	r2, r7
 8009616:	f107 030c 	add.w	r3, r7, #12
 800961a:	4611      	mov	r1, r2
 800961c:	4618      	mov	r0, r3
 800961e:	f000 fe15 	bl	800a24c <xTaskCheckForTimeOut>
 8009622:	4603      	mov	r3, r0
 8009624:	2b00      	cmp	r3, #0
 8009626:	d132      	bne.n	800968e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009628:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800962a:	f000 f94f 	bl	80098cc <prvIsQueueEmpty>
 800962e:	4603      	mov	r3, r0
 8009630:	2b00      	cmp	r3, #0
 8009632:	d026      	beq.n	8009682 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d109      	bne.n	8009650 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800963c:	f001 faa4 	bl	800ab88 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	4618      	mov	r0, r3
 8009646:	f000 ff65 	bl	800a514 <xTaskPriorityInherit>
 800964a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800964c:	f001 face 	bl	800abec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009652:	3324      	adds	r3, #36	@ 0x24
 8009654:	683a      	ldr	r2, [r7, #0]
 8009656:	4611      	mov	r1, r2
 8009658:	4618      	mov	r0, r3
 800965a:	f000 fd57 	bl	800a10c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800965e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009660:	f000 f8e2 	bl	8009828 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009664:	f000 fb9e 	bl	8009da4 <xTaskResumeAll>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	f47f af67 	bne.w	800953e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009670:	4b18      	ldr	r3, [pc, #96]	@ (80096d4 <xQueueSemaphoreTake+0x21c>)
 8009672:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009676:	601a      	str	r2, [r3, #0]
 8009678:	f3bf 8f4f 	dsb	sy
 800967c:	f3bf 8f6f 	isb	sy
 8009680:	e75d      	b.n	800953e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009682:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009684:	f000 f8d0 	bl	8009828 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009688:	f000 fb8c 	bl	8009da4 <xTaskResumeAll>
 800968c:	e757      	b.n	800953e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800968e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009690:	f000 f8ca 	bl	8009828 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009694:	f000 fb86 	bl	8009da4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009698:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800969a:	f000 f917 	bl	80098cc <prvIsQueueEmpty>
 800969e:	4603      	mov	r3, r0
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	f43f af4c 	beq.w	800953e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80096a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d00d      	beq.n	80096c8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80096ac:	f001 fa6c 	bl	800ab88 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80096b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80096b2:	f000 f811 	bl	80096d8 <prvGetDisinheritPriorityAfterTimeout>
 80096b6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80096b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ba:	689b      	ldr	r3, [r3, #8]
 80096bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80096be:	4618      	mov	r0, r3
 80096c0:	f001 f826 	bl	800a710 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80096c4:	f001 fa92 	bl	800abec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80096c8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3738      	adds	r7, #56	@ 0x38
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	e000ed04 	.word	0xe000ed04

080096d8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80096d8:	b480      	push	{r7}
 80096da:	b085      	sub	sp, #20
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d006      	beq.n	80096f6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f1c3 0307 	rsb	r3, r3, #7
 80096f2:	60fb      	str	r3, [r7, #12]
 80096f4:	e001      	b.n	80096fa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80096f6:	2300      	movs	r3, #0
 80096f8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80096fa:	68fb      	ldr	r3, [r7, #12]
	}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3714      	adds	r7, #20
 8009700:	46bd      	mov	sp, r7
 8009702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009706:	4770      	bx	lr

08009708 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b086      	sub	sp, #24
 800970c:	af00      	add	r7, sp, #0
 800970e:	60f8      	str	r0, [r7, #12]
 8009710:	60b9      	str	r1, [r7, #8]
 8009712:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009714:	2300      	movs	r3, #0
 8009716:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800971c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009722:	2b00      	cmp	r3, #0
 8009724:	d10d      	bne.n	8009742 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d14d      	bne.n	80097ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	689b      	ldr	r3, [r3, #8]
 8009732:	4618      	mov	r0, r3
 8009734:	f000 ff64 	bl	800a600 <xTaskPriorityDisinherit>
 8009738:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2200      	movs	r2, #0
 800973e:	609a      	str	r2, [r3, #8]
 8009740:	e043      	b.n	80097ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d119      	bne.n	800977c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	6858      	ldr	r0, [r3, #4]
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009750:	461a      	mov	r2, r3
 8009752:	68b9      	ldr	r1, [r7, #8]
 8009754:	f001 ffb3 	bl	800b6be <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	685a      	ldr	r2, [r3, #4]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009760:	441a      	add	r2, r3
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	685a      	ldr	r2, [r3, #4]
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	689b      	ldr	r3, [r3, #8]
 800976e:	429a      	cmp	r2, r3
 8009770:	d32b      	bcc.n	80097ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681a      	ldr	r2, [r3, #0]
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	605a      	str	r2, [r3, #4]
 800977a:	e026      	b.n	80097ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	68d8      	ldr	r0, [r3, #12]
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009784:	461a      	mov	r2, r3
 8009786:	68b9      	ldr	r1, [r7, #8]
 8009788:	f001 ff99 	bl	800b6be <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	68da      	ldr	r2, [r3, #12]
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009794:	425b      	negs	r3, r3
 8009796:	441a      	add	r2, r3
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	68da      	ldr	r2, [r3, #12]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d207      	bcs.n	80097b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	689a      	ldr	r2, [r3, #8]
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097b0:	425b      	negs	r3, r3
 80097b2:	441a      	add	r2, r3
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2b02      	cmp	r3, #2
 80097bc:	d105      	bne.n	80097ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d002      	beq.n	80097ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80097c4:	693b      	ldr	r3, [r7, #16]
 80097c6:	3b01      	subs	r3, #1
 80097c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80097ca:	693b      	ldr	r3, [r7, #16]
 80097cc:	1c5a      	adds	r2, r3, #1
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80097d2:	697b      	ldr	r3, [r7, #20]
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	3718      	adds	r7, #24
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b082      	sub	sp, #8
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d018      	beq.n	8009820 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	68da      	ldr	r2, [r3, #12]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097f6:	441a      	add	r2, r3
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	68da      	ldr	r2, [r3, #12]
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	689b      	ldr	r3, [r3, #8]
 8009804:	429a      	cmp	r2, r3
 8009806:	d303      	bcc.n	8009810 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681a      	ldr	r2, [r3, #0]
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	68d9      	ldr	r1, [r3, #12]
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009818:	461a      	mov	r2, r3
 800981a:	6838      	ldr	r0, [r7, #0]
 800981c:	f001 ff4f 	bl	800b6be <memcpy>
	}
}
 8009820:	bf00      	nop
 8009822:	3708      	adds	r7, #8
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}

08009828 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b084      	sub	sp, #16
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009830:	f001 f9aa 	bl	800ab88 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800983a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800983c:	e011      	b.n	8009862 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009842:	2b00      	cmp	r3, #0
 8009844:	d012      	beq.n	800986c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	3324      	adds	r3, #36	@ 0x24
 800984a:	4618      	mov	r0, r3
 800984c:	f000 fc84 	bl	800a158 <xTaskRemoveFromEventList>
 8009850:	4603      	mov	r3, r0
 8009852:	2b00      	cmp	r3, #0
 8009854:	d001      	beq.n	800985a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009856:	f000 fd5d 	bl	800a314 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800985a:	7bfb      	ldrb	r3, [r7, #15]
 800985c:	3b01      	subs	r3, #1
 800985e:	b2db      	uxtb	r3, r3
 8009860:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009862:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009866:	2b00      	cmp	r3, #0
 8009868:	dce9      	bgt.n	800983e <prvUnlockQueue+0x16>
 800986a:	e000      	b.n	800986e <prvUnlockQueue+0x46>
					break;
 800986c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	22ff      	movs	r2, #255	@ 0xff
 8009872:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009876:	f001 f9b9 	bl	800abec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800987a:	f001 f985 	bl	800ab88 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009884:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009886:	e011      	b.n	80098ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	691b      	ldr	r3, [r3, #16]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d012      	beq.n	80098b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	3310      	adds	r3, #16
 8009894:	4618      	mov	r0, r3
 8009896:	f000 fc5f 	bl	800a158 <xTaskRemoveFromEventList>
 800989a:	4603      	mov	r3, r0
 800989c:	2b00      	cmp	r3, #0
 800989e:	d001      	beq.n	80098a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80098a0:	f000 fd38 	bl	800a314 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80098a4:	7bbb      	ldrb	r3, [r7, #14]
 80098a6:	3b01      	subs	r3, #1
 80098a8:	b2db      	uxtb	r3, r3
 80098aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80098ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	dce9      	bgt.n	8009888 <prvUnlockQueue+0x60>
 80098b4:	e000      	b.n	80098b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80098b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	22ff      	movs	r2, #255	@ 0xff
 80098bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80098c0:	f001 f994 	bl	800abec <vPortExitCritical>
}
 80098c4:	bf00      	nop
 80098c6:	3710      	adds	r7, #16
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bd80      	pop	{r7, pc}

080098cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b084      	sub	sp, #16
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80098d4:	f001 f958 	bl	800ab88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d102      	bne.n	80098e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80098e0:	2301      	movs	r3, #1
 80098e2:	60fb      	str	r3, [r7, #12]
 80098e4:	e001      	b.n	80098ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80098e6:	2300      	movs	r3, #0
 80098e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80098ea:	f001 f97f 	bl	800abec <vPortExitCritical>

	return xReturn;
 80098ee:	68fb      	ldr	r3, [r7, #12]
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	3710      	adds	r7, #16
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}

080098f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b084      	sub	sp, #16
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009900:	f001 f942 	bl	800ab88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800990c:	429a      	cmp	r2, r3
 800990e:	d102      	bne.n	8009916 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009910:	2301      	movs	r3, #1
 8009912:	60fb      	str	r3, [r7, #12]
 8009914:	e001      	b.n	800991a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009916:	2300      	movs	r3, #0
 8009918:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800991a:	f001 f967 	bl	800abec <vPortExitCritical>

	return xReturn;
 800991e:	68fb      	ldr	r3, [r7, #12]
}
 8009920:	4618      	mov	r0, r3
 8009922:	3710      	adds	r7, #16
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009928:	b580      	push	{r7, lr}
 800992a:	b08e      	sub	sp, #56	@ 0x38
 800992c:	af04      	add	r7, sp, #16
 800992e:	60f8      	str	r0, [r7, #12]
 8009930:	60b9      	str	r1, [r7, #8]
 8009932:	607a      	str	r2, [r7, #4]
 8009934:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009938:	2b00      	cmp	r3, #0
 800993a:	d10b      	bne.n	8009954 <xTaskCreateStatic+0x2c>
	__asm volatile
 800993c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009940:	f383 8811 	msr	BASEPRI, r3
 8009944:	f3bf 8f6f 	isb	sy
 8009948:	f3bf 8f4f 	dsb	sy
 800994c:	623b      	str	r3, [r7, #32]
}
 800994e:	bf00      	nop
 8009950:	bf00      	nop
 8009952:	e7fd      	b.n	8009950 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009956:	2b00      	cmp	r3, #0
 8009958:	d10b      	bne.n	8009972 <xTaskCreateStatic+0x4a>
	__asm volatile
 800995a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800995e:	f383 8811 	msr	BASEPRI, r3
 8009962:	f3bf 8f6f 	isb	sy
 8009966:	f3bf 8f4f 	dsb	sy
 800996a:	61fb      	str	r3, [r7, #28]
}
 800996c:	bf00      	nop
 800996e:	bf00      	nop
 8009970:	e7fd      	b.n	800996e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009972:	2354      	movs	r3, #84	@ 0x54
 8009974:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	2b54      	cmp	r3, #84	@ 0x54
 800997a:	d00b      	beq.n	8009994 <xTaskCreateStatic+0x6c>
	__asm volatile
 800997c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009980:	f383 8811 	msr	BASEPRI, r3
 8009984:	f3bf 8f6f 	isb	sy
 8009988:	f3bf 8f4f 	dsb	sy
 800998c:	61bb      	str	r3, [r7, #24]
}
 800998e:	bf00      	nop
 8009990:	bf00      	nop
 8009992:	e7fd      	b.n	8009990 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009994:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009998:	2b00      	cmp	r3, #0
 800999a:	d01e      	beq.n	80099da <xTaskCreateStatic+0xb2>
 800999c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d01b      	beq.n	80099da <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80099a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099a4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80099a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80099aa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80099ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ae:	2202      	movs	r2, #2
 80099b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80099b4:	2300      	movs	r3, #0
 80099b6:	9303      	str	r3, [sp, #12]
 80099b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ba:	9302      	str	r3, [sp, #8]
 80099bc:	f107 0314 	add.w	r3, r7, #20
 80099c0:	9301      	str	r3, [sp, #4]
 80099c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c4:	9300      	str	r3, [sp, #0]
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	687a      	ldr	r2, [r7, #4]
 80099ca:	68b9      	ldr	r1, [r7, #8]
 80099cc:	68f8      	ldr	r0, [r7, #12]
 80099ce:	f000 f850 	bl	8009a72 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80099d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80099d4:	f000 f8d6 	bl	8009b84 <prvAddNewTaskToReadyList>
 80099d8:	e001      	b.n	80099de <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80099da:	2300      	movs	r3, #0
 80099dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80099de:	697b      	ldr	r3, [r7, #20]
	}
 80099e0:	4618      	mov	r0, r3
 80099e2:	3728      	adds	r7, #40	@ 0x28
 80099e4:	46bd      	mov	sp, r7
 80099e6:	bd80      	pop	{r7, pc}

080099e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b08c      	sub	sp, #48	@ 0x30
 80099ec:	af04      	add	r7, sp, #16
 80099ee:	60f8      	str	r0, [r7, #12]
 80099f0:	60b9      	str	r1, [r7, #8]
 80099f2:	603b      	str	r3, [r7, #0]
 80099f4:	4613      	mov	r3, r2
 80099f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80099f8:	88fb      	ldrh	r3, [r7, #6]
 80099fa:	009b      	lsls	r3, r3, #2
 80099fc:	4618      	mov	r0, r3
 80099fe:	f001 f9e5 	bl	800adcc <pvPortMalloc>
 8009a02:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d00e      	beq.n	8009a28 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009a0a:	2054      	movs	r0, #84	@ 0x54
 8009a0c:	f001 f9de 	bl	800adcc <pvPortMalloc>
 8009a10:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d003      	beq.n	8009a20 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009a18:	69fb      	ldr	r3, [r7, #28]
 8009a1a:	697a      	ldr	r2, [r7, #20]
 8009a1c:	631a      	str	r2, [r3, #48]	@ 0x30
 8009a1e:	e005      	b.n	8009a2c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009a20:	6978      	ldr	r0, [r7, #20]
 8009a22:	f001 faa1 	bl	800af68 <vPortFree>
 8009a26:	e001      	b.n	8009a2c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009a2c:	69fb      	ldr	r3, [r7, #28]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d017      	beq.n	8009a62 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009a32:	69fb      	ldr	r3, [r7, #28]
 8009a34:	2200      	movs	r2, #0
 8009a36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009a3a:	88fa      	ldrh	r2, [r7, #6]
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	9303      	str	r3, [sp, #12]
 8009a40:	69fb      	ldr	r3, [r7, #28]
 8009a42:	9302      	str	r3, [sp, #8]
 8009a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a46:	9301      	str	r3, [sp, #4]
 8009a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a4a:	9300      	str	r3, [sp, #0]
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	68b9      	ldr	r1, [r7, #8]
 8009a50:	68f8      	ldr	r0, [r7, #12]
 8009a52:	f000 f80e 	bl	8009a72 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a56:	69f8      	ldr	r0, [r7, #28]
 8009a58:	f000 f894 	bl	8009b84 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	61bb      	str	r3, [r7, #24]
 8009a60:	e002      	b.n	8009a68 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009a62:	f04f 33ff 	mov.w	r3, #4294967295
 8009a66:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009a68:	69bb      	ldr	r3, [r7, #24]
	}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3720      	adds	r7, #32
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}

08009a72 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009a72:	b580      	push	{r7, lr}
 8009a74:	b088      	sub	sp, #32
 8009a76:	af00      	add	r7, sp, #0
 8009a78:	60f8      	str	r0, [r7, #12]
 8009a7a:	60b9      	str	r1, [r7, #8]
 8009a7c:	607a      	str	r2, [r7, #4]
 8009a7e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009a8a:	3b01      	subs	r3, #1
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	4413      	add	r3, r2
 8009a90:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	f023 0307 	bic.w	r3, r3, #7
 8009a98:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	f003 0307 	and.w	r3, r3, #7
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d00b      	beq.n	8009abc <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa8:	f383 8811 	msr	BASEPRI, r3
 8009aac:	f3bf 8f6f 	isb	sy
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	617b      	str	r3, [r7, #20]
}
 8009ab6:	bf00      	nop
 8009ab8:	bf00      	nop
 8009aba:	e7fd      	b.n	8009ab8 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d01f      	beq.n	8009b02 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	61fb      	str	r3, [r7, #28]
 8009ac6:	e012      	b.n	8009aee <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009ac8:	68ba      	ldr	r2, [r7, #8]
 8009aca:	69fb      	ldr	r3, [r7, #28]
 8009acc:	4413      	add	r3, r2
 8009ace:	7819      	ldrb	r1, [r3, #0]
 8009ad0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ad2:	69fb      	ldr	r3, [r7, #28]
 8009ad4:	4413      	add	r3, r2
 8009ad6:	3334      	adds	r3, #52	@ 0x34
 8009ad8:	460a      	mov	r2, r1
 8009ada:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009adc:	68ba      	ldr	r2, [r7, #8]
 8009ade:	69fb      	ldr	r3, [r7, #28]
 8009ae0:	4413      	add	r3, r2
 8009ae2:	781b      	ldrb	r3, [r3, #0]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d006      	beq.n	8009af6 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009ae8:	69fb      	ldr	r3, [r7, #28]
 8009aea:	3301      	adds	r3, #1
 8009aec:	61fb      	str	r3, [r7, #28]
 8009aee:	69fb      	ldr	r3, [r7, #28]
 8009af0:	2b0f      	cmp	r3, #15
 8009af2:	d9e9      	bls.n	8009ac8 <prvInitialiseNewTask+0x56>
 8009af4:	e000      	b.n	8009af8 <prvInitialiseNewTask+0x86>
			{
				break;
 8009af6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009afa:	2200      	movs	r2, #0
 8009afc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009b00:	e003      	b.n	8009b0a <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b04:	2200      	movs	r2, #0
 8009b06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b0c:	2b06      	cmp	r3, #6
 8009b0e:	d901      	bls.n	8009b14 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009b10:	2306      	movs	r3, #6
 8009b12:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b18:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b1e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b22:	2200      	movs	r2, #0
 8009b24:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b28:	3304      	adds	r3, #4
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f7ff f879 	bl	8008c22 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b32:	3318      	adds	r3, #24
 8009b34:	4618      	mov	r0, r3
 8009b36:	f7ff f874 	bl	8008c22 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b3e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b42:	f1c3 0207 	rsb	r2, r3, #7
 8009b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b48:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b4e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b52:	2200      	movs	r2, #0
 8009b54:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b58:	2200      	movs	r2, #0
 8009b5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009b5e:	683a      	ldr	r2, [r7, #0]
 8009b60:	68f9      	ldr	r1, [r7, #12]
 8009b62:	69b8      	ldr	r0, [r7, #24]
 8009b64:	f000 fede 	bl	800a924 <pxPortInitialiseStack>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b6c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d002      	beq.n	8009b7a <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b7a:	bf00      	nop
 8009b7c:	3720      	adds	r7, #32
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}
	...

08009b84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b082      	sub	sp, #8
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009b8c:	f000 fffc 	bl	800ab88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009b90:	4b2a      	ldr	r3, [pc, #168]	@ (8009c3c <prvAddNewTaskToReadyList+0xb8>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	3301      	adds	r3, #1
 8009b96:	4a29      	ldr	r2, [pc, #164]	@ (8009c3c <prvAddNewTaskToReadyList+0xb8>)
 8009b98:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009b9a:	4b29      	ldr	r3, [pc, #164]	@ (8009c40 <prvAddNewTaskToReadyList+0xbc>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d109      	bne.n	8009bb6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009ba2:	4a27      	ldr	r2, [pc, #156]	@ (8009c40 <prvAddNewTaskToReadyList+0xbc>)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009ba8:	4b24      	ldr	r3, [pc, #144]	@ (8009c3c <prvAddNewTaskToReadyList+0xb8>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	d110      	bne.n	8009bd2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009bb0:	f000 fbd4 	bl	800a35c <prvInitialiseTaskLists>
 8009bb4:	e00d      	b.n	8009bd2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009bb6:	4b23      	ldr	r3, [pc, #140]	@ (8009c44 <prvAddNewTaskToReadyList+0xc0>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d109      	bne.n	8009bd2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009bbe:	4b20      	ldr	r3, [pc, #128]	@ (8009c40 <prvAddNewTaskToReadyList+0xbc>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc8:	429a      	cmp	r2, r3
 8009bca:	d802      	bhi.n	8009bd2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009bcc:	4a1c      	ldr	r2, [pc, #112]	@ (8009c40 <prvAddNewTaskToReadyList+0xbc>)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8009c48 <prvAddNewTaskToReadyList+0xc4>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	4a1b      	ldr	r2, [pc, #108]	@ (8009c48 <prvAddNewTaskToReadyList+0xc4>)
 8009bda:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009be0:	2201      	movs	r2, #1
 8009be2:	409a      	lsls	r2, r3
 8009be4:	4b19      	ldr	r3, [pc, #100]	@ (8009c4c <prvAddNewTaskToReadyList+0xc8>)
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	4313      	orrs	r3, r2
 8009bea:	4a18      	ldr	r2, [pc, #96]	@ (8009c4c <prvAddNewTaskToReadyList+0xc8>)
 8009bec:	6013      	str	r3, [r2, #0]
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bf2:	4613      	mov	r3, r2
 8009bf4:	009b      	lsls	r3, r3, #2
 8009bf6:	4413      	add	r3, r2
 8009bf8:	009b      	lsls	r3, r3, #2
 8009bfa:	4a15      	ldr	r2, [pc, #84]	@ (8009c50 <prvAddNewTaskToReadyList+0xcc>)
 8009bfc:	441a      	add	r2, r3
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	3304      	adds	r3, #4
 8009c02:	4619      	mov	r1, r3
 8009c04:	4610      	mov	r0, r2
 8009c06:	f7ff f819 	bl	8008c3c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009c0a:	f000 ffef 	bl	800abec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8009c44 <prvAddNewTaskToReadyList+0xc0>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d00e      	beq.n	8009c34 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009c16:	4b0a      	ldr	r3, [pc, #40]	@ (8009c40 <prvAddNewTaskToReadyList+0xbc>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d207      	bcs.n	8009c34 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009c24:	4b0b      	ldr	r3, [pc, #44]	@ (8009c54 <prvAddNewTaskToReadyList+0xd0>)
 8009c26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c2a:	601a      	str	r2, [r3, #0]
 8009c2c:	f3bf 8f4f 	dsb	sy
 8009c30:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c34:	bf00      	nop
 8009c36:	3708      	adds	r7, #8
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	bd80      	pop	{r7, pc}
 8009c3c:	2000183c 	.word	0x2000183c
 8009c40:	2000173c 	.word	0x2000173c
 8009c44:	20001848 	.word	0x20001848
 8009c48:	20001858 	.word	0x20001858
 8009c4c:	20001844 	.word	0x20001844
 8009c50:	20001740 	.word	0x20001740
 8009c54:	e000ed04 	.word	0xe000ed04

08009c58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b084      	sub	sp, #16
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009c60:	2300      	movs	r3, #0
 8009c62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d018      	beq.n	8009c9c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009c6a:	4b14      	ldr	r3, [pc, #80]	@ (8009cbc <vTaskDelay+0x64>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d00b      	beq.n	8009c8a <vTaskDelay+0x32>
	__asm volatile
 8009c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c76:	f383 8811 	msr	BASEPRI, r3
 8009c7a:	f3bf 8f6f 	isb	sy
 8009c7e:	f3bf 8f4f 	dsb	sy
 8009c82:	60bb      	str	r3, [r7, #8]
}
 8009c84:	bf00      	nop
 8009c86:	bf00      	nop
 8009c88:	e7fd      	b.n	8009c86 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009c8a:	f000 f87d 	bl	8009d88 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009c8e:	2100      	movs	r1, #0
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 fde1 	bl	800a858 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009c96:	f000 f885 	bl	8009da4 <xTaskResumeAll>
 8009c9a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d107      	bne.n	8009cb2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009ca2:	4b07      	ldr	r3, [pc, #28]	@ (8009cc0 <vTaskDelay+0x68>)
 8009ca4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ca8:	601a      	str	r2, [r3, #0]
 8009caa:	f3bf 8f4f 	dsb	sy
 8009cae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009cb2:	bf00      	nop
 8009cb4:	3710      	adds	r7, #16
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	bf00      	nop
 8009cbc:	20001864 	.word	0x20001864
 8009cc0:	e000ed04 	.word	0xe000ed04

08009cc4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b08a      	sub	sp, #40	@ 0x28
 8009cc8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009cca:	2300      	movs	r3, #0
 8009ccc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009cce:	2300      	movs	r3, #0
 8009cd0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009cd2:	463a      	mov	r2, r7
 8009cd4:	1d39      	adds	r1, r7, #4
 8009cd6:	f107 0308 	add.w	r3, r7, #8
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f7f7 fa12 	bl	8001104 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009ce0:	6839      	ldr	r1, [r7, #0]
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	68ba      	ldr	r2, [r7, #8]
 8009ce6:	9202      	str	r2, [sp, #8]
 8009ce8:	9301      	str	r3, [sp, #4]
 8009cea:	2300      	movs	r3, #0
 8009cec:	9300      	str	r3, [sp, #0]
 8009cee:	2300      	movs	r3, #0
 8009cf0:	460a      	mov	r2, r1
 8009cf2:	491f      	ldr	r1, [pc, #124]	@ (8009d70 <vTaskStartScheduler+0xac>)
 8009cf4:	481f      	ldr	r0, [pc, #124]	@ (8009d74 <vTaskStartScheduler+0xb0>)
 8009cf6:	f7ff fe17 	bl	8009928 <xTaskCreateStatic>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	4a1e      	ldr	r2, [pc, #120]	@ (8009d78 <vTaskStartScheduler+0xb4>)
 8009cfe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009d00:	4b1d      	ldr	r3, [pc, #116]	@ (8009d78 <vTaskStartScheduler+0xb4>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d002      	beq.n	8009d0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009d08:	2301      	movs	r3, #1
 8009d0a:	617b      	str	r3, [r7, #20]
 8009d0c:	e001      	b.n	8009d12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d116      	bne.n	8009d46 <vTaskStartScheduler+0x82>
	__asm volatile
 8009d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d1c:	f383 8811 	msr	BASEPRI, r3
 8009d20:	f3bf 8f6f 	isb	sy
 8009d24:	f3bf 8f4f 	dsb	sy
 8009d28:	613b      	str	r3, [r7, #16]
}
 8009d2a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009d2c:	4b13      	ldr	r3, [pc, #76]	@ (8009d7c <vTaskStartScheduler+0xb8>)
 8009d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d32:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009d34:	4b12      	ldr	r3, [pc, #72]	@ (8009d80 <vTaskStartScheduler+0xbc>)
 8009d36:	2201      	movs	r2, #1
 8009d38:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009d3a:	4b12      	ldr	r3, [pc, #72]	@ (8009d84 <vTaskStartScheduler+0xc0>)
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009d40:	f000 fe7e 	bl	800aa40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009d44:	e00f      	b.n	8009d66 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009d46:	697b      	ldr	r3, [r7, #20]
 8009d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d4c:	d10b      	bne.n	8009d66 <vTaskStartScheduler+0xa2>
	__asm volatile
 8009d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d52:	f383 8811 	msr	BASEPRI, r3
 8009d56:	f3bf 8f6f 	isb	sy
 8009d5a:	f3bf 8f4f 	dsb	sy
 8009d5e:	60fb      	str	r3, [r7, #12]
}
 8009d60:	bf00      	nop
 8009d62:	bf00      	nop
 8009d64:	e7fd      	b.n	8009d62 <vTaskStartScheduler+0x9e>
}
 8009d66:	bf00      	nop
 8009d68:	3718      	adds	r7, #24
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}
 8009d6e:	bf00      	nop
 8009d70:	0800c960 	.word	0x0800c960
 8009d74:	0800a32d 	.word	0x0800a32d
 8009d78:	20001860 	.word	0x20001860
 8009d7c:	2000185c 	.word	0x2000185c
 8009d80:	20001848 	.word	0x20001848
 8009d84:	20001840 	.word	0x20001840

08009d88 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009d88:	b480      	push	{r7}
 8009d8a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009d8c:	4b04      	ldr	r3, [pc, #16]	@ (8009da0 <vTaskSuspendAll+0x18>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	3301      	adds	r3, #1
 8009d92:	4a03      	ldr	r2, [pc, #12]	@ (8009da0 <vTaskSuspendAll+0x18>)
 8009d94:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009d96:	bf00      	nop
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr
 8009da0:	20001864 	.word	0x20001864

08009da4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b084      	sub	sp, #16
 8009da8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009daa:	2300      	movs	r3, #0
 8009dac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009dae:	2300      	movs	r3, #0
 8009db0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009db2:	4b42      	ldr	r3, [pc, #264]	@ (8009ebc <xTaskResumeAll+0x118>)
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d10b      	bne.n	8009dd2 <xTaskResumeAll+0x2e>
	__asm volatile
 8009dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dbe:	f383 8811 	msr	BASEPRI, r3
 8009dc2:	f3bf 8f6f 	isb	sy
 8009dc6:	f3bf 8f4f 	dsb	sy
 8009dca:	603b      	str	r3, [r7, #0]
}
 8009dcc:	bf00      	nop
 8009dce:	bf00      	nop
 8009dd0:	e7fd      	b.n	8009dce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009dd2:	f000 fed9 	bl	800ab88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009dd6:	4b39      	ldr	r3, [pc, #228]	@ (8009ebc <xTaskResumeAll+0x118>)
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	3b01      	subs	r3, #1
 8009ddc:	4a37      	ldr	r2, [pc, #220]	@ (8009ebc <xTaskResumeAll+0x118>)
 8009dde:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009de0:	4b36      	ldr	r3, [pc, #216]	@ (8009ebc <xTaskResumeAll+0x118>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d161      	bne.n	8009eac <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009de8:	4b35      	ldr	r3, [pc, #212]	@ (8009ec0 <xTaskResumeAll+0x11c>)
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d05d      	beq.n	8009eac <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009df0:	e02e      	b.n	8009e50 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009df2:	4b34      	ldr	r3, [pc, #208]	@ (8009ec4 <xTaskResumeAll+0x120>)
 8009df4:	68db      	ldr	r3, [r3, #12]
 8009df6:	68db      	ldr	r3, [r3, #12]
 8009df8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	3318      	adds	r3, #24
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f7fe ff79 	bl	8008cf6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	3304      	adds	r3, #4
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f7fe ff74 	bl	8008cf6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e12:	2201      	movs	r2, #1
 8009e14:	409a      	lsls	r2, r3
 8009e16:	4b2c      	ldr	r3, [pc, #176]	@ (8009ec8 <xTaskResumeAll+0x124>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4313      	orrs	r3, r2
 8009e1c:	4a2a      	ldr	r2, [pc, #168]	@ (8009ec8 <xTaskResumeAll+0x124>)
 8009e1e:	6013      	str	r3, [r2, #0]
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e24:	4613      	mov	r3, r2
 8009e26:	009b      	lsls	r3, r3, #2
 8009e28:	4413      	add	r3, r2
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	4a27      	ldr	r2, [pc, #156]	@ (8009ecc <xTaskResumeAll+0x128>)
 8009e2e:	441a      	add	r2, r3
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	3304      	adds	r3, #4
 8009e34:	4619      	mov	r1, r3
 8009e36:	4610      	mov	r0, r2
 8009e38:	f7fe ff00 	bl	8008c3c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e40:	4b23      	ldr	r3, [pc, #140]	@ (8009ed0 <xTaskResumeAll+0x12c>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e46:	429a      	cmp	r2, r3
 8009e48:	d302      	bcc.n	8009e50 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009e4a:	4b22      	ldr	r3, [pc, #136]	@ (8009ed4 <xTaskResumeAll+0x130>)
 8009e4c:	2201      	movs	r2, #1
 8009e4e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e50:	4b1c      	ldr	r3, [pc, #112]	@ (8009ec4 <xTaskResumeAll+0x120>)
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d1cc      	bne.n	8009df2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d001      	beq.n	8009e62 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009e5e:	f000 fb1b 	bl	800a498 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009e62:	4b1d      	ldr	r3, [pc, #116]	@ (8009ed8 <xTaskResumeAll+0x134>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d010      	beq.n	8009e90 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009e6e:	f000 f837 	bl	8009ee0 <xTaskIncrementTick>
 8009e72:	4603      	mov	r3, r0
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d002      	beq.n	8009e7e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009e78:	4b16      	ldr	r3, [pc, #88]	@ (8009ed4 <xTaskResumeAll+0x130>)
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	3b01      	subs	r3, #1
 8009e82:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d1f1      	bne.n	8009e6e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009e8a:	4b13      	ldr	r3, [pc, #76]	@ (8009ed8 <xTaskResumeAll+0x134>)
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009e90:	4b10      	ldr	r3, [pc, #64]	@ (8009ed4 <xTaskResumeAll+0x130>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d009      	beq.n	8009eac <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8009edc <xTaskResumeAll+0x138>)
 8009e9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ea2:	601a      	str	r2, [r3, #0]
 8009ea4:	f3bf 8f4f 	dsb	sy
 8009ea8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009eac:	f000 fe9e 	bl	800abec <vPortExitCritical>

	return xAlreadyYielded;
 8009eb0:	68bb      	ldr	r3, [r7, #8]
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3710      	adds	r7, #16
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	bf00      	nop
 8009ebc:	20001864 	.word	0x20001864
 8009ec0:	2000183c 	.word	0x2000183c
 8009ec4:	200017fc 	.word	0x200017fc
 8009ec8:	20001844 	.word	0x20001844
 8009ecc:	20001740 	.word	0x20001740
 8009ed0:	2000173c 	.word	0x2000173c
 8009ed4:	20001850 	.word	0x20001850
 8009ed8:	2000184c 	.word	0x2000184c
 8009edc:	e000ed04 	.word	0xe000ed04

08009ee0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b086      	sub	sp, #24
 8009ee4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009eea:	4b4f      	ldr	r3, [pc, #316]	@ (800a028 <xTaskIncrementTick+0x148>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	f040 808f 	bne.w	800a012 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009ef4:	4b4d      	ldr	r3, [pc, #308]	@ (800a02c <xTaskIncrementTick+0x14c>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	3301      	adds	r3, #1
 8009efa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009efc:	4a4b      	ldr	r2, [pc, #300]	@ (800a02c <xTaskIncrementTick+0x14c>)
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009f02:	693b      	ldr	r3, [r7, #16]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d121      	bne.n	8009f4c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009f08:	4b49      	ldr	r3, [pc, #292]	@ (800a030 <xTaskIncrementTick+0x150>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d00b      	beq.n	8009f2a <xTaskIncrementTick+0x4a>
	__asm volatile
 8009f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f16:	f383 8811 	msr	BASEPRI, r3
 8009f1a:	f3bf 8f6f 	isb	sy
 8009f1e:	f3bf 8f4f 	dsb	sy
 8009f22:	603b      	str	r3, [r7, #0]
}
 8009f24:	bf00      	nop
 8009f26:	bf00      	nop
 8009f28:	e7fd      	b.n	8009f26 <xTaskIncrementTick+0x46>
 8009f2a:	4b41      	ldr	r3, [pc, #260]	@ (800a030 <xTaskIncrementTick+0x150>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	60fb      	str	r3, [r7, #12]
 8009f30:	4b40      	ldr	r3, [pc, #256]	@ (800a034 <xTaskIncrementTick+0x154>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	4a3e      	ldr	r2, [pc, #248]	@ (800a030 <xTaskIncrementTick+0x150>)
 8009f36:	6013      	str	r3, [r2, #0]
 8009f38:	4a3e      	ldr	r2, [pc, #248]	@ (800a034 <xTaskIncrementTick+0x154>)
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	6013      	str	r3, [r2, #0]
 8009f3e:	4b3e      	ldr	r3, [pc, #248]	@ (800a038 <xTaskIncrementTick+0x158>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	3301      	adds	r3, #1
 8009f44:	4a3c      	ldr	r2, [pc, #240]	@ (800a038 <xTaskIncrementTick+0x158>)
 8009f46:	6013      	str	r3, [r2, #0]
 8009f48:	f000 faa6 	bl	800a498 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009f4c:	4b3b      	ldr	r3, [pc, #236]	@ (800a03c <xTaskIncrementTick+0x15c>)
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	693a      	ldr	r2, [r7, #16]
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d348      	bcc.n	8009fe8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f56:	4b36      	ldr	r3, [pc, #216]	@ (800a030 <xTaskIncrementTick+0x150>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d104      	bne.n	8009f6a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f60:	4b36      	ldr	r3, [pc, #216]	@ (800a03c <xTaskIncrementTick+0x15c>)
 8009f62:	f04f 32ff 	mov.w	r2, #4294967295
 8009f66:	601a      	str	r2, [r3, #0]
					break;
 8009f68:	e03e      	b.n	8009fe8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f6a:	4b31      	ldr	r3, [pc, #196]	@ (800a030 <xTaskIncrementTick+0x150>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	68db      	ldr	r3, [r3, #12]
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	685b      	ldr	r3, [r3, #4]
 8009f78:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009f7a:	693a      	ldr	r2, [r7, #16]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	429a      	cmp	r2, r3
 8009f80:	d203      	bcs.n	8009f8a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009f82:	4a2e      	ldr	r2, [pc, #184]	@ (800a03c <xTaskIncrementTick+0x15c>)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009f88:	e02e      	b.n	8009fe8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f8a:	68bb      	ldr	r3, [r7, #8]
 8009f8c:	3304      	adds	r3, #4
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f7fe feb1 	bl	8008cf6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d004      	beq.n	8009fa6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	3318      	adds	r3, #24
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7fe fea8 	bl	8008cf6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009faa:	2201      	movs	r2, #1
 8009fac:	409a      	lsls	r2, r3
 8009fae:	4b24      	ldr	r3, [pc, #144]	@ (800a040 <xTaskIncrementTick+0x160>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	4313      	orrs	r3, r2
 8009fb4:	4a22      	ldr	r2, [pc, #136]	@ (800a040 <xTaskIncrementTick+0x160>)
 8009fb6:	6013      	str	r3, [r2, #0]
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fbc:	4613      	mov	r3, r2
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	4413      	add	r3, r2
 8009fc2:	009b      	lsls	r3, r3, #2
 8009fc4:	4a1f      	ldr	r2, [pc, #124]	@ (800a044 <xTaskIncrementTick+0x164>)
 8009fc6:	441a      	add	r2, r3
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	3304      	adds	r3, #4
 8009fcc:	4619      	mov	r1, r3
 8009fce:	4610      	mov	r0, r2
 8009fd0:	f7fe fe34 	bl	8008c3c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fd8:	4b1b      	ldr	r3, [pc, #108]	@ (800a048 <xTaskIncrementTick+0x168>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fde:	429a      	cmp	r2, r3
 8009fe0:	d3b9      	bcc.n	8009f56 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009fe6:	e7b6      	b.n	8009f56 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009fe8:	4b17      	ldr	r3, [pc, #92]	@ (800a048 <xTaskIncrementTick+0x168>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fee:	4915      	ldr	r1, [pc, #84]	@ (800a044 <xTaskIncrementTick+0x164>)
 8009ff0:	4613      	mov	r3, r2
 8009ff2:	009b      	lsls	r3, r3, #2
 8009ff4:	4413      	add	r3, r2
 8009ff6:	009b      	lsls	r3, r3, #2
 8009ff8:	440b      	add	r3, r1
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	2b01      	cmp	r3, #1
 8009ffe:	d901      	bls.n	800a004 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a000:	2301      	movs	r3, #1
 800a002:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a004:	4b11      	ldr	r3, [pc, #68]	@ (800a04c <xTaskIncrementTick+0x16c>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d007      	beq.n	800a01c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a00c:	2301      	movs	r3, #1
 800a00e:	617b      	str	r3, [r7, #20]
 800a010:	e004      	b.n	800a01c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a012:	4b0f      	ldr	r3, [pc, #60]	@ (800a050 <xTaskIncrementTick+0x170>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	3301      	adds	r3, #1
 800a018:	4a0d      	ldr	r2, [pc, #52]	@ (800a050 <xTaskIncrementTick+0x170>)
 800a01a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a01c:	697b      	ldr	r3, [r7, #20]
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3718      	adds	r7, #24
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}
 800a026:	bf00      	nop
 800a028:	20001864 	.word	0x20001864
 800a02c:	20001840 	.word	0x20001840
 800a030:	200017f4 	.word	0x200017f4
 800a034:	200017f8 	.word	0x200017f8
 800a038:	20001854 	.word	0x20001854
 800a03c:	2000185c 	.word	0x2000185c
 800a040:	20001844 	.word	0x20001844
 800a044:	20001740 	.word	0x20001740
 800a048:	2000173c 	.word	0x2000173c
 800a04c:	20001850 	.word	0x20001850
 800a050:	2000184c 	.word	0x2000184c

0800a054 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a054:	b480      	push	{r7}
 800a056:	b087      	sub	sp, #28
 800a058:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a05a:	4b27      	ldr	r3, [pc, #156]	@ (800a0f8 <vTaskSwitchContext+0xa4>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d003      	beq.n	800a06a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a062:	4b26      	ldr	r3, [pc, #152]	@ (800a0fc <vTaskSwitchContext+0xa8>)
 800a064:	2201      	movs	r2, #1
 800a066:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a068:	e040      	b.n	800a0ec <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800a06a:	4b24      	ldr	r3, [pc, #144]	@ (800a0fc <vTaskSwitchContext+0xa8>)
 800a06c:	2200      	movs	r2, #0
 800a06e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a070:	4b23      	ldr	r3, [pc, #140]	@ (800a100 <vTaskSwitchContext+0xac>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	fab3 f383 	clz	r3, r3
 800a07c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a07e:	7afb      	ldrb	r3, [r7, #11]
 800a080:	f1c3 031f 	rsb	r3, r3, #31
 800a084:	617b      	str	r3, [r7, #20]
 800a086:	491f      	ldr	r1, [pc, #124]	@ (800a104 <vTaskSwitchContext+0xb0>)
 800a088:	697a      	ldr	r2, [r7, #20]
 800a08a:	4613      	mov	r3, r2
 800a08c:	009b      	lsls	r3, r3, #2
 800a08e:	4413      	add	r3, r2
 800a090:	009b      	lsls	r3, r3, #2
 800a092:	440b      	add	r3, r1
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d10b      	bne.n	800a0b2 <vTaskSwitchContext+0x5e>
	__asm volatile
 800a09a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a09e:	f383 8811 	msr	BASEPRI, r3
 800a0a2:	f3bf 8f6f 	isb	sy
 800a0a6:	f3bf 8f4f 	dsb	sy
 800a0aa:	607b      	str	r3, [r7, #4]
}
 800a0ac:	bf00      	nop
 800a0ae:	bf00      	nop
 800a0b0:	e7fd      	b.n	800a0ae <vTaskSwitchContext+0x5a>
 800a0b2:	697a      	ldr	r2, [r7, #20]
 800a0b4:	4613      	mov	r3, r2
 800a0b6:	009b      	lsls	r3, r3, #2
 800a0b8:	4413      	add	r3, r2
 800a0ba:	009b      	lsls	r3, r3, #2
 800a0bc:	4a11      	ldr	r2, [pc, #68]	@ (800a104 <vTaskSwitchContext+0xb0>)
 800a0be:	4413      	add	r3, r2
 800a0c0:	613b      	str	r3, [r7, #16]
 800a0c2:	693b      	ldr	r3, [r7, #16]
 800a0c4:	685b      	ldr	r3, [r3, #4]
 800a0c6:	685a      	ldr	r2, [r3, #4]
 800a0c8:	693b      	ldr	r3, [r7, #16]
 800a0ca:	605a      	str	r2, [r3, #4]
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	685a      	ldr	r2, [r3, #4]
 800a0d0:	693b      	ldr	r3, [r7, #16]
 800a0d2:	3308      	adds	r3, #8
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d104      	bne.n	800a0e2 <vTaskSwitchContext+0x8e>
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	685a      	ldr	r2, [r3, #4]
 800a0de:	693b      	ldr	r3, [r7, #16]
 800a0e0:	605a      	str	r2, [r3, #4]
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	685b      	ldr	r3, [r3, #4]
 800a0e6:	68db      	ldr	r3, [r3, #12]
 800a0e8:	4a07      	ldr	r2, [pc, #28]	@ (800a108 <vTaskSwitchContext+0xb4>)
 800a0ea:	6013      	str	r3, [r2, #0]
}
 800a0ec:	bf00      	nop
 800a0ee:	371c      	adds	r7, #28
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f6:	4770      	bx	lr
 800a0f8:	20001864 	.word	0x20001864
 800a0fc:	20001850 	.word	0x20001850
 800a100:	20001844 	.word	0x20001844
 800a104:	20001740 	.word	0x20001740
 800a108:	2000173c 	.word	0x2000173c

0800a10c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b084      	sub	sp, #16
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
 800a114:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d10b      	bne.n	800a134 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a11c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a120:	f383 8811 	msr	BASEPRI, r3
 800a124:	f3bf 8f6f 	isb	sy
 800a128:	f3bf 8f4f 	dsb	sy
 800a12c:	60fb      	str	r3, [r7, #12]
}
 800a12e:	bf00      	nop
 800a130:	bf00      	nop
 800a132:	e7fd      	b.n	800a130 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a134:	4b07      	ldr	r3, [pc, #28]	@ (800a154 <vTaskPlaceOnEventList+0x48>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	3318      	adds	r3, #24
 800a13a:	4619      	mov	r1, r3
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f7fe fda1 	bl	8008c84 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a142:	2101      	movs	r1, #1
 800a144:	6838      	ldr	r0, [r7, #0]
 800a146:	f000 fb87 	bl	800a858 <prvAddCurrentTaskToDelayedList>
}
 800a14a:	bf00      	nop
 800a14c:	3710      	adds	r7, #16
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}
 800a152:	bf00      	nop
 800a154:	2000173c 	.word	0x2000173c

0800a158 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b086      	sub	sp, #24
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	68db      	ldr	r3, [r3, #12]
 800a164:	68db      	ldr	r3, [r3, #12]
 800a166:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a168:	693b      	ldr	r3, [r7, #16]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d10b      	bne.n	800a186 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a172:	f383 8811 	msr	BASEPRI, r3
 800a176:	f3bf 8f6f 	isb	sy
 800a17a:	f3bf 8f4f 	dsb	sy
 800a17e:	60fb      	str	r3, [r7, #12]
}
 800a180:	bf00      	nop
 800a182:	bf00      	nop
 800a184:	e7fd      	b.n	800a182 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a186:	693b      	ldr	r3, [r7, #16]
 800a188:	3318      	adds	r3, #24
 800a18a:	4618      	mov	r0, r3
 800a18c:	f7fe fdb3 	bl	8008cf6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a190:	4b1d      	ldr	r3, [pc, #116]	@ (800a208 <xTaskRemoveFromEventList+0xb0>)
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d11c      	bne.n	800a1d2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	3304      	adds	r3, #4
 800a19c:	4618      	mov	r0, r3
 800a19e:	f7fe fdaa 	bl	8008cf6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a1a2:	693b      	ldr	r3, [r7, #16]
 800a1a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1a6:	2201      	movs	r2, #1
 800a1a8:	409a      	lsls	r2, r3
 800a1aa:	4b18      	ldr	r3, [pc, #96]	@ (800a20c <xTaskRemoveFromEventList+0xb4>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	4313      	orrs	r3, r2
 800a1b0:	4a16      	ldr	r2, [pc, #88]	@ (800a20c <xTaskRemoveFromEventList+0xb4>)
 800a1b2:	6013      	str	r3, [r2, #0]
 800a1b4:	693b      	ldr	r3, [r7, #16]
 800a1b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1b8:	4613      	mov	r3, r2
 800a1ba:	009b      	lsls	r3, r3, #2
 800a1bc:	4413      	add	r3, r2
 800a1be:	009b      	lsls	r3, r3, #2
 800a1c0:	4a13      	ldr	r2, [pc, #76]	@ (800a210 <xTaskRemoveFromEventList+0xb8>)
 800a1c2:	441a      	add	r2, r3
 800a1c4:	693b      	ldr	r3, [r7, #16]
 800a1c6:	3304      	adds	r3, #4
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	4610      	mov	r0, r2
 800a1cc:	f7fe fd36 	bl	8008c3c <vListInsertEnd>
 800a1d0:	e005      	b.n	800a1de <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a1d2:	693b      	ldr	r3, [r7, #16]
 800a1d4:	3318      	adds	r3, #24
 800a1d6:	4619      	mov	r1, r3
 800a1d8:	480e      	ldr	r0, [pc, #56]	@ (800a214 <xTaskRemoveFromEventList+0xbc>)
 800a1da:	f7fe fd2f 	bl	8008c3c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a1de:	693b      	ldr	r3, [r7, #16]
 800a1e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a218 <xTaskRemoveFromEventList+0xc0>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e8:	429a      	cmp	r2, r3
 800a1ea:	d905      	bls.n	800a1f8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a1f0:	4b0a      	ldr	r3, [pc, #40]	@ (800a21c <xTaskRemoveFromEventList+0xc4>)
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	601a      	str	r2, [r3, #0]
 800a1f6:	e001      	b.n	800a1fc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a1fc:	697b      	ldr	r3, [r7, #20]
}
 800a1fe:	4618      	mov	r0, r3
 800a200:	3718      	adds	r7, #24
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}
 800a206:	bf00      	nop
 800a208:	20001864 	.word	0x20001864
 800a20c:	20001844 	.word	0x20001844
 800a210:	20001740 	.word	0x20001740
 800a214:	200017fc 	.word	0x200017fc
 800a218:	2000173c 	.word	0x2000173c
 800a21c:	20001850 	.word	0x20001850

0800a220 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a220:	b480      	push	{r7}
 800a222:	b083      	sub	sp, #12
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a228:	4b06      	ldr	r3, [pc, #24]	@ (800a244 <vTaskInternalSetTimeOutState+0x24>)
 800a22a:	681a      	ldr	r2, [r3, #0]
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a230:	4b05      	ldr	r3, [pc, #20]	@ (800a248 <vTaskInternalSetTimeOutState+0x28>)
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	605a      	str	r2, [r3, #4]
}
 800a238:	bf00      	nop
 800a23a:	370c      	adds	r7, #12
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr
 800a244:	20001854 	.word	0x20001854
 800a248:	20001840 	.word	0x20001840

0800a24c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b088      	sub	sp, #32
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d10b      	bne.n	800a274 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a25c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a260:	f383 8811 	msr	BASEPRI, r3
 800a264:	f3bf 8f6f 	isb	sy
 800a268:	f3bf 8f4f 	dsb	sy
 800a26c:	613b      	str	r3, [r7, #16]
}
 800a26e:	bf00      	nop
 800a270:	bf00      	nop
 800a272:	e7fd      	b.n	800a270 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d10b      	bne.n	800a292 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a27a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a27e:	f383 8811 	msr	BASEPRI, r3
 800a282:	f3bf 8f6f 	isb	sy
 800a286:	f3bf 8f4f 	dsb	sy
 800a28a:	60fb      	str	r3, [r7, #12]
}
 800a28c:	bf00      	nop
 800a28e:	bf00      	nop
 800a290:	e7fd      	b.n	800a28e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a292:	f000 fc79 	bl	800ab88 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a296:	4b1d      	ldr	r3, [pc, #116]	@ (800a30c <xTaskCheckForTimeOut+0xc0>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	685b      	ldr	r3, [r3, #4]
 800a2a0:	69ba      	ldr	r2, [r7, #24]
 800a2a2:	1ad3      	subs	r3, r2, r3
 800a2a4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2ae:	d102      	bne.n	800a2b6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	61fb      	str	r3, [r7, #28]
 800a2b4:	e023      	b.n	800a2fe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681a      	ldr	r2, [r3, #0]
 800a2ba:	4b15      	ldr	r3, [pc, #84]	@ (800a310 <xTaskCheckForTimeOut+0xc4>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d007      	beq.n	800a2d2 <xTaskCheckForTimeOut+0x86>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	685b      	ldr	r3, [r3, #4]
 800a2c6:	69ba      	ldr	r2, [r7, #24]
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d302      	bcc.n	800a2d2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	61fb      	str	r3, [r7, #28]
 800a2d0:	e015      	b.n	800a2fe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	697a      	ldr	r2, [r7, #20]
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	d20b      	bcs.n	800a2f4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	681a      	ldr	r2, [r3, #0]
 800a2e0:	697b      	ldr	r3, [r7, #20]
 800a2e2:	1ad2      	subs	r2, r2, r3
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	f7ff ff99 	bl	800a220 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	61fb      	str	r3, [r7, #28]
 800a2f2:	e004      	b.n	800a2fe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a2fe:	f000 fc75 	bl	800abec <vPortExitCritical>

	return xReturn;
 800a302:	69fb      	ldr	r3, [r7, #28]
}
 800a304:	4618      	mov	r0, r3
 800a306:	3720      	adds	r7, #32
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	20001840 	.word	0x20001840
 800a310:	20001854 	.word	0x20001854

0800a314 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a314:	b480      	push	{r7}
 800a316:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a318:	4b03      	ldr	r3, [pc, #12]	@ (800a328 <vTaskMissedYield+0x14>)
 800a31a:	2201      	movs	r2, #1
 800a31c:	601a      	str	r2, [r3, #0]
}
 800a31e:	bf00      	nop
 800a320:	46bd      	mov	sp, r7
 800a322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a326:	4770      	bx	lr
 800a328:	20001850 	.word	0x20001850

0800a32c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b082      	sub	sp, #8
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a334:	f000 f852 	bl	800a3dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a338:	4b06      	ldr	r3, [pc, #24]	@ (800a354 <prvIdleTask+0x28>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	2b01      	cmp	r3, #1
 800a33e:	d9f9      	bls.n	800a334 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a340:	4b05      	ldr	r3, [pc, #20]	@ (800a358 <prvIdleTask+0x2c>)
 800a342:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a346:	601a      	str	r2, [r3, #0]
 800a348:	f3bf 8f4f 	dsb	sy
 800a34c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a350:	e7f0      	b.n	800a334 <prvIdleTask+0x8>
 800a352:	bf00      	nop
 800a354:	20001740 	.word	0x20001740
 800a358:	e000ed04 	.word	0xe000ed04

0800a35c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b082      	sub	sp, #8
 800a360:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a362:	2300      	movs	r3, #0
 800a364:	607b      	str	r3, [r7, #4]
 800a366:	e00c      	b.n	800a382 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a368:	687a      	ldr	r2, [r7, #4]
 800a36a:	4613      	mov	r3, r2
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	4413      	add	r3, r2
 800a370:	009b      	lsls	r3, r3, #2
 800a372:	4a12      	ldr	r2, [pc, #72]	@ (800a3bc <prvInitialiseTaskLists+0x60>)
 800a374:	4413      	add	r3, r2
 800a376:	4618      	mov	r0, r3
 800a378:	f7fe fc33 	bl	8008be2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	3301      	adds	r3, #1
 800a380:	607b      	str	r3, [r7, #4]
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2b06      	cmp	r3, #6
 800a386:	d9ef      	bls.n	800a368 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a388:	480d      	ldr	r0, [pc, #52]	@ (800a3c0 <prvInitialiseTaskLists+0x64>)
 800a38a:	f7fe fc2a 	bl	8008be2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a38e:	480d      	ldr	r0, [pc, #52]	@ (800a3c4 <prvInitialiseTaskLists+0x68>)
 800a390:	f7fe fc27 	bl	8008be2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a394:	480c      	ldr	r0, [pc, #48]	@ (800a3c8 <prvInitialiseTaskLists+0x6c>)
 800a396:	f7fe fc24 	bl	8008be2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a39a:	480c      	ldr	r0, [pc, #48]	@ (800a3cc <prvInitialiseTaskLists+0x70>)
 800a39c:	f7fe fc21 	bl	8008be2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a3a0:	480b      	ldr	r0, [pc, #44]	@ (800a3d0 <prvInitialiseTaskLists+0x74>)
 800a3a2:	f7fe fc1e 	bl	8008be2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a3a6:	4b0b      	ldr	r3, [pc, #44]	@ (800a3d4 <prvInitialiseTaskLists+0x78>)
 800a3a8:	4a05      	ldr	r2, [pc, #20]	@ (800a3c0 <prvInitialiseTaskLists+0x64>)
 800a3aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a3ac:	4b0a      	ldr	r3, [pc, #40]	@ (800a3d8 <prvInitialiseTaskLists+0x7c>)
 800a3ae:	4a05      	ldr	r2, [pc, #20]	@ (800a3c4 <prvInitialiseTaskLists+0x68>)
 800a3b0:	601a      	str	r2, [r3, #0]
}
 800a3b2:	bf00      	nop
 800a3b4:	3708      	adds	r7, #8
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	bf00      	nop
 800a3bc:	20001740 	.word	0x20001740
 800a3c0:	200017cc 	.word	0x200017cc
 800a3c4:	200017e0 	.word	0x200017e0
 800a3c8:	200017fc 	.word	0x200017fc
 800a3cc:	20001810 	.word	0x20001810
 800a3d0:	20001828 	.word	0x20001828
 800a3d4:	200017f4 	.word	0x200017f4
 800a3d8:	200017f8 	.word	0x200017f8

0800a3dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b082      	sub	sp, #8
 800a3e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a3e2:	e019      	b.n	800a418 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a3e4:	f000 fbd0 	bl	800ab88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3e8:	4b10      	ldr	r3, [pc, #64]	@ (800a42c <prvCheckTasksWaitingTermination+0x50>)
 800a3ea:	68db      	ldr	r3, [r3, #12]
 800a3ec:	68db      	ldr	r3, [r3, #12]
 800a3ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	3304      	adds	r3, #4
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	f7fe fc7e 	bl	8008cf6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a3fa:	4b0d      	ldr	r3, [pc, #52]	@ (800a430 <prvCheckTasksWaitingTermination+0x54>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	3b01      	subs	r3, #1
 800a400:	4a0b      	ldr	r2, [pc, #44]	@ (800a430 <prvCheckTasksWaitingTermination+0x54>)
 800a402:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a404:	4b0b      	ldr	r3, [pc, #44]	@ (800a434 <prvCheckTasksWaitingTermination+0x58>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	3b01      	subs	r3, #1
 800a40a:	4a0a      	ldr	r2, [pc, #40]	@ (800a434 <prvCheckTasksWaitingTermination+0x58>)
 800a40c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a40e:	f000 fbed 	bl	800abec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 f810 	bl	800a438 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a418:	4b06      	ldr	r3, [pc, #24]	@ (800a434 <prvCheckTasksWaitingTermination+0x58>)
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d1e1      	bne.n	800a3e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a420:	bf00      	nop
 800a422:	bf00      	nop
 800a424:	3708      	adds	r7, #8
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}
 800a42a:	bf00      	nop
 800a42c:	20001810 	.word	0x20001810
 800a430:	2000183c 	.word	0x2000183c
 800a434:	20001824 	.word	0x20001824

0800a438 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b084      	sub	sp, #16
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a446:	2b00      	cmp	r3, #0
 800a448:	d108      	bne.n	800a45c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a44e:	4618      	mov	r0, r3
 800a450:	f000 fd8a 	bl	800af68 <vPortFree>
				vPortFree( pxTCB );
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f000 fd87 	bl	800af68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a45a:	e019      	b.n	800a490 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a462:	2b01      	cmp	r3, #1
 800a464:	d103      	bne.n	800a46e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f000 fd7e 	bl	800af68 <vPortFree>
	}
 800a46c:	e010      	b.n	800a490 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a474:	2b02      	cmp	r3, #2
 800a476:	d00b      	beq.n	800a490 <prvDeleteTCB+0x58>
	__asm volatile
 800a478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a47c:	f383 8811 	msr	BASEPRI, r3
 800a480:	f3bf 8f6f 	isb	sy
 800a484:	f3bf 8f4f 	dsb	sy
 800a488:	60fb      	str	r3, [r7, #12]
}
 800a48a:	bf00      	nop
 800a48c:	bf00      	nop
 800a48e:	e7fd      	b.n	800a48c <prvDeleteTCB+0x54>
	}
 800a490:	bf00      	nop
 800a492:	3710      	adds	r7, #16
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}

0800a498 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a498:	b480      	push	{r7}
 800a49a:	b083      	sub	sp, #12
 800a49c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a49e:	4b0c      	ldr	r3, [pc, #48]	@ (800a4d0 <prvResetNextTaskUnblockTime+0x38>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d104      	bne.n	800a4b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a4a8:	4b0a      	ldr	r3, [pc, #40]	@ (800a4d4 <prvResetNextTaskUnblockTime+0x3c>)
 800a4aa:	f04f 32ff 	mov.w	r2, #4294967295
 800a4ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a4b0:	e008      	b.n	800a4c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4b2:	4b07      	ldr	r3, [pc, #28]	@ (800a4d0 <prvResetNextTaskUnblockTime+0x38>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	68db      	ldr	r3, [r3, #12]
 800a4b8:	68db      	ldr	r3, [r3, #12]
 800a4ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	4a04      	ldr	r2, [pc, #16]	@ (800a4d4 <prvResetNextTaskUnblockTime+0x3c>)
 800a4c2:	6013      	str	r3, [r2, #0]
}
 800a4c4:	bf00      	nop
 800a4c6:	370c      	adds	r7, #12
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ce:	4770      	bx	lr
 800a4d0:	200017f4 	.word	0x200017f4
 800a4d4:	2000185c 	.word	0x2000185c

0800a4d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a4d8:	b480      	push	{r7}
 800a4da:	b083      	sub	sp, #12
 800a4dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a4de:	4b0b      	ldr	r3, [pc, #44]	@ (800a50c <xTaskGetSchedulerState+0x34>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d102      	bne.n	800a4ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	607b      	str	r3, [r7, #4]
 800a4ea:	e008      	b.n	800a4fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4ec:	4b08      	ldr	r3, [pc, #32]	@ (800a510 <xTaskGetSchedulerState+0x38>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d102      	bne.n	800a4fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a4f4:	2302      	movs	r3, #2
 800a4f6:	607b      	str	r3, [r7, #4]
 800a4f8:	e001      	b.n	800a4fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a4fe:	687b      	ldr	r3, [r7, #4]
	}
 800a500:	4618      	mov	r0, r3
 800a502:	370c      	adds	r7, #12
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr
 800a50c:	20001848 	.word	0x20001848
 800a510:	20001864 	.word	0x20001864

0800a514 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a514:	b580      	push	{r7, lr}
 800a516:	b084      	sub	sp, #16
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a520:	2300      	movs	r3, #0
 800a522:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d05e      	beq.n	800a5e8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a52a:	68bb      	ldr	r3, [r7, #8]
 800a52c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a52e:	4b31      	ldr	r3, [pc, #196]	@ (800a5f4 <xTaskPriorityInherit+0xe0>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a534:	429a      	cmp	r2, r3
 800a536:	d24e      	bcs.n	800a5d6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a538:	68bb      	ldr	r3, [r7, #8]
 800a53a:	699b      	ldr	r3, [r3, #24]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	db06      	blt.n	800a54e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a540:	4b2c      	ldr	r3, [pc, #176]	@ (800a5f4 <xTaskPriorityInherit+0xe0>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a546:	f1c3 0207 	rsb	r2, r3, #7
 800a54a:	68bb      	ldr	r3, [r7, #8]
 800a54c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a54e:	68bb      	ldr	r3, [r7, #8]
 800a550:	6959      	ldr	r1, [r3, #20]
 800a552:	68bb      	ldr	r3, [r7, #8]
 800a554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a556:	4613      	mov	r3, r2
 800a558:	009b      	lsls	r3, r3, #2
 800a55a:	4413      	add	r3, r2
 800a55c:	009b      	lsls	r3, r3, #2
 800a55e:	4a26      	ldr	r2, [pc, #152]	@ (800a5f8 <xTaskPriorityInherit+0xe4>)
 800a560:	4413      	add	r3, r2
 800a562:	4299      	cmp	r1, r3
 800a564:	d12f      	bne.n	800a5c6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a566:	68bb      	ldr	r3, [r7, #8]
 800a568:	3304      	adds	r3, #4
 800a56a:	4618      	mov	r0, r3
 800a56c:	f7fe fbc3 	bl	8008cf6 <uxListRemove>
 800a570:	4603      	mov	r3, r0
 800a572:	2b00      	cmp	r3, #0
 800a574:	d10a      	bne.n	800a58c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a57a:	2201      	movs	r2, #1
 800a57c:	fa02 f303 	lsl.w	r3, r2, r3
 800a580:	43da      	mvns	r2, r3
 800a582:	4b1e      	ldr	r3, [pc, #120]	@ (800a5fc <xTaskPriorityInherit+0xe8>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4013      	ands	r3, r2
 800a588:	4a1c      	ldr	r2, [pc, #112]	@ (800a5fc <xTaskPriorityInherit+0xe8>)
 800a58a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a58c:	4b19      	ldr	r3, [pc, #100]	@ (800a5f4 <xTaskPriorityInherit+0xe0>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a59a:	2201      	movs	r2, #1
 800a59c:	409a      	lsls	r2, r3
 800a59e:	4b17      	ldr	r3, [pc, #92]	@ (800a5fc <xTaskPriorityInherit+0xe8>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	4313      	orrs	r3, r2
 800a5a4:	4a15      	ldr	r2, [pc, #84]	@ (800a5fc <xTaskPriorityInherit+0xe8>)
 800a5a6:	6013      	str	r3, [r2, #0]
 800a5a8:	68bb      	ldr	r3, [r7, #8]
 800a5aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5ac:	4613      	mov	r3, r2
 800a5ae:	009b      	lsls	r3, r3, #2
 800a5b0:	4413      	add	r3, r2
 800a5b2:	009b      	lsls	r3, r3, #2
 800a5b4:	4a10      	ldr	r2, [pc, #64]	@ (800a5f8 <xTaskPriorityInherit+0xe4>)
 800a5b6:	441a      	add	r2, r3
 800a5b8:	68bb      	ldr	r3, [r7, #8]
 800a5ba:	3304      	adds	r3, #4
 800a5bc:	4619      	mov	r1, r3
 800a5be:	4610      	mov	r0, r2
 800a5c0:	f7fe fb3c 	bl	8008c3c <vListInsertEnd>
 800a5c4:	e004      	b.n	800a5d0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a5c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a5f4 <xTaskPriorityInherit+0xe0>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	60fb      	str	r3, [r7, #12]
 800a5d4:	e008      	b.n	800a5e8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5da:	4b06      	ldr	r3, [pc, #24]	@ (800a5f4 <xTaskPriorityInherit+0xe0>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5e0:	429a      	cmp	r2, r3
 800a5e2:	d201      	bcs.n	800a5e8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
	}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3710      	adds	r7, #16
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
 800a5f2:	bf00      	nop
 800a5f4:	2000173c 	.word	0x2000173c
 800a5f8:	20001740 	.word	0x20001740
 800a5fc:	20001844 	.word	0x20001844

0800a600 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a600:	b580      	push	{r7, lr}
 800a602:	b086      	sub	sp, #24
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a60c:	2300      	movs	r3, #0
 800a60e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d070      	beq.n	800a6f8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a616:	4b3b      	ldr	r3, [pc, #236]	@ (800a704 <xTaskPriorityDisinherit+0x104>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	693a      	ldr	r2, [r7, #16]
 800a61c:	429a      	cmp	r2, r3
 800a61e:	d00b      	beq.n	800a638 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a624:	f383 8811 	msr	BASEPRI, r3
 800a628:	f3bf 8f6f 	isb	sy
 800a62c:	f3bf 8f4f 	dsb	sy
 800a630:	60fb      	str	r3, [r7, #12]
}
 800a632:	bf00      	nop
 800a634:	bf00      	nop
 800a636:	e7fd      	b.n	800a634 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d10b      	bne.n	800a658 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a644:	f383 8811 	msr	BASEPRI, r3
 800a648:	f3bf 8f6f 	isb	sy
 800a64c:	f3bf 8f4f 	dsb	sy
 800a650:	60bb      	str	r3, [r7, #8]
}
 800a652:	bf00      	nop
 800a654:	bf00      	nop
 800a656:	e7fd      	b.n	800a654 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a65c:	1e5a      	subs	r2, r3, #1
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a666:	693b      	ldr	r3, [r7, #16]
 800a668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a66a:	429a      	cmp	r2, r3
 800a66c:	d044      	beq.n	800a6f8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a66e:	693b      	ldr	r3, [r7, #16]
 800a670:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a672:	2b00      	cmp	r3, #0
 800a674:	d140      	bne.n	800a6f8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	3304      	adds	r3, #4
 800a67a:	4618      	mov	r0, r3
 800a67c:	f7fe fb3b 	bl	8008cf6 <uxListRemove>
 800a680:	4603      	mov	r3, r0
 800a682:	2b00      	cmp	r3, #0
 800a684:	d115      	bne.n	800a6b2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a68a:	491f      	ldr	r1, [pc, #124]	@ (800a708 <xTaskPriorityDisinherit+0x108>)
 800a68c:	4613      	mov	r3, r2
 800a68e:	009b      	lsls	r3, r3, #2
 800a690:	4413      	add	r3, r2
 800a692:	009b      	lsls	r3, r3, #2
 800a694:	440b      	add	r3, r1
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d10a      	bne.n	800a6b2 <xTaskPriorityDisinherit+0xb2>
 800a69c:	693b      	ldr	r3, [r7, #16]
 800a69e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	fa02 f303 	lsl.w	r3, r2, r3
 800a6a6:	43da      	mvns	r2, r3
 800a6a8:	4b18      	ldr	r3, [pc, #96]	@ (800a70c <xTaskPriorityDisinherit+0x10c>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	4013      	ands	r3, r2
 800a6ae:	4a17      	ldr	r2, [pc, #92]	@ (800a70c <xTaskPriorityDisinherit+0x10c>)
 800a6b0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a6b2:	693b      	ldr	r3, [r7, #16]
 800a6b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6be:	f1c3 0207 	rsb	r2, r3, #7
 800a6c2:	693b      	ldr	r3, [r7, #16]
 800a6c4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a6c6:	693b      	ldr	r3, [r7, #16]
 800a6c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6ca:	2201      	movs	r2, #1
 800a6cc:	409a      	lsls	r2, r3
 800a6ce:	4b0f      	ldr	r3, [pc, #60]	@ (800a70c <xTaskPriorityDisinherit+0x10c>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	4313      	orrs	r3, r2
 800a6d4:	4a0d      	ldr	r2, [pc, #52]	@ (800a70c <xTaskPriorityDisinherit+0x10c>)
 800a6d6:	6013      	str	r3, [r2, #0]
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6dc:	4613      	mov	r3, r2
 800a6de:	009b      	lsls	r3, r3, #2
 800a6e0:	4413      	add	r3, r2
 800a6e2:	009b      	lsls	r3, r3, #2
 800a6e4:	4a08      	ldr	r2, [pc, #32]	@ (800a708 <xTaskPriorityDisinherit+0x108>)
 800a6e6:	441a      	add	r2, r3
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	3304      	adds	r3, #4
 800a6ec:	4619      	mov	r1, r3
 800a6ee:	4610      	mov	r0, r2
 800a6f0:	f7fe faa4 	bl	8008c3c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a6f8:	697b      	ldr	r3, [r7, #20]
	}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3718      	adds	r7, #24
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}
 800a702:	bf00      	nop
 800a704:	2000173c 	.word	0x2000173c
 800a708:	20001740 	.word	0x20001740
 800a70c:	20001844 	.word	0x20001844

0800a710 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a710:	b580      	push	{r7, lr}
 800a712:	b088      	sub	sp, #32
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
 800a718:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a71e:	2301      	movs	r3, #1
 800a720:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d079      	beq.n	800a81c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a728:	69bb      	ldr	r3, [r7, #24]
 800a72a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d10b      	bne.n	800a748 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a734:	f383 8811 	msr	BASEPRI, r3
 800a738:	f3bf 8f6f 	isb	sy
 800a73c:	f3bf 8f4f 	dsb	sy
 800a740:	60fb      	str	r3, [r7, #12]
}
 800a742:	bf00      	nop
 800a744:	bf00      	nop
 800a746:	e7fd      	b.n	800a744 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a748:	69bb      	ldr	r3, [r7, #24]
 800a74a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a74c:	683a      	ldr	r2, [r7, #0]
 800a74e:	429a      	cmp	r2, r3
 800a750:	d902      	bls.n	800a758 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	61fb      	str	r3, [r7, #28]
 800a756:	e002      	b.n	800a75e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a758:	69bb      	ldr	r3, [r7, #24]
 800a75a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a75c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a75e:	69bb      	ldr	r3, [r7, #24]
 800a760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a762:	69fa      	ldr	r2, [r7, #28]
 800a764:	429a      	cmp	r2, r3
 800a766:	d059      	beq.n	800a81c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a768:	69bb      	ldr	r3, [r7, #24]
 800a76a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a76c:	697a      	ldr	r2, [r7, #20]
 800a76e:	429a      	cmp	r2, r3
 800a770:	d154      	bne.n	800a81c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a772:	4b2c      	ldr	r3, [pc, #176]	@ (800a824 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	69ba      	ldr	r2, [r7, #24]
 800a778:	429a      	cmp	r2, r3
 800a77a:	d10b      	bne.n	800a794 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a77c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a780:	f383 8811 	msr	BASEPRI, r3
 800a784:	f3bf 8f6f 	isb	sy
 800a788:	f3bf 8f4f 	dsb	sy
 800a78c:	60bb      	str	r3, [r7, #8]
}
 800a78e:	bf00      	nop
 800a790:	bf00      	nop
 800a792:	e7fd      	b.n	800a790 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a794:	69bb      	ldr	r3, [r7, #24]
 800a796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a798:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a79a:	69bb      	ldr	r3, [r7, #24]
 800a79c:	69fa      	ldr	r2, [r7, #28]
 800a79e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a7a0:	69bb      	ldr	r3, [r7, #24]
 800a7a2:	699b      	ldr	r3, [r3, #24]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	db04      	blt.n	800a7b2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7a8:	69fb      	ldr	r3, [r7, #28]
 800a7aa:	f1c3 0207 	rsb	r2, r3, #7
 800a7ae:	69bb      	ldr	r3, [r7, #24]
 800a7b0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a7b2:	69bb      	ldr	r3, [r7, #24]
 800a7b4:	6959      	ldr	r1, [r3, #20]
 800a7b6:	693a      	ldr	r2, [r7, #16]
 800a7b8:	4613      	mov	r3, r2
 800a7ba:	009b      	lsls	r3, r3, #2
 800a7bc:	4413      	add	r3, r2
 800a7be:	009b      	lsls	r3, r3, #2
 800a7c0:	4a19      	ldr	r2, [pc, #100]	@ (800a828 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a7c2:	4413      	add	r3, r2
 800a7c4:	4299      	cmp	r1, r3
 800a7c6:	d129      	bne.n	800a81c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a7c8:	69bb      	ldr	r3, [r7, #24]
 800a7ca:	3304      	adds	r3, #4
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f7fe fa92 	bl	8008cf6 <uxListRemove>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d10a      	bne.n	800a7ee <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a7d8:	69bb      	ldr	r3, [r7, #24]
 800a7da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7dc:	2201      	movs	r2, #1
 800a7de:	fa02 f303 	lsl.w	r3, r2, r3
 800a7e2:	43da      	mvns	r2, r3
 800a7e4:	4b11      	ldr	r3, [pc, #68]	@ (800a82c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	4013      	ands	r3, r2
 800a7ea:	4a10      	ldr	r2, [pc, #64]	@ (800a82c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a7ec:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a7ee:	69bb      	ldr	r3, [r7, #24]
 800a7f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	409a      	lsls	r2, r3
 800a7f6:	4b0d      	ldr	r3, [pc, #52]	@ (800a82c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	4a0b      	ldr	r2, [pc, #44]	@ (800a82c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a7fe:	6013      	str	r3, [r2, #0]
 800a800:	69bb      	ldr	r3, [r7, #24]
 800a802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a804:	4613      	mov	r3, r2
 800a806:	009b      	lsls	r3, r3, #2
 800a808:	4413      	add	r3, r2
 800a80a:	009b      	lsls	r3, r3, #2
 800a80c:	4a06      	ldr	r2, [pc, #24]	@ (800a828 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a80e:	441a      	add	r2, r3
 800a810:	69bb      	ldr	r3, [r7, #24]
 800a812:	3304      	adds	r3, #4
 800a814:	4619      	mov	r1, r3
 800a816:	4610      	mov	r0, r2
 800a818:	f7fe fa10 	bl	8008c3c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a81c:	bf00      	nop
 800a81e:	3720      	adds	r7, #32
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}
 800a824:	2000173c 	.word	0x2000173c
 800a828:	20001740 	.word	0x20001740
 800a82c:	20001844 	.word	0x20001844

0800a830 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a830:	b480      	push	{r7}
 800a832:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a834:	4b07      	ldr	r3, [pc, #28]	@ (800a854 <pvTaskIncrementMutexHeldCount+0x24>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d004      	beq.n	800a846 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a83c:	4b05      	ldr	r3, [pc, #20]	@ (800a854 <pvTaskIncrementMutexHeldCount+0x24>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a842:	3201      	adds	r2, #1
 800a844:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800a846:	4b03      	ldr	r3, [pc, #12]	@ (800a854 <pvTaskIncrementMutexHeldCount+0x24>)
 800a848:	681b      	ldr	r3, [r3, #0]
	}
 800a84a:	4618      	mov	r0, r3
 800a84c:	46bd      	mov	sp, r7
 800a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a852:	4770      	bx	lr
 800a854:	2000173c 	.word	0x2000173c

0800a858 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b084      	sub	sp, #16
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
 800a860:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a862:	4b29      	ldr	r3, [pc, #164]	@ (800a908 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a868:	4b28      	ldr	r3, [pc, #160]	@ (800a90c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	3304      	adds	r3, #4
 800a86e:	4618      	mov	r0, r3
 800a870:	f7fe fa41 	bl	8008cf6 <uxListRemove>
 800a874:	4603      	mov	r3, r0
 800a876:	2b00      	cmp	r3, #0
 800a878:	d10b      	bne.n	800a892 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a87a:	4b24      	ldr	r3, [pc, #144]	@ (800a90c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a880:	2201      	movs	r2, #1
 800a882:	fa02 f303 	lsl.w	r3, r2, r3
 800a886:	43da      	mvns	r2, r3
 800a888:	4b21      	ldr	r3, [pc, #132]	@ (800a910 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	4013      	ands	r3, r2
 800a88e:	4a20      	ldr	r2, [pc, #128]	@ (800a910 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a890:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a898:	d10a      	bne.n	800a8b0 <prvAddCurrentTaskToDelayedList+0x58>
 800a89a:	683b      	ldr	r3, [r7, #0]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d007      	beq.n	800a8b0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8a0:	4b1a      	ldr	r3, [pc, #104]	@ (800a90c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	3304      	adds	r3, #4
 800a8a6:	4619      	mov	r1, r3
 800a8a8:	481a      	ldr	r0, [pc, #104]	@ (800a914 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a8aa:	f7fe f9c7 	bl	8008c3c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a8ae:	e026      	b.n	800a8fe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a8b0:	68fa      	ldr	r2, [r7, #12]
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	4413      	add	r3, r2
 800a8b6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a8b8:	4b14      	ldr	r3, [pc, #80]	@ (800a90c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	68ba      	ldr	r2, [r7, #8]
 800a8be:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a8c0:	68ba      	ldr	r2, [r7, #8]
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	429a      	cmp	r2, r3
 800a8c6:	d209      	bcs.n	800a8dc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8c8:	4b13      	ldr	r3, [pc, #76]	@ (800a918 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a8ca:	681a      	ldr	r2, [r3, #0]
 800a8cc:	4b0f      	ldr	r3, [pc, #60]	@ (800a90c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	3304      	adds	r3, #4
 800a8d2:	4619      	mov	r1, r3
 800a8d4:	4610      	mov	r0, r2
 800a8d6:	f7fe f9d5 	bl	8008c84 <vListInsert>
}
 800a8da:	e010      	b.n	800a8fe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8dc:	4b0f      	ldr	r3, [pc, #60]	@ (800a91c <prvAddCurrentTaskToDelayedList+0xc4>)
 800a8de:	681a      	ldr	r2, [r3, #0]
 800a8e0:	4b0a      	ldr	r3, [pc, #40]	@ (800a90c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	3304      	adds	r3, #4
 800a8e6:	4619      	mov	r1, r3
 800a8e8:	4610      	mov	r0, r2
 800a8ea:	f7fe f9cb 	bl	8008c84 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a8ee:	4b0c      	ldr	r3, [pc, #48]	@ (800a920 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	68ba      	ldr	r2, [r7, #8]
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d202      	bcs.n	800a8fe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a8f8:	4a09      	ldr	r2, [pc, #36]	@ (800a920 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	6013      	str	r3, [r2, #0]
}
 800a8fe:	bf00      	nop
 800a900:	3710      	adds	r7, #16
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}
 800a906:	bf00      	nop
 800a908:	20001840 	.word	0x20001840
 800a90c:	2000173c 	.word	0x2000173c
 800a910:	20001844 	.word	0x20001844
 800a914:	20001828 	.word	0x20001828
 800a918:	200017f8 	.word	0x200017f8
 800a91c:	200017f4 	.word	0x200017f4
 800a920:	2000185c 	.word	0x2000185c

0800a924 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a924:	b480      	push	{r7}
 800a926:	b085      	sub	sp, #20
 800a928:	af00      	add	r7, sp, #0
 800a92a:	60f8      	str	r0, [r7, #12]
 800a92c:	60b9      	str	r1, [r7, #8]
 800a92e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	3b04      	subs	r3, #4
 800a934:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a93c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	3b04      	subs	r3, #4
 800a942:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	f023 0201 	bic.w	r2, r3, #1
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	3b04      	subs	r3, #4
 800a952:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a954:	4a0c      	ldr	r2, [pc, #48]	@ (800a988 <pxPortInitialiseStack+0x64>)
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	3b14      	subs	r3, #20
 800a95e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a960:	687a      	ldr	r2, [r7, #4]
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	3b04      	subs	r3, #4
 800a96a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	f06f 0202 	mvn.w	r2, #2
 800a972:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	3b20      	subs	r3, #32
 800a978:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a97a:	68fb      	ldr	r3, [r7, #12]
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3714      	adds	r7, #20
 800a980:	46bd      	mov	sp, r7
 800a982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a986:	4770      	bx	lr
 800a988:	0800a98d 	.word	0x0800a98d

0800a98c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a98c:	b480      	push	{r7}
 800a98e:	b085      	sub	sp, #20
 800a990:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a992:	2300      	movs	r3, #0
 800a994:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a996:	4b13      	ldr	r3, [pc, #76]	@ (800a9e4 <prvTaskExitError+0x58>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a99e:	d00b      	beq.n	800a9b8 <prvTaskExitError+0x2c>
	__asm volatile
 800a9a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9a4:	f383 8811 	msr	BASEPRI, r3
 800a9a8:	f3bf 8f6f 	isb	sy
 800a9ac:	f3bf 8f4f 	dsb	sy
 800a9b0:	60fb      	str	r3, [r7, #12]
}
 800a9b2:	bf00      	nop
 800a9b4:	bf00      	nop
 800a9b6:	e7fd      	b.n	800a9b4 <prvTaskExitError+0x28>
	__asm volatile
 800a9b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9bc:	f383 8811 	msr	BASEPRI, r3
 800a9c0:	f3bf 8f6f 	isb	sy
 800a9c4:	f3bf 8f4f 	dsb	sy
 800a9c8:	60bb      	str	r3, [r7, #8]
}
 800a9ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a9cc:	bf00      	nop
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d0fc      	beq.n	800a9ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a9d4:	bf00      	nop
 800a9d6:	bf00      	nop
 800a9d8:	3714      	adds	r7, #20
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr
 800a9e2:	bf00      	nop
 800a9e4:	20000010 	.word	0x20000010
	...

0800a9f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a9f0:	4b07      	ldr	r3, [pc, #28]	@ (800aa10 <pxCurrentTCBConst2>)
 800a9f2:	6819      	ldr	r1, [r3, #0]
 800a9f4:	6808      	ldr	r0, [r1, #0]
 800a9f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9fa:	f380 8809 	msr	PSP, r0
 800a9fe:	f3bf 8f6f 	isb	sy
 800aa02:	f04f 0000 	mov.w	r0, #0
 800aa06:	f380 8811 	msr	BASEPRI, r0
 800aa0a:	4770      	bx	lr
 800aa0c:	f3af 8000 	nop.w

0800aa10 <pxCurrentTCBConst2>:
 800aa10:	2000173c 	.word	0x2000173c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800aa14:	bf00      	nop
 800aa16:	bf00      	nop

0800aa18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800aa18:	4808      	ldr	r0, [pc, #32]	@ (800aa3c <prvPortStartFirstTask+0x24>)
 800aa1a:	6800      	ldr	r0, [r0, #0]
 800aa1c:	6800      	ldr	r0, [r0, #0]
 800aa1e:	f380 8808 	msr	MSP, r0
 800aa22:	f04f 0000 	mov.w	r0, #0
 800aa26:	f380 8814 	msr	CONTROL, r0
 800aa2a:	b662      	cpsie	i
 800aa2c:	b661      	cpsie	f
 800aa2e:	f3bf 8f4f 	dsb	sy
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	df00      	svc	0
 800aa38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aa3a:	bf00      	nop
 800aa3c:	e000ed08 	.word	0xe000ed08

0800aa40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b086      	sub	sp, #24
 800aa44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aa46:	4b47      	ldr	r3, [pc, #284]	@ (800ab64 <xPortStartScheduler+0x124>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	4a47      	ldr	r2, [pc, #284]	@ (800ab68 <xPortStartScheduler+0x128>)
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	d10b      	bne.n	800aa68 <xPortStartScheduler+0x28>
	__asm volatile
 800aa50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa54:	f383 8811 	msr	BASEPRI, r3
 800aa58:	f3bf 8f6f 	isb	sy
 800aa5c:	f3bf 8f4f 	dsb	sy
 800aa60:	60fb      	str	r3, [r7, #12]
}
 800aa62:	bf00      	nop
 800aa64:	bf00      	nop
 800aa66:	e7fd      	b.n	800aa64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aa68:	4b3e      	ldr	r3, [pc, #248]	@ (800ab64 <xPortStartScheduler+0x124>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4a3f      	ldr	r2, [pc, #252]	@ (800ab6c <xPortStartScheduler+0x12c>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d10b      	bne.n	800aa8a <xPortStartScheduler+0x4a>
	__asm volatile
 800aa72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa76:	f383 8811 	msr	BASEPRI, r3
 800aa7a:	f3bf 8f6f 	isb	sy
 800aa7e:	f3bf 8f4f 	dsb	sy
 800aa82:	613b      	str	r3, [r7, #16]
}
 800aa84:	bf00      	nop
 800aa86:	bf00      	nop
 800aa88:	e7fd      	b.n	800aa86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aa8a:	4b39      	ldr	r3, [pc, #228]	@ (800ab70 <xPortStartScheduler+0x130>)
 800aa8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	781b      	ldrb	r3, [r3, #0]
 800aa92:	b2db      	uxtb	r3, r3
 800aa94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aa96:	697b      	ldr	r3, [r7, #20]
 800aa98:	22ff      	movs	r2, #255	@ 0xff
 800aa9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aa9c:	697b      	ldr	r3, [r7, #20]
 800aa9e:	781b      	ldrb	r3, [r3, #0]
 800aaa0:	b2db      	uxtb	r3, r3
 800aaa2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aaa4:	78fb      	ldrb	r3, [r7, #3]
 800aaa6:	b2db      	uxtb	r3, r3
 800aaa8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800aaac:	b2da      	uxtb	r2, r3
 800aaae:	4b31      	ldr	r3, [pc, #196]	@ (800ab74 <xPortStartScheduler+0x134>)
 800aab0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aab2:	4b31      	ldr	r3, [pc, #196]	@ (800ab78 <xPortStartScheduler+0x138>)
 800aab4:	2207      	movs	r2, #7
 800aab6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aab8:	e009      	b.n	800aace <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800aaba:	4b2f      	ldr	r3, [pc, #188]	@ (800ab78 <xPortStartScheduler+0x138>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	3b01      	subs	r3, #1
 800aac0:	4a2d      	ldr	r2, [pc, #180]	@ (800ab78 <xPortStartScheduler+0x138>)
 800aac2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aac4:	78fb      	ldrb	r3, [r7, #3]
 800aac6:	b2db      	uxtb	r3, r3
 800aac8:	005b      	lsls	r3, r3, #1
 800aaca:	b2db      	uxtb	r3, r3
 800aacc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aace:	78fb      	ldrb	r3, [r7, #3]
 800aad0:	b2db      	uxtb	r3, r3
 800aad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aad6:	2b80      	cmp	r3, #128	@ 0x80
 800aad8:	d0ef      	beq.n	800aaba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aada:	4b27      	ldr	r3, [pc, #156]	@ (800ab78 <xPortStartScheduler+0x138>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f1c3 0307 	rsb	r3, r3, #7
 800aae2:	2b04      	cmp	r3, #4
 800aae4:	d00b      	beq.n	800aafe <xPortStartScheduler+0xbe>
	__asm volatile
 800aae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaea:	f383 8811 	msr	BASEPRI, r3
 800aaee:	f3bf 8f6f 	isb	sy
 800aaf2:	f3bf 8f4f 	dsb	sy
 800aaf6:	60bb      	str	r3, [r7, #8]
}
 800aaf8:	bf00      	nop
 800aafa:	bf00      	nop
 800aafc:	e7fd      	b.n	800aafa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aafe:	4b1e      	ldr	r3, [pc, #120]	@ (800ab78 <xPortStartScheduler+0x138>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	021b      	lsls	r3, r3, #8
 800ab04:	4a1c      	ldr	r2, [pc, #112]	@ (800ab78 <xPortStartScheduler+0x138>)
 800ab06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ab08:	4b1b      	ldr	r3, [pc, #108]	@ (800ab78 <xPortStartScheduler+0x138>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ab10:	4a19      	ldr	r2, [pc, #100]	@ (800ab78 <xPortStartScheduler+0x138>)
 800ab12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	b2da      	uxtb	r2, r3
 800ab18:	697b      	ldr	r3, [r7, #20]
 800ab1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ab1c:	4b17      	ldr	r3, [pc, #92]	@ (800ab7c <xPortStartScheduler+0x13c>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	4a16      	ldr	r2, [pc, #88]	@ (800ab7c <xPortStartScheduler+0x13c>)
 800ab22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ab26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ab28:	4b14      	ldr	r3, [pc, #80]	@ (800ab7c <xPortStartScheduler+0x13c>)
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	4a13      	ldr	r2, [pc, #76]	@ (800ab7c <xPortStartScheduler+0x13c>)
 800ab2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ab32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ab34:	f000 f8da 	bl	800acec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ab38:	4b11      	ldr	r3, [pc, #68]	@ (800ab80 <xPortStartScheduler+0x140>)
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ab3e:	f000 f8f9 	bl	800ad34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ab42:	4b10      	ldr	r3, [pc, #64]	@ (800ab84 <xPortStartScheduler+0x144>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	4a0f      	ldr	r2, [pc, #60]	@ (800ab84 <xPortStartScheduler+0x144>)
 800ab48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ab4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ab4e:	f7ff ff63 	bl	800aa18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ab52:	f7ff fa7f 	bl	800a054 <vTaskSwitchContext>
	prvTaskExitError();
 800ab56:	f7ff ff19 	bl	800a98c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ab5a:	2300      	movs	r3, #0
}
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	3718      	adds	r7, #24
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}
 800ab64:	e000ed00 	.word	0xe000ed00
 800ab68:	410fc271 	.word	0x410fc271
 800ab6c:	410fc270 	.word	0x410fc270
 800ab70:	e000e400 	.word	0xe000e400
 800ab74:	20001868 	.word	0x20001868
 800ab78:	2000186c 	.word	0x2000186c
 800ab7c:	e000ed20 	.word	0xe000ed20
 800ab80:	20000010 	.word	0x20000010
 800ab84:	e000ef34 	.word	0xe000ef34

0800ab88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b083      	sub	sp, #12
 800ab8c:	af00      	add	r7, sp, #0
	__asm volatile
 800ab8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab92:	f383 8811 	msr	BASEPRI, r3
 800ab96:	f3bf 8f6f 	isb	sy
 800ab9a:	f3bf 8f4f 	dsb	sy
 800ab9e:	607b      	str	r3, [r7, #4]
}
 800aba0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aba2:	4b10      	ldr	r3, [pc, #64]	@ (800abe4 <vPortEnterCritical+0x5c>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	3301      	adds	r3, #1
 800aba8:	4a0e      	ldr	r2, [pc, #56]	@ (800abe4 <vPortEnterCritical+0x5c>)
 800abaa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800abac:	4b0d      	ldr	r3, [pc, #52]	@ (800abe4 <vPortEnterCritical+0x5c>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d110      	bne.n	800abd6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800abb4:	4b0c      	ldr	r3, [pc, #48]	@ (800abe8 <vPortEnterCritical+0x60>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	b2db      	uxtb	r3, r3
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d00b      	beq.n	800abd6 <vPortEnterCritical+0x4e>
	__asm volatile
 800abbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abc2:	f383 8811 	msr	BASEPRI, r3
 800abc6:	f3bf 8f6f 	isb	sy
 800abca:	f3bf 8f4f 	dsb	sy
 800abce:	603b      	str	r3, [r7, #0]
}
 800abd0:	bf00      	nop
 800abd2:	bf00      	nop
 800abd4:	e7fd      	b.n	800abd2 <vPortEnterCritical+0x4a>
	}
}
 800abd6:	bf00      	nop
 800abd8:	370c      	adds	r7, #12
 800abda:	46bd      	mov	sp, r7
 800abdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe0:	4770      	bx	lr
 800abe2:	bf00      	nop
 800abe4:	20000010 	.word	0x20000010
 800abe8:	e000ed04 	.word	0xe000ed04

0800abec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800abec:	b480      	push	{r7}
 800abee:	b083      	sub	sp, #12
 800abf0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800abf2:	4b12      	ldr	r3, [pc, #72]	@ (800ac3c <vPortExitCritical+0x50>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d10b      	bne.n	800ac12 <vPortExitCritical+0x26>
	__asm volatile
 800abfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abfe:	f383 8811 	msr	BASEPRI, r3
 800ac02:	f3bf 8f6f 	isb	sy
 800ac06:	f3bf 8f4f 	dsb	sy
 800ac0a:	607b      	str	r3, [r7, #4]
}
 800ac0c:	bf00      	nop
 800ac0e:	bf00      	nop
 800ac10:	e7fd      	b.n	800ac0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ac12:	4b0a      	ldr	r3, [pc, #40]	@ (800ac3c <vPortExitCritical+0x50>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	3b01      	subs	r3, #1
 800ac18:	4a08      	ldr	r2, [pc, #32]	@ (800ac3c <vPortExitCritical+0x50>)
 800ac1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ac1c:	4b07      	ldr	r3, [pc, #28]	@ (800ac3c <vPortExitCritical+0x50>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d105      	bne.n	800ac30 <vPortExitCritical+0x44>
 800ac24:	2300      	movs	r3, #0
 800ac26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	f383 8811 	msr	BASEPRI, r3
}
 800ac2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ac30:	bf00      	nop
 800ac32:	370c      	adds	r7, #12
 800ac34:	46bd      	mov	sp, r7
 800ac36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3a:	4770      	bx	lr
 800ac3c:	20000010 	.word	0x20000010

0800ac40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ac40:	f3ef 8009 	mrs	r0, PSP
 800ac44:	f3bf 8f6f 	isb	sy
 800ac48:	4b15      	ldr	r3, [pc, #84]	@ (800aca0 <pxCurrentTCBConst>)
 800ac4a:	681a      	ldr	r2, [r3, #0]
 800ac4c:	f01e 0f10 	tst.w	lr, #16
 800ac50:	bf08      	it	eq
 800ac52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ac56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac5a:	6010      	str	r0, [r2, #0]
 800ac5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ac60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ac64:	f380 8811 	msr	BASEPRI, r0
 800ac68:	f3bf 8f4f 	dsb	sy
 800ac6c:	f3bf 8f6f 	isb	sy
 800ac70:	f7ff f9f0 	bl	800a054 <vTaskSwitchContext>
 800ac74:	f04f 0000 	mov.w	r0, #0
 800ac78:	f380 8811 	msr	BASEPRI, r0
 800ac7c:	bc09      	pop	{r0, r3}
 800ac7e:	6819      	ldr	r1, [r3, #0]
 800ac80:	6808      	ldr	r0, [r1, #0]
 800ac82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac86:	f01e 0f10 	tst.w	lr, #16
 800ac8a:	bf08      	it	eq
 800ac8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ac90:	f380 8809 	msr	PSP, r0
 800ac94:	f3bf 8f6f 	isb	sy
 800ac98:	4770      	bx	lr
 800ac9a:	bf00      	nop
 800ac9c:	f3af 8000 	nop.w

0800aca0 <pxCurrentTCBConst>:
 800aca0:	2000173c 	.word	0x2000173c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aca4:	bf00      	nop
 800aca6:	bf00      	nop

0800aca8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b082      	sub	sp, #8
 800acac:	af00      	add	r7, sp, #0
	__asm volatile
 800acae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acb2:	f383 8811 	msr	BASEPRI, r3
 800acb6:	f3bf 8f6f 	isb	sy
 800acba:	f3bf 8f4f 	dsb	sy
 800acbe:	607b      	str	r3, [r7, #4]
}
 800acc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800acc2:	f7ff f90d 	bl	8009ee0 <xTaskIncrementTick>
 800acc6:	4603      	mov	r3, r0
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d003      	beq.n	800acd4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800accc:	4b06      	ldr	r3, [pc, #24]	@ (800ace8 <SysTick_Handler+0x40>)
 800acce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800acd2:	601a      	str	r2, [r3, #0]
 800acd4:	2300      	movs	r3, #0
 800acd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	f383 8811 	msr	BASEPRI, r3
}
 800acde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ace0:	bf00      	nop
 800ace2:	3708      	adds	r7, #8
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bd80      	pop	{r7, pc}
 800ace8:	e000ed04 	.word	0xe000ed04

0800acec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800acec:	b480      	push	{r7}
 800acee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800acf0:	4b0b      	ldr	r3, [pc, #44]	@ (800ad20 <vPortSetupTimerInterrupt+0x34>)
 800acf2:	2200      	movs	r2, #0
 800acf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800acf6:	4b0b      	ldr	r3, [pc, #44]	@ (800ad24 <vPortSetupTimerInterrupt+0x38>)
 800acf8:	2200      	movs	r2, #0
 800acfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800acfc:	4b0a      	ldr	r3, [pc, #40]	@ (800ad28 <vPortSetupTimerInterrupt+0x3c>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	4a0a      	ldr	r2, [pc, #40]	@ (800ad2c <vPortSetupTimerInterrupt+0x40>)
 800ad02:	fba2 2303 	umull	r2, r3, r2, r3
 800ad06:	099b      	lsrs	r3, r3, #6
 800ad08:	4a09      	ldr	r2, [pc, #36]	@ (800ad30 <vPortSetupTimerInterrupt+0x44>)
 800ad0a:	3b01      	subs	r3, #1
 800ad0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ad0e:	4b04      	ldr	r3, [pc, #16]	@ (800ad20 <vPortSetupTimerInterrupt+0x34>)
 800ad10:	2207      	movs	r2, #7
 800ad12:	601a      	str	r2, [r3, #0]
}
 800ad14:	bf00      	nop
 800ad16:	46bd      	mov	sp, r7
 800ad18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1c:	4770      	bx	lr
 800ad1e:	bf00      	nop
 800ad20:	e000e010 	.word	0xe000e010
 800ad24:	e000e018 	.word	0xe000e018
 800ad28:	20000004 	.word	0x20000004
 800ad2c:	10624dd3 	.word	0x10624dd3
 800ad30:	e000e014 	.word	0xe000e014

0800ad34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ad34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ad44 <vPortEnableVFP+0x10>
 800ad38:	6801      	ldr	r1, [r0, #0]
 800ad3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ad3e:	6001      	str	r1, [r0, #0]
 800ad40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ad42:	bf00      	nop
 800ad44:	e000ed88 	.word	0xe000ed88

0800ad48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ad48:	b480      	push	{r7}
 800ad4a:	b085      	sub	sp, #20
 800ad4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ad4e:	f3ef 8305 	mrs	r3, IPSR
 800ad52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	2b0f      	cmp	r3, #15
 800ad58:	d915      	bls.n	800ad86 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ad5a:	4a18      	ldr	r2, [pc, #96]	@ (800adbc <vPortValidateInterruptPriority+0x74>)
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	4413      	add	r3, r2
 800ad60:	781b      	ldrb	r3, [r3, #0]
 800ad62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ad64:	4b16      	ldr	r3, [pc, #88]	@ (800adc0 <vPortValidateInterruptPriority+0x78>)
 800ad66:	781b      	ldrb	r3, [r3, #0]
 800ad68:	7afa      	ldrb	r2, [r7, #11]
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d20b      	bcs.n	800ad86 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ad6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad72:	f383 8811 	msr	BASEPRI, r3
 800ad76:	f3bf 8f6f 	isb	sy
 800ad7a:	f3bf 8f4f 	dsb	sy
 800ad7e:	607b      	str	r3, [r7, #4]
}
 800ad80:	bf00      	nop
 800ad82:	bf00      	nop
 800ad84:	e7fd      	b.n	800ad82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ad86:	4b0f      	ldr	r3, [pc, #60]	@ (800adc4 <vPortValidateInterruptPriority+0x7c>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ad8e:	4b0e      	ldr	r3, [pc, #56]	@ (800adc8 <vPortValidateInterruptPriority+0x80>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	429a      	cmp	r2, r3
 800ad94:	d90b      	bls.n	800adae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ad96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad9a:	f383 8811 	msr	BASEPRI, r3
 800ad9e:	f3bf 8f6f 	isb	sy
 800ada2:	f3bf 8f4f 	dsb	sy
 800ada6:	603b      	str	r3, [r7, #0]
}
 800ada8:	bf00      	nop
 800adaa:	bf00      	nop
 800adac:	e7fd      	b.n	800adaa <vPortValidateInterruptPriority+0x62>
	}
 800adae:	bf00      	nop
 800adb0:	3714      	adds	r7, #20
 800adb2:	46bd      	mov	sp, r7
 800adb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb8:	4770      	bx	lr
 800adba:	bf00      	nop
 800adbc:	e000e3f0 	.word	0xe000e3f0
 800adc0:	20001868 	.word	0x20001868
 800adc4:	e000ed0c 	.word	0xe000ed0c
 800adc8:	2000186c 	.word	0x2000186c

0800adcc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b08a      	sub	sp, #40	@ 0x28
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800add4:	2300      	movs	r3, #0
 800add6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800add8:	f7fe ffd6 	bl	8009d88 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800addc:	4b5c      	ldr	r3, [pc, #368]	@ (800af50 <pvPortMalloc+0x184>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d101      	bne.n	800ade8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ade4:	f000 f924 	bl	800b030 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ade8:	4b5a      	ldr	r3, [pc, #360]	@ (800af54 <pvPortMalloc+0x188>)
 800adea:	681a      	ldr	r2, [r3, #0]
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	4013      	ands	r3, r2
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	f040 8095 	bne.w	800af20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d01e      	beq.n	800ae3a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800adfc:	2208      	movs	r2, #8
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	4413      	add	r3, r2
 800ae02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	f003 0307 	and.w	r3, r3, #7
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d015      	beq.n	800ae3a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	f023 0307 	bic.w	r3, r3, #7
 800ae14:	3308      	adds	r3, #8
 800ae16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f003 0307 	and.w	r3, r3, #7
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d00b      	beq.n	800ae3a <pvPortMalloc+0x6e>
	__asm volatile
 800ae22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae26:	f383 8811 	msr	BASEPRI, r3
 800ae2a:	f3bf 8f6f 	isb	sy
 800ae2e:	f3bf 8f4f 	dsb	sy
 800ae32:	617b      	str	r3, [r7, #20]
}
 800ae34:	bf00      	nop
 800ae36:	bf00      	nop
 800ae38:	e7fd      	b.n	800ae36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d06f      	beq.n	800af20 <pvPortMalloc+0x154>
 800ae40:	4b45      	ldr	r3, [pc, #276]	@ (800af58 <pvPortMalloc+0x18c>)
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	687a      	ldr	r2, [r7, #4]
 800ae46:	429a      	cmp	r2, r3
 800ae48:	d86a      	bhi.n	800af20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ae4a:	4b44      	ldr	r3, [pc, #272]	@ (800af5c <pvPortMalloc+0x190>)
 800ae4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ae4e:	4b43      	ldr	r3, [pc, #268]	@ (800af5c <pvPortMalloc+0x190>)
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae54:	e004      	b.n	800ae60 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ae56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ae5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae62:	685b      	ldr	r3, [r3, #4]
 800ae64:	687a      	ldr	r2, [r7, #4]
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d903      	bls.n	800ae72 <pvPortMalloc+0xa6>
 800ae6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d1f1      	bne.n	800ae56 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ae72:	4b37      	ldr	r3, [pc, #220]	@ (800af50 <pvPortMalloc+0x184>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae78:	429a      	cmp	r2, r3
 800ae7a:	d051      	beq.n	800af20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ae7c:	6a3b      	ldr	r3, [r7, #32]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	2208      	movs	r2, #8
 800ae82:	4413      	add	r3, r2
 800ae84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ae86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae88:	681a      	ldr	r2, [r3, #0]
 800ae8a:	6a3b      	ldr	r3, [r7, #32]
 800ae8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ae8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae90:	685a      	ldr	r2, [r3, #4]
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	1ad2      	subs	r2, r2, r3
 800ae96:	2308      	movs	r3, #8
 800ae98:	005b      	lsls	r3, r3, #1
 800ae9a:	429a      	cmp	r2, r3
 800ae9c:	d920      	bls.n	800aee0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ae9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	4413      	add	r3, r2
 800aea4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aea6:	69bb      	ldr	r3, [r7, #24]
 800aea8:	f003 0307 	and.w	r3, r3, #7
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d00b      	beq.n	800aec8 <pvPortMalloc+0xfc>
	__asm volatile
 800aeb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeb4:	f383 8811 	msr	BASEPRI, r3
 800aeb8:	f3bf 8f6f 	isb	sy
 800aebc:	f3bf 8f4f 	dsb	sy
 800aec0:	613b      	str	r3, [r7, #16]
}
 800aec2:	bf00      	nop
 800aec4:	bf00      	nop
 800aec6:	e7fd      	b.n	800aec4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800aec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeca:	685a      	ldr	r2, [r3, #4]
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	1ad2      	subs	r2, r2, r3
 800aed0:	69bb      	ldr	r3, [r7, #24]
 800aed2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800aed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed6:	687a      	ldr	r2, [r7, #4]
 800aed8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800aeda:	69b8      	ldr	r0, [r7, #24]
 800aedc:	f000 f90a 	bl	800b0f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800aee0:	4b1d      	ldr	r3, [pc, #116]	@ (800af58 <pvPortMalloc+0x18c>)
 800aee2:	681a      	ldr	r2, [r3, #0]
 800aee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aee6:	685b      	ldr	r3, [r3, #4]
 800aee8:	1ad3      	subs	r3, r2, r3
 800aeea:	4a1b      	ldr	r2, [pc, #108]	@ (800af58 <pvPortMalloc+0x18c>)
 800aeec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800aeee:	4b1a      	ldr	r3, [pc, #104]	@ (800af58 <pvPortMalloc+0x18c>)
 800aef0:	681a      	ldr	r2, [r3, #0]
 800aef2:	4b1b      	ldr	r3, [pc, #108]	@ (800af60 <pvPortMalloc+0x194>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	429a      	cmp	r2, r3
 800aef8:	d203      	bcs.n	800af02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800aefa:	4b17      	ldr	r3, [pc, #92]	@ (800af58 <pvPortMalloc+0x18c>)
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	4a18      	ldr	r2, [pc, #96]	@ (800af60 <pvPortMalloc+0x194>)
 800af00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800af02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af04:	685a      	ldr	r2, [r3, #4]
 800af06:	4b13      	ldr	r3, [pc, #76]	@ (800af54 <pvPortMalloc+0x188>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	431a      	orrs	r2, r3
 800af0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800af10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af12:	2200      	movs	r2, #0
 800af14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800af16:	4b13      	ldr	r3, [pc, #76]	@ (800af64 <pvPortMalloc+0x198>)
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	3301      	adds	r3, #1
 800af1c:	4a11      	ldr	r2, [pc, #68]	@ (800af64 <pvPortMalloc+0x198>)
 800af1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800af20:	f7fe ff40 	bl	8009da4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800af24:	69fb      	ldr	r3, [r7, #28]
 800af26:	f003 0307 	and.w	r3, r3, #7
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d00b      	beq.n	800af46 <pvPortMalloc+0x17a>
	__asm volatile
 800af2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af32:	f383 8811 	msr	BASEPRI, r3
 800af36:	f3bf 8f6f 	isb	sy
 800af3a:	f3bf 8f4f 	dsb	sy
 800af3e:	60fb      	str	r3, [r7, #12]
}
 800af40:	bf00      	nop
 800af42:	bf00      	nop
 800af44:	e7fd      	b.n	800af42 <pvPortMalloc+0x176>
	return pvReturn;
 800af46:	69fb      	ldr	r3, [r7, #28]
}
 800af48:	4618      	mov	r0, r3
 800af4a:	3728      	adds	r7, #40	@ 0x28
 800af4c:	46bd      	mov	sp, r7
 800af4e:	bd80      	pop	{r7, pc}
 800af50:	20002fe8 	.word	0x20002fe8
 800af54:	20002ffc 	.word	0x20002ffc
 800af58:	20002fec 	.word	0x20002fec
 800af5c:	20002fe0 	.word	0x20002fe0
 800af60:	20002ff0 	.word	0x20002ff0
 800af64:	20002ff4 	.word	0x20002ff4

0800af68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b086      	sub	sp, #24
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d04f      	beq.n	800b01a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800af7a:	2308      	movs	r3, #8
 800af7c:	425b      	negs	r3, r3
 800af7e:	697a      	ldr	r2, [r7, #20]
 800af80:	4413      	add	r3, r2
 800af82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800af88:	693b      	ldr	r3, [r7, #16]
 800af8a:	685a      	ldr	r2, [r3, #4]
 800af8c:	4b25      	ldr	r3, [pc, #148]	@ (800b024 <vPortFree+0xbc>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	4013      	ands	r3, r2
 800af92:	2b00      	cmp	r3, #0
 800af94:	d10b      	bne.n	800afae <vPortFree+0x46>
	__asm volatile
 800af96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af9a:	f383 8811 	msr	BASEPRI, r3
 800af9e:	f3bf 8f6f 	isb	sy
 800afa2:	f3bf 8f4f 	dsb	sy
 800afa6:	60fb      	str	r3, [r7, #12]
}
 800afa8:	bf00      	nop
 800afaa:	bf00      	nop
 800afac:	e7fd      	b.n	800afaa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800afae:	693b      	ldr	r3, [r7, #16]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d00b      	beq.n	800afce <vPortFree+0x66>
	__asm volatile
 800afb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afba:	f383 8811 	msr	BASEPRI, r3
 800afbe:	f3bf 8f6f 	isb	sy
 800afc2:	f3bf 8f4f 	dsb	sy
 800afc6:	60bb      	str	r3, [r7, #8]
}
 800afc8:	bf00      	nop
 800afca:	bf00      	nop
 800afcc:	e7fd      	b.n	800afca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	685a      	ldr	r2, [r3, #4]
 800afd2:	4b14      	ldr	r3, [pc, #80]	@ (800b024 <vPortFree+0xbc>)
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	4013      	ands	r3, r2
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d01e      	beq.n	800b01a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800afdc:	693b      	ldr	r3, [r7, #16]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d11a      	bne.n	800b01a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800afe4:	693b      	ldr	r3, [r7, #16]
 800afe6:	685a      	ldr	r2, [r3, #4]
 800afe8:	4b0e      	ldr	r3, [pc, #56]	@ (800b024 <vPortFree+0xbc>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	43db      	mvns	r3, r3
 800afee:	401a      	ands	r2, r3
 800aff0:	693b      	ldr	r3, [r7, #16]
 800aff2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aff4:	f7fe fec8 	bl	8009d88 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aff8:	693b      	ldr	r3, [r7, #16]
 800affa:	685a      	ldr	r2, [r3, #4]
 800affc:	4b0a      	ldr	r3, [pc, #40]	@ (800b028 <vPortFree+0xc0>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4413      	add	r3, r2
 800b002:	4a09      	ldr	r2, [pc, #36]	@ (800b028 <vPortFree+0xc0>)
 800b004:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b006:	6938      	ldr	r0, [r7, #16]
 800b008:	f000 f874 	bl	800b0f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b00c:	4b07      	ldr	r3, [pc, #28]	@ (800b02c <vPortFree+0xc4>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	3301      	adds	r3, #1
 800b012:	4a06      	ldr	r2, [pc, #24]	@ (800b02c <vPortFree+0xc4>)
 800b014:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b016:	f7fe fec5 	bl	8009da4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b01a:	bf00      	nop
 800b01c:	3718      	adds	r7, #24
 800b01e:	46bd      	mov	sp, r7
 800b020:	bd80      	pop	{r7, pc}
 800b022:	bf00      	nop
 800b024:	20002ffc 	.word	0x20002ffc
 800b028:	20002fec 	.word	0x20002fec
 800b02c:	20002ff8 	.word	0x20002ff8

0800b030 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b030:	b480      	push	{r7}
 800b032:	b085      	sub	sp, #20
 800b034:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b036:	f241 7370 	movw	r3, #6000	@ 0x1770
 800b03a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b03c:	4b27      	ldr	r3, [pc, #156]	@ (800b0dc <prvHeapInit+0xac>)
 800b03e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	f003 0307 	and.w	r3, r3, #7
 800b046:	2b00      	cmp	r3, #0
 800b048:	d00c      	beq.n	800b064 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	3307      	adds	r3, #7
 800b04e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	f023 0307 	bic.w	r3, r3, #7
 800b056:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b058:	68ba      	ldr	r2, [r7, #8]
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	1ad3      	subs	r3, r2, r3
 800b05e:	4a1f      	ldr	r2, [pc, #124]	@ (800b0dc <prvHeapInit+0xac>)
 800b060:	4413      	add	r3, r2
 800b062:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b068:	4a1d      	ldr	r2, [pc, #116]	@ (800b0e0 <prvHeapInit+0xb0>)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b06e:	4b1c      	ldr	r3, [pc, #112]	@ (800b0e0 <prvHeapInit+0xb0>)
 800b070:	2200      	movs	r2, #0
 800b072:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	68ba      	ldr	r2, [r7, #8]
 800b078:	4413      	add	r3, r2
 800b07a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b07c:	2208      	movs	r2, #8
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	1a9b      	subs	r3, r3, r2
 800b082:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	f023 0307 	bic.w	r3, r3, #7
 800b08a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	4a15      	ldr	r2, [pc, #84]	@ (800b0e4 <prvHeapInit+0xb4>)
 800b090:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b092:	4b14      	ldr	r3, [pc, #80]	@ (800b0e4 <prvHeapInit+0xb4>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	2200      	movs	r2, #0
 800b098:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b09a:	4b12      	ldr	r3, [pc, #72]	@ (800b0e4 <prvHeapInit+0xb4>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	2200      	movs	r2, #0
 800b0a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	68fa      	ldr	r2, [r7, #12]
 800b0aa:	1ad2      	subs	r2, r2, r3
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b0b0:	4b0c      	ldr	r3, [pc, #48]	@ (800b0e4 <prvHeapInit+0xb4>)
 800b0b2:	681a      	ldr	r2, [r3, #0]
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	685b      	ldr	r3, [r3, #4]
 800b0bc:	4a0a      	ldr	r2, [pc, #40]	@ (800b0e8 <prvHeapInit+0xb8>)
 800b0be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	685b      	ldr	r3, [r3, #4]
 800b0c4:	4a09      	ldr	r2, [pc, #36]	@ (800b0ec <prvHeapInit+0xbc>)
 800b0c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b0c8:	4b09      	ldr	r3, [pc, #36]	@ (800b0f0 <prvHeapInit+0xc0>)
 800b0ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b0ce:	601a      	str	r2, [r3, #0]
}
 800b0d0:	bf00      	nop
 800b0d2:	3714      	adds	r7, #20
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0da:	4770      	bx	lr
 800b0dc:	20001870 	.word	0x20001870
 800b0e0:	20002fe0 	.word	0x20002fe0
 800b0e4:	20002fe8 	.word	0x20002fe8
 800b0e8:	20002ff0 	.word	0x20002ff0
 800b0ec:	20002fec 	.word	0x20002fec
 800b0f0:	20002ffc 	.word	0x20002ffc

0800b0f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b0f4:	b480      	push	{r7}
 800b0f6:	b085      	sub	sp, #20
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b0fc:	4b28      	ldr	r3, [pc, #160]	@ (800b1a0 <prvInsertBlockIntoFreeList+0xac>)
 800b0fe:	60fb      	str	r3, [r7, #12]
 800b100:	e002      	b.n	800b108 <prvInsertBlockIntoFreeList+0x14>
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	60fb      	str	r3, [r7, #12]
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	687a      	ldr	r2, [r7, #4]
 800b10e:	429a      	cmp	r2, r3
 800b110:	d8f7      	bhi.n	800b102 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	685b      	ldr	r3, [r3, #4]
 800b11a:	68ba      	ldr	r2, [r7, #8]
 800b11c:	4413      	add	r3, r2
 800b11e:	687a      	ldr	r2, [r7, #4]
 800b120:	429a      	cmp	r2, r3
 800b122:	d108      	bne.n	800b136 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	685a      	ldr	r2, [r3, #4]
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	685b      	ldr	r3, [r3, #4]
 800b12c:	441a      	add	r2, r3
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	685b      	ldr	r3, [r3, #4]
 800b13e:	68ba      	ldr	r2, [r7, #8]
 800b140:	441a      	add	r2, r3
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	429a      	cmp	r2, r3
 800b148:	d118      	bne.n	800b17c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	681a      	ldr	r2, [r3, #0]
 800b14e:	4b15      	ldr	r3, [pc, #84]	@ (800b1a4 <prvInsertBlockIntoFreeList+0xb0>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	429a      	cmp	r2, r3
 800b154:	d00d      	beq.n	800b172 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	685a      	ldr	r2, [r3, #4]
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	685b      	ldr	r3, [r3, #4]
 800b160:	441a      	add	r2, r3
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	681a      	ldr	r2, [r3, #0]
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	601a      	str	r2, [r3, #0]
 800b170:	e008      	b.n	800b184 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b172:	4b0c      	ldr	r3, [pc, #48]	@ (800b1a4 <prvInsertBlockIntoFreeList+0xb0>)
 800b174:	681a      	ldr	r2, [r3, #0]
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	601a      	str	r2, [r3, #0]
 800b17a:	e003      	b.n	800b184 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	681a      	ldr	r2, [r3, #0]
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b184:	68fa      	ldr	r2, [r7, #12]
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	429a      	cmp	r2, r3
 800b18a:	d002      	beq.n	800b192 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	687a      	ldr	r2, [r7, #4]
 800b190:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b192:	bf00      	nop
 800b194:	3714      	adds	r7, #20
 800b196:	46bd      	mov	sp, r7
 800b198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19c:	4770      	bx	lr
 800b19e:	bf00      	nop
 800b1a0:	20002fe0 	.word	0x20002fe0
 800b1a4:	20002fe8 	.word	0x20002fe8

0800b1a8 <arm_sin_f32>:
 800b1a8:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800b228 <arm_sin_f32+0x80>
 800b1ac:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b1b0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b1b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1b8:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b1bc:	d504      	bpl.n	800b1c8 <arm_sin_f32+0x20>
 800b1be:	ee17 3a90 	vmov	r3, s15
 800b1c2:	3b01      	subs	r3, #1
 800b1c4:	ee07 3a90 	vmov	s15, r3
 800b1c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b1cc:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800b22c <arm_sin_f32+0x84>
 800b1d0:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b1d4:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b1d8:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800b1dc:	ee17 3a90 	vmov	r3, s15
 800b1e0:	b29b      	uxth	r3, r3
 800b1e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1e6:	d21a      	bcs.n	800b21e <arm_sin_f32+0x76>
 800b1e8:	ee07 3a90 	vmov	s15, r3
 800b1ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1f0:	1c59      	adds	r1, r3, #1
 800b1f2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b1f6:	4a0e      	ldr	r2, [pc, #56]	@ (800b230 <arm_sin_f32+0x88>)
 800b1f8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b1fc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b200:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b204:	ed93 7a00 	vldr	s14, [r3]
 800b208:	edd2 6a00 	vldr	s13, [r2]
 800b20c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b210:	ee20 0a26 	vmul.f32	s0, s0, s13
 800b214:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b218:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b21c:	4770      	bx	lr
 800b21e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b222:	2101      	movs	r1, #1
 800b224:	2300      	movs	r3, #0
 800b226:	e7e6      	b.n	800b1f6 <arm_sin_f32+0x4e>
 800b228:	3e22f983 	.word	0x3e22f983
 800b22c:	44000000 	.word	0x44000000
 800b230:	0800c9d8 	.word	0x0800c9d8

0800b234 <srand>:
 800b234:	b538      	push	{r3, r4, r5, lr}
 800b236:	4b10      	ldr	r3, [pc, #64]	@ (800b278 <srand+0x44>)
 800b238:	681d      	ldr	r5, [r3, #0]
 800b23a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800b23c:	4604      	mov	r4, r0
 800b23e:	b9b3      	cbnz	r3, 800b26e <srand+0x3a>
 800b240:	2018      	movs	r0, #24
 800b242:	f000 fab3 	bl	800b7ac <malloc>
 800b246:	4602      	mov	r2, r0
 800b248:	6328      	str	r0, [r5, #48]	@ 0x30
 800b24a:	b920      	cbnz	r0, 800b256 <srand+0x22>
 800b24c:	4b0b      	ldr	r3, [pc, #44]	@ (800b27c <srand+0x48>)
 800b24e:	480c      	ldr	r0, [pc, #48]	@ (800b280 <srand+0x4c>)
 800b250:	2146      	movs	r1, #70	@ 0x46
 800b252:	f000 fa43 	bl	800b6dc <__assert_func>
 800b256:	490b      	ldr	r1, [pc, #44]	@ (800b284 <srand+0x50>)
 800b258:	4b0b      	ldr	r3, [pc, #44]	@ (800b288 <srand+0x54>)
 800b25a:	e9c0 1300 	strd	r1, r3, [r0]
 800b25e:	4b0b      	ldr	r3, [pc, #44]	@ (800b28c <srand+0x58>)
 800b260:	6083      	str	r3, [r0, #8]
 800b262:	230b      	movs	r3, #11
 800b264:	8183      	strh	r3, [r0, #12]
 800b266:	2100      	movs	r1, #0
 800b268:	2001      	movs	r0, #1
 800b26a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b26e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800b270:	2200      	movs	r2, #0
 800b272:	611c      	str	r4, [r3, #16]
 800b274:	615a      	str	r2, [r3, #20]
 800b276:	bd38      	pop	{r3, r4, r5, pc}
 800b278:	20000020 	.word	0x20000020
 800b27c:	0800d1dc 	.word	0x0800d1dc
 800b280:	0800d1f3 	.word	0x0800d1f3
 800b284:	abcd330e 	.word	0xabcd330e
 800b288:	e66d1234 	.word	0xe66d1234
 800b28c:	0005deec 	.word	0x0005deec

0800b290 <rand>:
 800b290:	4b16      	ldr	r3, [pc, #88]	@ (800b2ec <rand+0x5c>)
 800b292:	b510      	push	{r4, lr}
 800b294:	681c      	ldr	r4, [r3, #0]
 800b296:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b298:	b9b3      	cbnz	r3, 800b2c8 <rand+0x38>
 800b29a:	2018      	movs	r0, #24
 800b29c:	f000 fa86 	bl	800b7ac <malloc>
 800b2a0:	4602      	mov	r2, r0
 800b2a2:	6320      	str	r0, [r4, #48]	@ 0x30
 800b2a4:	b920      	cbnz	r0, 800b2b0 <rand+0x20>
 800b2a6:	4b12      	ldr	r3, [pc, #72]	@ (800b2f0 <rand+0x60>)
 800b2a8:	4812      	ldr	r0, [pc, #72]	@ (800b2f4 <rand+0x64>)
 800b2aa:	2152      	movs	r1, #82	@ 0x52
 800b2ac:	f000 fa16 	bl	800b6dc <__assert_func>
 800b2b0:	4911      	ldr	r1, [pc, #68]	@ (800b2f8 <rand+0x68>)
 800b2b2:	4b12      	ldr	r3, [pc, #72]	@ (800b2fc <rand+0x6c>)
 800b2b4:	e9c0 1300 	strd	r1, r3, [r0]
 800b2b8:	4b11      	ldr	r3, [pc, #68]	@ (800b300 <rand+0x70>)
 800b2ba:	6083      	str	r3, [r0, #8]
 800b2bc:	230b      	movs	r3, #11
 800b2be:	8183      	strh	r3, [r0, #12]
 800b2c0:	2100      	movs	r1, #0
 800b2c2:	2001      	movs	r0, #1
 800b2c4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b2c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b2ca:	480e      	ldr	r0, [pc, #56]	@ (800b304 <rand+0x74>)
 800b2cc:	690b      	ldr	r3, [r1, #16]
 800b2ce:	694c      	ldr	r4, [r1, #20]
 800b2d0:	4a0d      	ldr	r2, [pc, #52]	@ (800b308 <rand+0x78>)
 800b2d2:	4358      	muls	r0, r3
 800b2d4:	fb02 0004 	mla	r0, r2, r4, r0
 800b2d8:	fba3 3202 	umull	r3, r2, r3, r2
 800b2dc:	3301      	adds	r3, #1
 800b2de:	eb40 0002 	adc.w	r0, r0, r2
 800b2e2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800b2e6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800b2ea:	bd10      	pop	{r4, pc}
 800b2ec:	20000020 	.word	0x20000020
 800b2f0:	0800d1dc 	.word	0x0800d1dc
 800b2f4:	0800d1f3 	.word	0x0800d1f3
 800b2f8:	abcd330e 	.word	0xabcd330e
 800b2fc:	e66d1234 	.word	0xe66d1234
 800b300:	0005deec 	.word	0x0005deec
 800b304:	5851f42d 	.word	0x5851f42d
 800b308:	4c957f2d 	.word	0x4c957f2d

0800b30c <std>:
 800b30c:	2300      	movs	r3, #0
 800b30e:	b510      	push	{r4, lr}
 800b310:	4604      	mov	r4, r0
 800b312:	e9c0 3300 	strd	r3, r3, [r0]
 800b316:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b31a:	6083      	str	r3, [r0, #8]
 800b31c:	8181      	strh	r1, [r0, #12]
 800b31e:	6643      	str	r3, [r0, #100]	@ 0x64
 800b320:	81c2      	strh	r2, [r0, #14]
 800b322:	6183      	str	r3, [r0, #24]
 800b324:	4619      	mov	r1, r3
 800b326:	2208      	movs	r2, #8
 800b328:	305c      	adds	r0, #92	@ 0x5c
 800b32a:	f000 f94c 	bl	800b5c6 <memset>
 800b32e:	4b0d      	ldr	r3, [pc, #52]	@ (800b364 <std+0x58>)
 800b330:	6263      	str	r3, [r4, #36]	@ 0x24
 800b332:	4b0d      	ldr	r3, [pc, #52]	@ (800b368 <std+0x5c>)
 800b334:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b336:	4b0d      	ldr	r3, [pc, #52]	@ (800b36c <std+0x60>)
 800b338:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b33a:	4b0d      	ldr	r3, [pc, #52]	@ (800b370 <std+0x64>)
 800b33c:	6323      	str	r3, [r4, #48]	@ 0x30
 800b33e:	4b0d      	ldr	r3, [pc, #52]	@ (800b374 <std+0x68>)
 800b340:	6224      	str	r4, [r4, #32]
 800b342:	429c      	cmp	r4, r3
 800b344:	d006      	beq.n	800b354 <std+0x48>
 800b346:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b34a:	4294      	cmp	r4, r2
 800b34c:	d002      	beq.n	800b354 <std+0x48>
 800b34e:	33d0      	adds	r3, #208	@ 0xd0
 800b350:	429c      	cmp	r4, r3
 800b352:	d105      	bne.n	800b360 <std+0x54>
 800b354:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b35c:	f000 b9ac 	b.w	800b6b8 <__retarget_lock_init_recursive>
 800b360:	bd10      	pop	{r4, pc}
 800b362:	bf00      	nop
 800b364:	0800b541 	.word	0x0800b541
 800b368:	0800b563 	.word	0x0800b563
 800b36c:	0800b59b 	.word	0x0800b59b
 800b370:	0800b5bf 	.word	0x0800b5bf
 800b374:	20003000 	.word	0x20003000

0800b378 <stdio_exit_handler>:
 800b378:	4a02      	ldr	r2, [pc, #8]	@ (800b384 <stdio_exit_handler+0xc>)
 800b37a:	4903      	ldr	r1, [pc, #12]	@ (800b388 <stdio_exit_handler+0x10>)
 800b37c:	4803      	ldr	r0, [pc, #12]	@ (800b38c <stdio_exit_handler+0x14>)
 800b37e:	f000 b869 	b.w	800b454 <_fwalk_sglue>
 800b382:	bf00      	nop
 800b384:	20000014 	.word	0x20000014
 800b388:	0800bfe9 	.word	0x0800bfe9
 800b38c:	20000024 	.word	0x20000024

0800b390 <cleanup_stdio>:
 800b390:	6841      	ldr	r1, [r0, #4]
 800b392:	4b0c      	ldr	r3, [pc, #48]	@ (800b3c4 <cleanup_stdio+0x34>)
 800b394:	4299      	cmp	r1, r3
 800b396:	b510      	push	{r4, lr}
 800b398:	4604      	mov	r4, r0
 800b39a:	d001      	beq.n	800b3a0 <cleanup_stdio+0x10>
 800b39c:	f000 fe24 	bl	800bfe8 <_fflush_r>
 800b3a0:	68a1      	ldr	r1, [r4, #8]
 800b3a2:	4b09      	ldr	r3, [pc, #36]	@ (800b3c8 <cleanup_stdio+0x38>)
 800b3a4:	4299      	cmp	r1, r3
 800b3a6:	d002      	beq.n	800b3ae <cleanup_stdio+0x1e>
 800b3a8:	4620      	mov	r0, r4
 800b3aa:	f000 fe1d 	bl	800bfe8 <_fflush_r>
 800b3ae:	68e1      	ldr	r1, [r4, #12]
 800b3b0:	4b06      	ldr	r3, [pc, #24]	@ (800b3cc <cleanup_stdio+0x3c>)
 800b3b2:	4299      	cmp	r1, r3
 800b3b4:	d004      	beq.n	800b3c0 <cleanup_stdio+0x30>
 800b3b6:	4620      	mov	r0, r4
 800b3b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3bc:	f000 be14 	b.w	800bfe8 <_fflush_r>
 800b3c0:	bd10      	pop	{r4, pc}
 800b3c2:	bf00      	nop
 800b3c4:	20003000 	.word	0x20003000
 800b3c8:	20003068 	.word	0x20003068
 800b3cc:	200030d0 	.word	0x200030d0

0800b3d0 <global_stdio_init.part.0>:
 800b3d0:	b510      	push	{r4, lr}
 800b3d2:	4b0b      	ldr	r3, [pc, #44]	@ (800b400 <global_stdio_init.part.0+0x30>)
 800b3d4:	4c0b      	ldr	r4, [pc, #44]	@ (800b404 <global_stdio_init.part.0+0x34>)
 800b3d6:	4a0c      	ldr	r2, [pc, #48]	@ (800b408 <global_stdio_init.part.0+0x38>)
 800b3d8:	601a      	str	r2, [r3, #0]
 800b3da:	4620      	mov	r0, r4
 800b3dc:	2200      	movs	r2, #0
 800b3de:	2104      	movs	r1, #4
 800b3e0:	f7ff ff94 	bl	800b30c <std>
 800b3e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b3e8:	2201      	movs	r2, #1
 800b3ea:	2109      	movs	r1, #9
 800b3ec:	f7ff ff8e 	bl	800b30c <std>
 800b3f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b3f4:	2202      	movs	r2, #2
 800b3f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3fa:	2112      	movs	r1, #18
 800b3fc:	f7ff bf86 	b.w	800b30c <std>
 800b400:	20003138 	.word	0x20003138
 800b404:	20003000 	.word	0x20003000
 800b408:	0800b379 	.word	0x0800b379

0800b40c <__sfp_lock_acquire>:
 800b40c:	4801      	ldr	r0, [pc, #4]	@ (800b414 <__sfp_lock_acquire+0x8>)
 800b40e:	f000 b954 	b.w	800b6ba <__retarget_lock_acquire_recursive>
 800b412:	bf00      	nop
 800b414:	20003141 	.word	0x20003141

0800b418 <__sfp_lock_release>:
 800b418:	4801      	ldr	r0, [pc, #4]	@ (800b420 <__sfp_lock_release+0x8>)
 800b41a:	f000 b94f 	b.w	800b6bc <__retarget_lock_release_recursive>
 800b41e:	bf00      	nop
 800b420:	20003141 	.word	0x20003141

0800b424 <__sinit>:
 800b424:	b510      	push	{r4, lr}
 800b426:	4604      	mov	r4, r0
 800b428:	f7ff fff0 	bl	800b40c <__sfp_lock_acquire>
 800b42c:	6a23      	ldr	r3, [r4, #32]
 800b42e:	b11b      	cbz	r3, 800b438 <__sinit+0x14>
 800b430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b434:	f7ff bff0 	b.w	800b418 <__sfp_lock_release>
 800b438:	4b04      	ldr	r3, [pc, #16]	@ (800b44c <__sinit+0x28>)
 800b43a:	6223      	str	r3, [r4, #32]
 800b43c:	4b04      	ldr	r3, [pc, #16]	@ (800b450 <__sinit+0x2c>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d1f5      	bne.n	800b430 <__sinit+0xc>
 800b444:	f7ff ffc4 	bl	800b3d0 <global_stdio_init.part.0>
 800b448:	e7f2      	b.n	800b430 <__sinit+0xc>
 800b44a:	bf00      	nop
 800b44c:	0800b391 	.word	0x0800b391
 800b450:	20003138 	.word	0x20003138

0800b454 <_fwalk_sglue>:
 800b454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b458:	4607      	mov	r7, r0
 800b45a:	4688      	mov	r8, r1
 800b45c:	4614      	mov	r4, r2
 800b45e:	2600      	movs	r6, #0
 800b460:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b464:	f1b9 0901 	subs.w	r9, r9, #1
 800b468:	d505      	bpl.n	800b476 <_fwalk_sglue+0x22>
 800b46a:	6824      	ldr	r4, [r4, #0]
 800b46c:	2c00      	cmp	r4, #0
 800b46e:	d1f7      	bne.n	800b460 <_fwalk_sglue+0xc>
 800b470:	4630      	mov	r0, r6
 800b472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b476:	89ab      	ldrh	r3, [r5, #12]
 800b478:	2b01      	cmp	r3, #1
 800b47a:	d907      	bls.n	800b48c <_fwalk_sglue+0x38>
 800b47c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b480:	3301      	adds	r3, #1
 800b482:	d003      	beq.n	800b48c <_fwalk_sglue+0x38>
 800b484:	4629      	mov	r1, r5
 800b486:	4638      	mov	r0, r7
 800b488:	47c0      	blx	r8
 800b48a:	4306      	orrs	r6, r0
 800b48c:	3568      	adds	r5, #104	@ 0x68
 800b48e:	e7e9      	b.n	800b464 <_fwalk_sglue+0x10>

0800b490 <sniprintf>:
 800b490:	b40c      	push	{r2, r3}
 800b492:	b530      	push	{r4, r5, lr}
 800b494:	4b18      	ldr	r3, [pc, #96]	@ (800b4f8 <sniprintf+0x68>)
 800b496:	1e0c      	subs	r4, r1, #0
 800b498:	681d      	ldr	r5, [r3, #0]
 800b49a:	b09d      	sub	sp, #116	@ 0x74
 800b49c:	da08      	bge.n	800b4b0 <sniprintf+0x20>
 800b49e:	238b      	movs	r3, #139	@ 0x8b
 800b4a0:	602b      	str	r3, [r5, #0]
 800b4a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4a6:	b01d      	add	sp, #116	@ 0x74
 800b4a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b4ac:	b002      	add	sp, #8
 800b4ae:	4770      	bx	lr
 800b4b0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b4b4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b4b8:	f04f 0300 	mov.w	r3, #0
 800b4bc:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b4be:	bf14      	ite	ne
 800b4c0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b4c4:	4623      	moveq	r3, r4
 800b4c6:	9304      	str	r3, [sp, #16]
 800b4c8:	9307      	str	r3, [sp, #28]
 800b4ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b4ce:	9002      	str	r0, [sp, #8]
 800b4d0:	9006      	str	r0, [sp, #24]
 800b4d2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b4d6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b4d8:	ab21      	add	r3, sp, #132	@ 0x84
 800b4da:	a902      	add	r1, sp, #8
 800b4dc:	4628      	mov	r0, r5
 800b4de:	9301      	str	r3, [sp, #4]
 800b4e0:	f000 fa76 	bl	800b9d0 <_svfiprintf_r>
 800b4e4:	1c43      	adds	r3, r0, #1
 800b4e6:	bfbc      	itt	lt
 800b4e8:	238b      	movlt	r3, #139	@ 0x8b
 800b4ea:	602b      	strlt	r3, [r5, #0]
 800b4ec:	2c00      	cmp	r4, #0
 800b4ee:	d0da      	beq.n	800b4a6 <sniprintf+0x16>
 800b4f0:	9b02      	ldr	r3, [sp, #8]
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	701a      	strb	r2, [r3, #0]
 800b4f6:	e7d6      	b.n	800b4a6 <sniprintf+0x16>
 800b4f8:	20000020 	.word	0x20000020

0800b4fc <siprintf>:
 800b4fc:	b40e      	push	{r1, r2, r3}
 800b4fe:	b510      	push	{r4, lr}
 800b500:	b09d      	sub	sp, #116	@ 0x74
 800b502:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b504:	9002      	str	r0, [sp, #8]
 800b506:	9006      	str	r0, [sp, #24]
 800b508:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b50c:	480a      	ldr	r0, [pc, #40]	@ (800b538 <siprintf+0x3c>)
 800b50e:	9107      	str	r1, [sp, #28]
 800b510:	9104      	str	r1, [sp, #16]
 800b512:	490a      	ldr	r1, [pc, #40]	@ (800b53c <siprintf+0x40>)
 800b514:	f853 2b04 	ldr.w	r2, [r3], #4
 800b518:	9105      	str	r1, [sp, #20]
 800b51a:	2400      	movs	r4, #0
 800b51c:	a902      	add	r1, sp, #8
 800b51e:	6800      	ldr	r0, [r0, #0]
 800b520:	9301      	str	r3, [sp, #4]
 800b522:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b524:	f000 fa54 	bl	800b9d0 <_svfiprintf_r>
 800b528:	9b02      	ldr	r3, [sp, #8]
 800b52a:	701c      	strb	r4, [r3, #0]
 800b52c:	b01d      	add	sp, #116	@ 0x74
 800b52e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b532:	b003      	add	sp, #12
 800b534:	4770      	bx	lr
 800b536:	bf00      	nop
 800b538:	20000020 	.word	0x20000020
 800b53c:	ffff0208 	.word	0xffff0208

0800b540 <__sread>:
 800b540:	b510      	push	{r4, lr}
 800b542:	460c      	mov	r4, r1
 800b544:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b548:	f000 f868 	bl	800b61c <_read_r>
 800b54c:	2800      	cmp	r0, #0
 800b54e:	bfab      	itete	ge
 800b550:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b552:	89a3      	ldrhlt	r3, [r4, #12]
 800b554:	181b      	addge	r3, r3, r0
 800b556:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b55a:	bfac      	ite	ge
 800b55c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b55e:	81a3      	strhlt	r3, [r4, #12]
 800b560:	bd10      	pop	{r4, pc}

0800b562 <__swrite>:
 800b562:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b566:	461f      	mov	r7, r3
 800b568:	898b      	ldrh	r3, [r1, #12]
 800b56a:	05db      	lsls	r3, r3, #23
 800b56c:	4605      	mov	r5, r0
 800b56e:	460c      	mov	r4, r1
 800b570:	4616      	mov	r6, r2
 800b572:	d505      	bpl.n	800b580 <__swrite+0x1e>
 800b574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b578:	2302      	movs	r3, #2
 800b57a:	2200      	movs	r2, #0
 800b57c:	f000 f83c 	bl	800b5f8 <_lseek_r>
 800b580:	89a3      	ldrh	r3, [r4, #12]
 800b582:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b586:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b58a:	81a3      	strh	r3, [r4, #12]
 800b58c:	4632      	mov	r2, r6
 800b58e:	463b      	mov	r3, r7
 800b590:	4628      	mov	r0, r5
 800b592:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b596:	f000 b853 	b.w	800b640 <_write_r>

0800b59a <__sseek>:
 800b59a:	b510      	push	{r4, lr}
 800b59c:	460c      	mov	r4, r1
 800b59e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5a2:	f000 f829 	bl	800b5f8 <_lseek_r>
 800b5a6:	1c43      	adds	r3, r0, #1
 800b5a8:	89a3      	ldrh	r3, [r4, #12]
 800b5aa:	bf15      	itete	ne
 800b5ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b5ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b5b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b5b6:	81a3      	strheq	r3, [r4, #12]
 800b5b8:	bf18      	it	ne
 800b5ba:	81a3      	strhne	r3, [r4, #12]
 800b5bc:	bd10      	pop	{r4, pc}

0800b5be <__sclose>:
 800b5be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5c2:	f000 b809 	b.w	800b5d8 <_close_r>

0800b5c6 <memset>:
 800b5c6:	4402      	add	r2, r0
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	4293      	cmp	r3, r2
 800b5cc:	d100      	bne.n	800b5d0 <memset+0xa>
 800b5ce:	4770      	bx	lr
 800b5d0:	f803 1b01 	strb.w	r1, [r3], #1
 800b5d4:	e7f9      	b.n	800b5ca <memset+0x4>
	...

0800b5d8 <_close_r>:
 800b5d8:	b538      	push	{r3, r4, r5, lr}
 800b5da:	4d06      	ldr	r5, [pc, #24]	@ (800b5f4 <_close_r+0x1c>)
 800b5dc:	2300      	movs	r3, #0
 800b5de:	4604      	mov	r4, r0
 800b5e0:	4608      	mov	r0, r1
 800b5e2:	602b      	str	r3, [r5, #0]
 800b5e4:	f7f7 f8a6 	bl	8002734 <_close>
 800b5e8:	1c43      	adds	r3, r0, #1
 800b5ea:	d102      	bne.n	800b5f2 <_close_r+0x1a>
 800b5ec:	682b      	ldr	r3, [r5, #0]
 800b5ee:	b103      	cbz	r3, 800b5f2 <_close_r+0x1a>
 800b5f0:	6023      	str	r3, [r4, #0]
 800b5f2:	bd38      	pop	{r3, r4, r5, pc}
 800b5f4:	2000313c 	.word	0x2000313c

0800b5f8 <_lseek_r>:
 800b5f8:	b538      	push	{r3, r4, r5, lr}
 800b5fa:	4d07      	ldr	r5, [pc, #28]	@ (800b618 <_lseek_r+0x20>)
 800b5fc:	4604      	mov	r4, r0
 800b5fe:	4608      	mov	r0, r1
 800b600:	4611      	mov	r1, r2
 800b602:	2200      	movs	r2, #0
 800b604:	602a      	str	r2, [r5, #0]
 800b606:	461a      	mov	r2, r3
 800b608:	f7f7 f8bb 	bl	8002782 <_lseek>
 800b60c:	1c43      	adds	r3, r0, #1
 800b60e:	d102      	bne.n	800b616 <_lseek_r+0x1e>
 800b610:	682b      	ldr	r3, [r5, #0]
 800b612:	b103      	cbz	r3, 800b616 <_lseek_r+0x1e>
 800b614:	6023      	str	r3, [r4, #0]
 800b616:	bd38      	pop	{r3, r4, r5, pc}
 800b618:	2000313c 	.word	0x2000313c

0800b61c <_read_r>:
 800b61c:	b538      	push	{r3, r4, r5, lr}
 800b61e:	4d07      	ldr	r5, [pc, #28]	@ (800b63c <_read_r+0x20>)
 800b620:	4604      	mov	r4, r0
 800b622:	4608      	mov	r0, r1
 800b624:	4611      	mov	r1, r2
 800b626:	2200      	movs	r2, #0
 800b628:	602a      	str	r2, [r5, #0]
 800b62a:	461a      	mov	r2, r3
 800b62c:	f7f7 f849 	bl	80026c2 <_read>
 800b630:	1c43      	adds	r3, r0, #1
 800b632:	d102      	bne.n	800b63a <_read_r+0x1e>
 800b634:	682b      	ldr	r3, [r5, #0]
 800b636:	b103      	cbz	r3, 800b63a <_read_r+0x1e>
 800b638:	6023      	str	r3, [r4, #0]
 800b63a:	bd38      	pop	{r3, r4, r5, pc}
 800b63c:	2000313c 	.word	0x2000313c

0800b640 <_write_r>:
 800b640:	b538      	push	{r3, r4, r5, lr}
 800b642:	4d07      	ldr	r5, [pc, #28]	@ (800b660 <_write_r+0x20>)
 800b644:	4604      	mov	r4, r0
 800b646:	4608      	mov	r0, r1
 800b648:	4611      	mov	r1, r2
 800b64a:	2200      	movs	r2, #0
 800b64c:	602a      	str	r2, [r5, #0]
 800b64e:	461a      	mov	r2, r3
 800b650:	f7f7 f854 	bl	80026fc <_write>
 800b654:	1c43      	adds	r3, r0, #1
 800b656:	d102      	bne.n	800b65e <_write_r+0x1e>
 800b658:	682b      	ldr	r3, [r5, #0]
 800b65a:	b103      	cbz	r3, 800b65e <_write_r+0x1e>
 800b65c:	6023      	str	r3, [r4, #0]
 800b65e:	bd38      	pop	{r3, r4, r5, pc}
 800b660:	2000313c 	.word	0x2000313c

0800b664 <__errno>:
 800b664:	4b01      	ldr	r3, [pc, #4]	@ (800b66c <__errno+0x8>)
 800b666:	6818      	ldr	r0, [r3, #0]
 800b668:	4770      	bx	lr
 800b66a:	bf00      	nop
 800b66c:	20000020 	.word	0x20000020

0800b670 <__libc_init_array>:
 800b670:	b570      	push	{r4, r5, r6, lr}
 800b672:	4d0d      	ldr	r5, [pc, #52]	@ (800b6a8 <__libc_init_array+0x38>)
 800b674:	4c0d      	ldr	r4, [pc, #52]	@ (800b6ac <__libc_init_array+0x3c>)
 800b676:	1b64      	subs	r4, r4, r5
 800b678:	10a4      	asrs	r4, r4, #2
 800b67a:	2600      	movs	r6, #0
 800b67c:	42a6      	cmp	r6, r4
 800b67e:	d109      	bne.n	800b694 <__libc_init_array+0x24>
 800b680:	4d0b      	ldr	r5, [pc, #44]	@ (800b6b0 <__libc_init_array+0x40>)
 800b682:	4c0c      	ldr	r4, [pc, #48]	@ (800b6b4 <__libc_init_array+0x44>)
 800b684:	f000 ffee 	bl	800c664 <_init>
 800b688:	1b64      	subs	r4, r4, r5
 800b68a:	10a4      	asrs	r4, r4, #2
 800b68c:	2600      	movs	r6, #0
 800b68e:	42a6      	cmp	r6, r4
 800b690:	d105      	bne.n	800b69e <__libc_init_array+0x2e>
 800b692:	bd70      	pop	{r4, r5, r6, pc}
 800b694:	f855 3b04 	ldr.w	r3, [r5], #4
 800b698:	4798      	blx	r3
 800b69a:	3601      	adds	r6, #1
 800b69c:	e7ee      	b.n	800b67c <__libc_init_array+0xc>
 800b69e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6a2:	4798      	blx	r3
 800b6a4:	3601      	adds	r6, #1
 800b6a6:	e7f2      	b.n	800b68e <__libc_init_array+0x1e>
 800b6a8:	0800d2c4 	.word	0x0800d2c4
 800b6ac:	0800d2c4 	.word	0x0800d2c4
 800b6b0:	0800d2c4 	.word	0x0800d2c4
 800b6b4:	0800d2c8 	.word	0x0800d2c8

0800b6b8 <__retarget_lock_init_recursive>:
 800b6b8:	4770      	bx	lr

0800b6ba <__retarget_lock_acquire_recursive>:
 800b6ba:	4770      	bx	lr

0800b6bc <__retarget_lock_release_recursive>:
 800b6bc:	4770      	bx	lr

0800b6be <memcpy>:
 800b6be:	440a      	add	r2, r1
 800b6c0:	4291      	cmp	r1, r2
 800b6c2:	f100 33ff 	add.w	r3, r0, #4294967295
 800b6c6:	d100      	bne.n	800b6ca <memcpy+0xc>
 800b6c8:	4770      	bx	lr
 800b6ca:	b510      	push	{r4, lr}
 800b6cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b6d4:	4291      	cmp	r1, r2
 800b6d6:	d1f9      	bne.n	800b6cc <memcpy+0xe>
 800b6d8:	bd10      	pop	{r4, pc}
	...

0800b6dc <__assert_func>:
 800b6dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b6de:	4614      	mov	r4, r2
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	4b09      	ldr	r3, [pc, #36]	@ (800b708 <__assert_func+0x2c>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	4605      	mov	r5, r0
 800b6e8:	68d8      	ldr	r0, [r3, #12]
 800b6ea:	b14c      	cbz	r4, 800b700 <__assert_func+0x24>
 800b6ec:	4b07      	ldr	r3, [pc, #28]	@ (800b70c <__assert_func+0x30>)
 800b6ee:	9100      	str	r1, [sp, #0]
 800b6f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b6f4:	4906      	ldr	r1, [pc, #24]	@ (800b710 <__assert_func+0x34>)
 800b6f6:	462b      	mov	r3, r5
 800b6f8:	f000 fc9e 	bl	800c038 <fiprintf>
 800b6fc:	f000 fcd8 	bl	800c0b0 <abort>
 800b700:	4b04      	ldr	r3, [pc, #16]	@ (800b714 <__assert_func+0x38>)
 800b702:	461c      	mov	r4, r3
 800b704:	e7f3      	b.n	800b6ee <__assert_func+0x12>
 800b706:	bf00      	nop
 800b708:	20000020 	.word	0x20000020
 800b70c:	0800d24b 	.word	0x0800d24b
 800b710:	0800d258 	.word	0x0800d258
 800b714:	0800d286 	.word	0x0800d286

0800b718 <_free_r>:
 800b718:	b538      	push	{r3, r4, r5, lr}
 800b71a:	4605      	mov	r5, r0
 800b71c:	2900      	cmp	r1, #0
 800b71e:	d041      	beq.n	800b7a4 <_free_r+0x8c>
 800b720:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b724:	1f0c      	subs	r4, r1, #4
 800b726:	2b00      	cmp	r3, #0
 800b728:	bfb8      	it	lt
 800b72a:	18e4      	addlt	r4, r4, r3
 800b72c:	f000 f8e8 	bl	800b900 <__malloc_lock>
 800b730:	4a1d      	ldr	r2, [pc, #116]	@ (800b7a8 <_free_r+0x90>)
 800b732:	6813      	ldr	r3, [r2, #0]
 800b734:	b933      	cbnz	r3, 800b744 <_free_r+0x2c>
 800b736:	6063      	str	r3, [r4, #4]
 800b738:	6014      	str	r4, [r2, #0]
 800b73a:	4628      	mov	r0, r5
 800b73c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b740:	f000 b8e4 	b.w	800b90c <__malloc_unlock>
 800b744:	42a3      	cmp	r3, r4
 800b746:	d908      	bls.n	800b75a <_free_r+0x42>
 800b748:	6820      	ldr	r0, [r4, #0]
 800b74a:	1821      	adds	r1, r4, r0
 800b74c:	428b      	cmp	r3, r1
 800b74e:	bf01      	itttt	eq
 800b750:	6819      	ldreq	r1, [r3, #0]
 800b752:	685b      	ldreq	r3, [r3, #4]
 800b754:	1809      	addeq	r1, r1, r0
 800b756:	6021      	streq	r1, [r4, #0]
 800b758:	e7ed      	b.n	800b736 <_free_r+0x1e>
 800b75a:	461a      	mov	r2, r3
 800b75c:	685b      	ldr	r3, [r3, #4]
 800b75e:	b10b      	cbz	r3, 800b764 <_free_r+0x4c>
 800b760:	42a3      	cmp	r3, r4
 800b762:	d9fa      	bls.n	800b75a <_free_r+0x42>
 800b764:	6811      	ldr	r1, [r2, #0]
 800b766:	1850      	adds	r0, r2, r1
 800b768:	42a0      	cmp	r0, r4
 800b76a:	d10b      	bne.n	800b784 <_free_r+0x6c>
 800b76c:	6820      	ldr	r0, [r4, #0]
 800b76e:	4401      	add	r1, r0
 800b770:	1850      	adds	r0, r2, r1
 800b772:	4283      	cmp	r3, r0
 800b774:	6011      	str	r1, [r2, #0]
 800b776:	d1e0      	bne.n	800b73a <_free_r+0x22>
 800b778:	6818      	ldr	r0, [r3, #0]
 800b77a:	685b      	ldr	r3, [r3, #4]
 800b77c:	6053      	str	r3, [r2, #4]
 800b77e:	4408      	add	r0, r1
 800b780:	6010      	str	r0, [r2, #0]
 800b782:	e7da      	b.n	800b73a <_free_r+0x22>
 800b784:	d902      	bls.n	800b78c <_free_r+0x74>
 800b786:	230c      	movs	r3, #12
 800b788:	602b      	str	r3, [r5, #0]
 800b78a:	e7d6      	b.n	800b73a <_free_r+0x22>
 800b78c:	6820      	ldr	r0, [r4, #0]
 800b78e:	1821      	adds	r1, r4, r0
 800b790:	428b      	cmp	r3, r1
 800b792:	bf04      	itt	eq
 800b794:	6819      	ldreq	r1, [r3, #0]
 800b796:	685b      	ldreq	r3, [r3, #4]
 800b798:	6063      	str	r3, [r4, #4]
 800b79a:	bf04      	itt	eq
 800b79c:	1809      	addeq	r1, r1, r0
 800b79e:	6021      	streq	r1, [r4, #0]
 800b7a0:	6054      	str	r4, [r2, #4]
 800b7a2:	e7ca      	b.n	800b73a <_free_r+0x22>
 800b7a4:	bd38      	pop	{r3, r4, r5, pc}
 800b7a6:	bf00      	nop
 800b7a8:	20003148 	.word	0x20003148

0800b7ac <malloc>:
 800b7ac:	4b02      	ldr	r3, [pc, #8]	@ (800b7b8 <malloc+0xc>)
 800b7ae:	4601      	mov	r1, r0
 800b7b0:	6818      	ldr	r0, [r3, #0]
 800b7b2:	f000 b825 	b.w	800b800 <_malloc_r>
 800b7b6:	bf00      	nop
 800b7b8:	20000020 	.word	0x20000020

0800b7bc <sbrk_aligned>:
 800b7bc:	b570      	push	{r4, r5, r6, lr}
 800b7be:	4e0f      	ldr	r6, [pc, #60]	@ (800b7fc <sbrk_aligned+0x40>)
 800b7c0:	460c      	mov	r4, r1
 800b7c2:	6831      	ldr	r1, [r6, #0]
 800b7c4:	4605      	mov	r5, r0
 800b7c6:	b911      	cbnz	r1, 800b7ce <sbrk_aligned+0x12>
 800b7c8:	f000 fc62 	bl	800c090 <_sbrk_r>
 800b7cc:	6030      	str	r0, [r6, #0]
 800b7ce:	4621      	mov	r1, r4
 800b7d0:	4628      	mov	r0, r5
 800b7d2:	f000 fc5d 	bl	800c090 <_sbrk_r>
 800b7d6:	1c43      	adds	r3, r0, #1
 800b7d8:	d103      	bne.n	800b7e2 <sbrk_aligned+0x26>
 800b7da:	f04f 34ff 	mov.w	r4, #4294967295
 800b7de:	4620      	mov	r0, r4
 800b7e0:	bd70      	pop	{r4, r5, r6, pc}
 800b7e2:	1cc4      	adds	r4, r0, #3
 800b7e4:	f024 0403 	bic.w	r4, r4, #3
 800b7e8:	42a0      	cmp	r0, r4
 800b7ea:	d0f8      	beq.n	800b7de <sbrk_aligned+0x22>
 800b7ec:	1a21      	subs	r1, r4, r0
 800b7ee:	4628      	mov	r0, r5
 800b7f0:	f000 fc4e 	bl	800c090 <_sbrk_r>
 800b7f4:	3001      	adds	r0, #1
 800b7f6:	d1f2      	bne.n	800b7de <sbrk_aligned+0x22>
 800b7f8:	e7ef      	b.n	800b7da <sbrk_aligned+0x1e>
 800b7fa:	bf00      	nop
 800b7fc:	20003144 	.word	0x20003144

0800b800 <_malloc_r>:
 800b800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b804:	1ccd      	adds	r5, r1, #3
 800b806:	f025 0503 	bic.w	r5, r5, #3
 800b80a:	3508      	adds	r5, #8
 800b80c:	2d0c      	cmp	r5, #12
 800b80e:	bf38      	it	cc
 800b810:	250c      	movcc	r5, #12
 800b812:	2d00      	cmp	r5, #0
 800b814:	4606      	mov	r6, r0
 800b816:	db01      	blt.n	800b81c <_malloc_r+0x1c>
 800b818:	42a9      	cmp	r1, r5
 800b81a:	d904      	bls.n	800b826 <_malloc_r+0x26>
 800b81c:	230c      	movs	r3, #12
 800b81e:	6033      	str	r3, [r6, #0]
 800b820:	2000      	movs	r0, #0
 800b822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b826:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b8fc <_malloc_r+0xfc>
 800b82a:	f000 f869 	bl	800b900 <__malloc_lock>
 800b82e:	f8d8 3000 	ldr.w	r3, [r8]
 800b832:	461c      	mov	r4, r3
 800b834:	bb44      	cbnz	r4, 800b888 <_malloc_r+0x88>
 800b836:	4629      	mov	r1, r5
 800b838:	4630      	mov	r0, r6
 800b83a:	f7ff ffbf 	bl	800b7bc <sbrk_aligned>
 800b83e:	1c43      	adds	r3, r0, #1
 800b840:	4604      	mov	r4, r0
 800b842:	d158      	bne.n	800b8f6 <_malloc_r+0xf6>
 800b844:	f8d8 4000 	ldr.w	r4, [r8]
 800b848:	4627      	mov	r7, r4
 800b84a:	2f00      	cmp	r7, #0
 800b84c:	d143      	bne.n	800b8d6 <_malloc_r+0xd6>
 800b84e:	2c00      	cmp	r4, #0
 800b850:	d04b      	beq.n	800b8ea <_malloc_r+0xea>
 800b852:	6823      	ldr	r3, [r4, #0]
 800b854:	4639      	mov	r1, r7
 800b856:	4630      	mov	r0, r6
 800b858:	eb04 0903 	add.w	r9, r4, r3
 800b85c:	f000 fc18 	bl	800c090 <_sbrk_r>
 800b860:	4581      	cmp	r9, r0
 800b862:	d142      	bne.n	800b8ea <_malloc_r+0xea>
 800b864:	6821      	ldr	r1, [r4, #0]
 800b866:	1a6d      	subs	r5, r5, r1
 800b868:	4629      	mov	r1, r5
 800b86a:	4630      	mov	r0, r6
 800b86c:	f7ff ffa6 	bl	800b7bc <sbrk_aligned>
 800b870:	3001      	adds	r0, #1
 800b872:	d03a      	beq.n	800b8ea <_malloc_r+0xea>
 800b874:	6823      	ldr	r3, [r4, #0]
 800b876:	442b      	add	r3, r5
 800b878:	6023      	str	r3, [r4, #0]
 800b87a:	f8d8 3000 	ldr.w	r3, [r8]
 800b87e:	685a      	ldr	r2, [r3, #4]
 800b880:	bb62      	cbnz	r2, 800b8dc <_malloc_r+0xdc>
 800b882:	f8c8 7000 	str.w	r7, [r8]
 800b886:	e00f      	b.n	800b8a8 <_malloc_r+0xa8>
 800b888:	6822      	ldr	r2, [r4, #0]
 800b88a:	1b52      	subs	r2, r2, r5
 800b88c:	d420      	bmi.n	800b8d0 <_malloc_r+0xd0>
 800b88e:	2a0b      	cmp	r2, #11
 800b890:	d917      	bls.n	800b8c2 <_malloc_r+0xc2>
 800b892:	1961      	adds	r1, r4, r5
 800b894:	42a3      	cmp	r3, r4
 800b896:	6025      	str	r5, [r4, #0]
 800b898:	bf18      	it	ne
 800b89a:	6059      	strne	r1, [r3, #4]
 800b89c:	6863      	ldr	r3, [r4, #4]
 800b89e:	bf08      	it	eq
 800b8a0:	f8c8 1000 	streq.w	r1, [r8]
 800b8a4:	5162      	str	r2, [r4, r5]
 800b8a6:	604b      	str	r3, [r1, #4]
 800b8a8:	4630      	mov	r0, r6
 800b8aa:	f000 f82f 	bl	800b90c <__malloc_unlock>
 800b8ae:	f104 000b 	add.w	r0, r4, #11
 800b8b2:	1d23      	adds	r3, r4, #4
 800b8b4:	f020 0007 	bic.w	r0, r0, #7
 800b8b8:	1ac2      	subs	r2, r0, r3
 800b8ba:	bf1c      	itt	ne
 800b8bc:	1a1b      	subne	r3, r3, r0
 800b8be:	50a3      	strne	r3, [r4, r2]
 800b8c0:	e7af      	b.n	800b822 <_malloc_r+0x22>
 800b8c2:	6862      	ldr	r2, [r4, #4]
 800b8c4:	42a3      	cmp	r3, r4
 800b8c6:	bf0c      	ite	eq
 800b8c8:	f8c8 2000 	streq.w	r2, [r8]
 800b8cc:	605a      	strne	r2, [r3, #4]
 800b8ce:	e7eb      	b.n	800b8a8 <_malloc_r+0xa8>
 800b8d0:	4623      	mov	r3, r4
 800b8d2:	6864      	ldr	r4, [r4, #4]
 800b8d4:	e7ae      	b.n	800b834 <_malloc_r+0x34>
 800b8d6:	463c      	mov	r4, r7
 800b8d8:	687f      	ldr	r7, [r7, #4]
 800b8da:	e7b6      	b.n	800b84a <_malloc_r+0x4a>
 800b8dc:	461a      	mov	r2, r3
 800b8de:	685b      	ldr	r3, [r3, #4]
 800b8e0:	42a3      	cmp	r3, r4
 800b8e2:	d1fb      	bne.n	800b8dc <_malloc_r+0xdc>
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	6053      	str	r3, [r2, #4]
 800b8e8:	e7de      	b.n	800b8a8 <_malloc_r+0xa8>
 800b8ea:	230c      	movs	r3, #12
 800b8ec:	6033      	str	r3, [r6, #0]
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	f000 f80c 	bl	800b90c <__malloc_unlock>
 800b8f4:	e794      	b.n	800b820 <_malloc_r+0x20>
 800b8f6:	6005      	str	r5, [r0, #0]
 800b8f8:	e7d6      	b.n	800b8a8 <_malloc_r+0xa8>
 800b8fa:	bf00      	nop
 800b8fc:	20003148 	.word	0x20003148

0800b900 <__malloc_lock>:
 800b900:	4801      	ldr	r0, [pc, #4]	@ (800b908 <__malloc_lock+0x8>)
 800b902:	f7ff beda 	b.w	800b6ba <__retarget_lock_acquire_recursive>
 800b906:	bf00      	nop
 800b908:	20003140 	.word	0x20003140

0800b90c <__malloc_unlock>:
 800b90c:	4801      	ldr	r0, [pc, #4]	@ (800b914 <__malloc_unlock+0x8>)
 800b90e:	f7ff bed5 	b.w	800b6bc <__retarget_lock_release_recursive>
 800b912:	bf00      	nop
 800b914:	20003140 	.word	0x20003140

0800b918 <__ssputs_r>:
 800b918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b91c:	688e      	ldr	r6, [r1, #8]
 800b91e:	461f      	mov	r7, r3
 800b920:	42be      	cmp	r6, r7
 800b922:	680b      	ldr	r3, [r1, #0]
 800b924:	4682      	mov	sl, r0
 800b926:	460c      	mov	r4, r1
 800b928:	4690      	mov	r8, r2
 800b92a:	d82d      	bhi.n	800b988 <__ssputs_r+0x70>
 800b92c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b930:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b934:	d026      	beq.n	800b984 <__ssputs_r+0x6c>
 800b936:	6965      	ldr	r5, [r4, #20]
 800b938:	6909      	ldr	r1, [r1, #16]
 800b93a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b93e:	eba3 0901 	sub.w	r9, r3, r1
 800b942:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b946:	1c7b      	adds	r3, r7, #1
 800b948:	444b      	add	r3, r9
 800b94a:	106d      	asrs	r5, r5, #1
 800b94c:	429d      	cmp	r5, r3
 800b94e:	bf38      	it	cc
 800b950:	461d      	movcc	r5, r3
 800b952:	0553      	lsls	r3, r2, #21
 800b954:	d527      	bpl.n	800b9a6 <__ssputs_r+0x8e>
 800b956:	4629      	mov	r1, r5
 800b958:	f7ff ff52 	bl	800b800 <_malloc_r>
 800b95c:	4606      	mov	r6, r0
 800b95e:	b360      	cbz	r0, 800b9ba <__ssputs_r+0xa2>
 800b960:	6921      	ldr	r1, [r4, #16]
 800b962:	464a      	mov	r2, r9
 800b964:	f7ff feab 	bl	800b6be <memcpy>
 800b968:	89a3      	ldrh	r3, [r4, #12]
 800b96a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b96e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b972:	81a3      	strh	r3, [r4, #12]
 800b974:	6126      	str	r6, [r4, #16]
 800b976:	6165      	str	r5, [r4, #20]
 800b978:	444e      	add	r6, r9
 800b97a:	eba5 0509 	sub.w	r5, r5, r9
 800b97e:	6026      	str	r6, [r4, #0]
 800b980:	60a5      	str	r5, [r4, #8]
 800b982:	463e      	mov	r6, r7
 800b984:	42be      	cmp	r6, r7
 800b986:	d900      	bls.n	800b98a <__ssputs_r+0x72>
 800b988:	463e      	mov	r6, r7
 800b98a:	6820      	ldr	r0, [r4, #0]
 800b98c:	4632      	mov	r2, r6
 800b98e:	4641      	mov	r1, r8
 800b990:	f000 fb64 	bl	800c05c <memmove>
 800b994:	68a3      	ldr	r3, [r4, #8]
 800b996:	1b9b      	subs	r3, r3, r6
 800b998:	60a3      	str	r3, [r4, #8]
 800b99a:	6823      	ldr	r3, [r4, #0]
 800b99c:	4433      	add	r3, r6
 800b99e:	6023      	str	r3, [r4, #0]
 800b9a0:	2000      	movs	r0, #0
 800b9a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9a6:	462a      	mov	r2, r5
 800b9a8:	f000 fb89 	bl	800c0be <_realloc_r>
 800b9ac:	4606      	mov	r6, r0
 800b9ae:	2800      	cmp	r0, #0
 800b9b0:	d1e0      	bne.n	800b974 <__ssputs_r+0x5c>
 800b9b2:	6921      	ldr	r1, [r4, #16]
 800b9b4:	4650      	mov	r0, sl
 800b9b6:	f7ff feaf 	bl	800b718 <_free_r>
 800b9ba:	230c      	movs	r3, #12
 800b9bc:	f8ca 3000 	str.w	r3, [sl]
 800b9c0:	89a3      	ldrh	r3, [r4, #12]
 800b9c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9c6:	81a3      	strh	r3, [r4, #12]
 800b9c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b9cc:	e7e9      	b.n	800b9a2 <__ssputs_r+0x8a>
	...

0800b9d0 <_svfiprintf_r>:
 800b9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9d4:	4698      	mov	r8, r3
 800b9d6:	898b      	ldrh	r3, [r1, #12]
 800b9d8:	061b      	lsls	r3, r3, #24
 800b9da:	b09d      	sub	sp, #116	@ 0x74
 800b9dc:	4607      	mov	r7, r0
 800b9de:	460d      	mov	r5, r1
 800b9e0:	4614      	mov	r4, r2
 800b9e2:	d510      	bpl.n	800ba06 <_svfiprintf_r+0x36>
 800b9e4:	690b      	ldr	r3, [r1, #16]
 800b9e6:	b973      	cbnz	r3, 800ba06 <_svfiprintf_r+0x36>
 800b9e8:	2140      	movs	r1, #64	@ 0x40
 800b9ea:	f7ff ff09 	bl	800b800 <_malloc_r>
 800b9ee:	6028      	str	r0, [r5, #0]
 800b9f0:	6128      	str	r0, [r5, #16]
 800b9f2:	b930      	cbnz	r0, 800ba02 <_svfiprintf_r+0x32>
 800b9f4:	230c      	movs	r3, #12
 800b9f6:	603b      	str	r3, [r7, #0]
 800b9f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b9fc:	b01d      	add	sp, #116	@ 0x74
 800b9fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba02:	2340      	movs	r3, #64	@ 0x40
 800ba04:	616b      	str	r3, [r5, #20]
 800ba06:	2300      	movs	r3, #0
 800ba08:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba0a:	2320      	movs	r3, #32
 800ba0c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ba10:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba14:	2330      	movs	r3, #48	@ 0x30
 800ba16:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bbb4 <_svfiprintf_r+0x1e4>
 800ba1a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ba1e:	f04f 0901 	mov.w	r9, #1
 800ba22:	4623      	mov	r3, r4
 800ba24:	469a      	mov	sl, r3
 800ba26:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba2a:	b10a      	cbz	r2, 800ba30 <_svfiprintf_r+0x60>
 800ba2c:	2a25      	cmp	r2, #37	@ 0x25
 800ba2e:	d1f9      	bne.n	800ba24 <_svfiprintf_r+0x54>
 800ba30:	ebba 0b04 	subs.w	fp, sl, r4
 800ba34:	d00b      	beq.n	800ba4e <_svfiprintf_r+0x7e>
 800ba36:	465b      	mov	r3, fp
 800ba38:	4622      	mov	r2, r4
 800ba3a:	4629      	mov	r1, r5
 800ba3c:	4638      	mov	r0, r7
 800ba3e:	f7ff ff6b 	bl	800b918 <__ssputs_r>
 800ba42:	3001      	adds	r0, #1
 800ba44:	f000 80a7 	beq.w	800bb96 <_svfiprintf_r+0x1c6>
 800ba48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba4a:	445a      	add	r2, fp
 800ba4c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba4e:	f89a 3000 	ldrb.w	r3, [sl]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	f000 809f 	beq.w	800bb96 <_svfiprintf_r+0x1c6>
 800ba58:	2300      	movs	r3, #0
 800ba5a:	f04f 32ff 	mov.w	r2, #4294967295
 800ba5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba62:	f10a 0a01 	add.w	sl, sl, #1
 800ba66:	9304      	str	r3, [sp, #16]
 800ba68:	9307      	str	r3, [sp, #28]
 800ba6a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ba6e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ba70:	4654      	mov	r4, sl
 800ba72:	2205      	movs	r2, #5
 800ba74:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba78:	484e      	ldr	r0, [pc, #312]	@ (800bbb4 <_svfiprintf_r+0x1e4>)
 800ba7a:	f7f4 fbc9 	bl	8000210 <memchr>
 800ba7e:	9a04      	ldr	r2, [sp, #16]
 800ba80:	b9d8      	cbnz	r0, 800baba <_svfiprintf_r+0xea>
 800ba82:	06d0      	lsls	r0, r2, #27
 800ba84:	bf44      	itt	mi
 800ba86:	2320      	movmi	r3, #32
 800ba88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba8c:	0711      	lsls	r1, r2, #28
 800ba8e:	bf44      	itt	mi
 800ba90:	232b      	movmi	r3, #43	@ 0x2b
 800ba92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba96:	f89a 3000 	ldrb.w	r3, [sl]
 800ba9a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba9c:	d015      	beq.n	800baca <_svfiprintf_r+0xfa>
 800ba9e:	9a07      	ldr	r2, [sp, #28]
 800baa0:	4654      	mov	r4, sl
 800baa2:	2000      	movs	r0, #0
 800baa4:	f04f 0c0a 	mov.w	ip, #10
 800baa8:	4621      	mov	r1, r4
 800baaa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800baae:	3b30      	subs	r3, #48	@ 0x30
 800bab0:	2b09      	cmp	r3, #9
 800bab2:	d94b      	bls.n	800bb4c <_svfiprintf_r+0x17c>
 800bab4:	b1b0      	cbz	r0, 800bae4 <_svfiprintf_r+0x114>
 800bab6:	9207      	str	r2, [sp, #28]
 800bab8:	e014      	b.n	800bae4 <_svfiprintf_r+0x114>
 800baba:	eba0 0308 	sub.w	r3, r0, r8
 800babe:	fa09 f303 	lsl.w	r3, r9, r3
 800bac2:	4313      	orrs	r3, r2
 800bac4:	9304      	str	r3, [sp, #16]
 800bac6:	46a2      	mov	sl, r4
 800bac8:	e7d2      	b.n	800ba70 <_svfiprintf_r+0xa0>
 800baca:	9b03      	ldr	r3, [sp, #12]
 800bacc:	1d19      	adds	r1, r3, #4
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	9103      	str	r1, [sp, #12]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	bfbb      	ittet	lt
 800bad6:	425b      	neglt	r3, r3
 800bad8:	f042 0202 	orrlt.w	r2, r2, #2
 800badc:	9307      	strge	r3, [sp, #28]
 800bade:	9307      	strlt	r3, [sp, #28]
 800bae0:	bfb8      	it	lt
 800bae2:	9204      	strlt	r2, [sp, #16]
 800bae4:	7823      	ldrb	r3, [r4, #0]
 800bae6:	2b2e      	cmp	r3, #46	@ 0x2e
 800bae8:	d10a      	bne.n	800bb00 <_svfiprintf_r+0x130>
 800baea:	7863      	ldrb	r3, [r4, #1]
 800baec:	2b2a      	cmp	r3, #42	@ 0x2a
 800baee:	d132      	bne.n	800bb56 <_svfiprintf_r+0x186>
 800baf0:	9b03      	ldr	r3, [sp, #12]
 800baf2:	1d1a      	adds	r2, r3, #4
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	9203      	str	r2, [sp, #12]
 800baf8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bafc:	3402      	adds	r4, #2
 800bafe:	9305      	str	r3, [sp, #20]
 800bb00:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bbc4 <_svfiprintf_r+0x1f4>
 800bb04:	7821      	ldrb	r1, [r4, #0]
 800bb06:	2203      	movs	r2, #3
 800bb08:	4650      	mov	r0, sl
 800bb0a:	f7f4 fb81 	bl	8000210 <memchr>
 800bb0e:	b138      	cbz	r0, 800bb20 <_svfiprintf_r+0x150>
 800bb10:	9b04      	ldr	r3, [sp, #16]
 800bb12:	eba0 000a 	sub.w	r0, r0, sl
 800bb16:	2240      	movs	r2, #64	@ 0x40
 800bb18:	4082      	lsls	r2, r0
 800bb1a:	4313      	orrs	r3, r2
 800bb1c:	3401      	adds	r4, #1
 800bb1e:	9304      	str	r3, [sp, #16]
 800bb20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb24:	4824      	ldr	r0, [pc, #144]	@ (800bbb8 <_svfiprintf_r+0x1e8>)
 800bb26:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bb2a:	2206      	movs	r2, #6
 800bb2c:	f7f4 fb70 	bl	8000210 <memchr>
 800bb30:	2800      	cmp	r0, #0
 800bb32:	d036      	beq.n	800bba2 <_svfiprintf_r+0x1d2>
 800bb34:	4b21      	ldr	r3, [pc, #132]	@ (800bbbc <_svfiprintf_r+0x1ec>)
 800bb36:	bb1b      	cbnz	r3, 800bb80 <_svfiprintf_r+0x1b0>
 800bb38:	9b03      	ldr	r3, [sp, #12]
 800bb3a:	3307      	adds	r3, #7
 800bb3c:	f023 0307 	bic.w	r3, r3, #7
 800bb40:	3308      	adds	r3, #8
 800bb42:	9303      	str	r3, [sp, #12]
 800bb44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb46:	4433      	add	r3, r6
 800bb48:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb4a:	e76a      	b.n	800ba22 <_svfiprintf_r+0x52>
 800bb4c:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb50:	460c      	mov	r4, r1
 800bb52:	2001      	movs	r0, #1
 800bb54:	e7a8      	b.n	800baa8 <_svfiprintf_r+0xd8>
 800bb56:	2300      	movs	r3, #0
 800bb58:	3401      	adds	r4, #1
 800bb5a:	9305      	str	r3, [sp, #20]
 800bb5c:	4619      	mov	r1, r3
 800bb5e:	f04f 0c0a 	mov.w	ip, #10
 800bb62:	4620      	mov	r0, r4
 800bb64:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb68:	3a30      	subs	r2, #48	@ 0x30
 800bb6a:	2a09      	cmp	r2, #9
 800bb6c:	d903      	bls.n	800bb76 <_svfiprintf_r+0x1a6>
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d0c6      	beq.n	800bb00 <_svfiprintf_r+0x130>
 800bb72:	9105      	str	r1, [sp, #20]
 800bb74:	e7c4      	b.n	800bb00 <_svfiprintf_r+0x130>
 800bb76:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb7a:	4604      	mov	r4, r0
 800bb7c:	2301      	movs	r3, #1
 800bb7e:	e7f0      	b.n	800bb62 <_svfiprintf_r+0x192>
 800bb80:	ab03      	add	r3, sp, #12
 800bb82:	9300      	str	r3, [sp, #0]
 800bb84:	462a      	mov	r2, r5
 800bb86:	4b0e      	ldr	r3, [pc, #56]	@ (800bbc0 <_svfiprintf_r+0x1f0>)
 800bb88:	a904      	add	r1, sp, #16
 800bb8a:	4638      	mov	r0, r7
 800bb8c:	f3af 8000 	nop.w
 800bb90:	1c42      	adds	r2, r0, #1
 800bb92:	4606      	mov	r6, r0
 800bb94:	d1d6      	bne.n	800bb44 <_svfiprintf_r+0x174>
 800bb96:	89ab      	ldrh	r3, [r5, #12]
 800bb98:	065b      	lsls	r3, r3, #25
 800bb9a:	f53f af2d 	bmi.w	800b9f8 <_svfiprintf_r+0x28>
 800bb9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bba0:	e72c      	b.n	800b9fc <_svfiprintf_r+0x2c>
 800bba2:	ab03      	add	r3, sp, #12
 800bba4:	9300      	str	r3, [sp, #0]
 800bba6:	462a      	mov	r2, r5
 800bba8:	4b05      	ldr	r3, [pc, #20]	@ (800bbc0 <_svfiprintf_r+0x1f0>)
 800bbaa:	a904      	add	r1, sp, #16
 800bbac:	4638      	mov	r0, r7
 800bbae:	f000 f879 	bl	800bca4 <_printf_i>
 800bbb2:	e7ed      	b.n	800bb90 <_svfiprintf_r+0x1c0>
 800bbb4:	0800d287 	.word	0x0800d287
 800bbb8:	0800d291 	.word	0x0800d291
 800bbbc:	00000000 	.word	0x00000000
 800bbc0:	0800b919 	.word	0x0800b919
 800bbc4:	0800d28d 	.word	0x0800d28d

0800bbc8 <_printf_common>:
 800bbc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbcc:	4616      	mov	r6, r2
 800bbce:	4698      	mov	r8, r3
 800bbd0:	688a      	ldr	r2, [r1, #8]
 800bbd2:	690b      	ldr	r3, [r1, #16]
 800bbd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bbd8:	4293      	cmp	r3, r2
 800bbda:	bfb8      	it	lt
 800bbdc:	4613      	movlt	r3, r2
 800bbde:	6033      	str	r3, [r6, #0]
 800bbe0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bbe4:	4607      	mov	r7, r0
 800bbe6:	460c      	mov	r4, r1
 800bbe8:	b10a      	cbz	r2, 800bbee <_printf_common+0x26>
 800bbea:	3301      	adds	r3, #1
 800bbec:	6033      	str	r3, [r6, #0]
 800bbee:	6823      	ldr	r3, [r4, #0]
 800bbf0:	0699      	lsls	r1, r3, #26
 800bbf2:	bf42      	ittt	mi
 800bbf4:	6833      	ldrmi	r3, [r6, #0]
 800bbf6:	3302      	addmi	r3, #2
 800bbf8:	6033      	strmi	r3, [r6, #0]
 800bbfa:	6825      	ldr	r5, [r4, #0]
 800bbfc:	f015 0506 	ands.w	r5, r5, #6
 800bc00:	d106      	bne.n	800bc10 <_printf_common+0x48>
 800bc02:	f104 0a19 	add.w	sl, r4, #25
 800bc06:	68e3      	ldr	r3, [r4, #12]
 800bc08:	6832      	ldr	r2, [r6, #0]
 800bc0a:	1a9b      	subs	r3, r3, r2
 800bc0c:	42ab      	cmp	r3, r5
 800bc0e:	dc26      	bgt.n	800bc5e <_printf_common+0x96>
 800bc10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bc14:	6822      	ldr	r2, [r4, #0]
 800bc16:	3b00      	subs	r3, #0
 800bc18:	bf18      	it	ne
 800bc1a:	2301      	movne	r3, #1
 800bc1c:	0692      	lsls	r2, r2, #26
 800bc1e:	d42b      	bmi.n	800bc78 <_printf_common+0xb0>
 800bc20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bc24:	4641      	mov	r1, r8
 800bc26:	4638      	mov	r0, r7
 800bc28:	47c8      	blx	r9
 800bc2a:	3001      	adds	r0, #1
 800bc2c:	d01e      	beq.n	800bc6c <_printf_common+0xa4>
 800bc2e:	6823      	ldr	r3, [r4, #0]
 800bc30:	6922      	ldr	r2, [r4, #16]
 800bc32:	f003 0306 	and.w	r3, r3, #6
 800bc36:	2b04      	cmp	r3, #4
 800bc38:	bf02      	ittt	eq
 800bc3a:	68e5      	ldreq	r5, [r4, #12]
 800bc3c:	6833      	ldreq	r3, [r6, #0]
 800bc3e:	1aed      	subeq	r5, r5, r3
 800bc40:	68a3      	ldr	r3, [r4, #8]
 800bc42:	bf0c      	ite	eq
 800bc44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc48:	2500      	movne	r5, #0
 800bc4a:	4293      	cmp	r3, r2
 800bc4c:	bfc4      	itt	gt
 800bc4e:	1a9b      	subgt	r3, r3, r2
 800bc50:	18ed      	addgt	r5, r5, r3
 800bc52:	2600      	movs	r6, #0
 800bc54:	341a      	adds	r4, #26
 800bc56:	42b5      	cmp	r5, r6
 800bc58:	d11a      	bne.n	800bc90 <_printf_common+0xc8>
 800bc5a:	2000      	movs	r0, #0
 800bc5c:	e008      	b.n	800bc70 <_printf_common+0xa8>
 800bc5e:	2301      	movs	r3, #1
 800bc60:	4652      	mov	r2, sl
 800bc62:	4641      	mov	r1, r8
 800bc64:	4638      	mov	r0, r7
 800bc66:	47c8      	blx	r9
 800bc68:	3001      	adds	r0, #1
 800bc6a:	d103      	bne.n	800bc74 <_printf_common+0xac>
 800bc6c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc74:	3501      	adds	r5, #1
 800bc76:	e7c6      	b.n	800bc06 <_printf_common+0x3e>
 800bc78:	18e1      	adds	r1, r4, r3
 800bc7a:	1c5a      	adds	r2, r3, #1
 800bc7c:	2030      	movs	r0, #48	@ 0x30
 800bc7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bc82:	4422      	add	r2, r4
 800bc84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bc88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bc8c:	3302      	adds	r3, #2
 800bc8e:	e7c7      	b.n	800bc20 <_printf_common+0x58>
 800bc90:	2301      	movs	r3, #1
 800bc92:	4622      	mov	r2, r4
 800bc94:	4641      	mov	r1, r8
 800bc96:	4638      	mov	r0, r7
 800bc98:	47c8      	blx	r9
 800bc9a:	3001      	adds	r0, #1
 800bc9c:	d0e6      	beq.n	800bc6c <_printf_common+0xa4>
 800bc9e:	3601      	adds	r6, #1
 800bca0:	e7d9      	b.n	800bc56 <_printf_common+0x8e>
	...

0800bca4 <_printf_i>:
 800bca4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bca8:	7e0f      	ldrb	r7, [r1, #24]
 800bcaa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bcac:	2f78      	cmp	r7, #120	@ 0x78
 800bcae:	4691      	mov	r9, r2
 800bcb0:	4680      	mov	r8, r0
 800bcb2:	460c      	mov	r4, r1
 800bcb4:	469a      	mov	sl, r3
 800bcb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bcba:	d807      	bhi.n	800bccc <_printf_i+0x28>
 800bcbc:	2f62      	cmp	r7, #98	@ 0x62
 800bcbe:	d80a      	bhi.n	800bcd6 <_printf_i+0x32>
 800bcc0:	2f00      	cmp	r7, #0
 800bcc2:	f000 80d1 	beq.w	800be68 <_printf_i+0x1c4>
 800bcc6:	2f58      	cmp	r7, #88	@ 0x58
 800bcc8:	f000 80b8 	beq.w	800be3c <_printf_i+0x198>
 800bccc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bcd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bcd4:	e03a      	b.n	800bd4c <_printf_i+0xa8>
 800bcd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bcda:	2b15      	cmp	r3, #21
 800bcdc:	d8f6      	bhi.n	800bccc <_printf_i+0x28>
 800bcde:	a101      	add	r1, pc, #4	@ (adr r1, 800bce4 <_printf_i+0x40>)
 800bce0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bce4:	0800bd3d 	.word	0x0800bd3d
 800bce8:	0800bd51 	.word	0x0800bd51
 800bcec:	0800bccd 	.word	0x0800bccd
 800bcf0:	0800bccd 	.word	0x0800bccd
 800bcf4:	0800bccd 	.word	0x0800bccd
 800bcf8:	0800bccd 	.word	0x0800bccd
 800bcfc:	0800bd51 	.word	0x0800bd51
 800bd00:	0800bccd 	.word	0x0800bccd
 800bd04:	0800bccd 	.word	0x0800bccd
 800bd08:	0800bccd 	.word	0x0800bccd
 800bd0c:	0800bccd 	.word	0x0800bccd
 800bd10:	0800be4f 	.word	0x0800be4f
 800bd14:	0800bd7b 	.word	0x0800bd7b
 800bd18:	0800be09 	.word	0x0800be09
 800bd1c:	0800bccd 	.word	0x0800bccd
 800bd20:	0800bccd 	.word	0x0800bccd
 800bd24:	0800be71 	.word	0x0800be71
 800bd28:	0800bccd 	.word	0x0800bccd
 800bd2c:	0800bd7b 	.word	0x0800bd7b
 800bd30:	0800bccd 	.word	0x0800bccd
 800bd34:	0800bccd 	.word	0x0800bccd
 800bd38:	0800be11 	.word	0x0800be11
 800bd3c:	6833      	ldr	r3, [r6, #0]
 800bd3e:	1d1a      	adds	r2, r3, #4
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	6032      	str	r2, [r6, #0]
 800bd44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bd4c:	2301      	movs	r3, #1
 800bd4e:	e09c      	b.n	800be8a <_printf_i+0x1e6>
 800bd50:	6833      	ldr	r3, [r6, #0]
 800bd52:	6820      	ldr	r0, [r4, #0]
 800bd54:	1d19      	adds	r1, r3, #4
 800bd56:	6031      	str	r1, [r6, #0]
 800bd58:	0606      	lsls	r6, r0, #24
 800bd5a:	d501      	bpl.n	800bd60 <_printf_i+0xbc>
 800bd5c:	681d      	ldr	r5, [r3, #0]
 800bd5e:	e003      	b.n	800bd68 <_printf_i+0xc4>
 800bd60:	0645      	lsls	r5, r0, #25
 800bd62:	d5fb      	bpl.n	800bd5c <_printf_i+0xb8>
 800bd64:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bd68:	2d00      	cmp	r5, #0
 800bd6a:	da03      	bge.n	800bd74 <_printf_i+0xd0>
 800bd6c:	232d      	movs	r3, #45	@ 0x2d
 800bd6e:	426d      	negs	r5, r5
 800bd70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd74:	4858      	ldr	r0, [pc, #352]	@ (800bed8 <_printf_i+0x234>)
 800bd76:	230a      	movs	r3, #10
 800bd78:	e011      	b.n	800bd9e <_printf_i+0xfa>
 800bd7a:	6821      	ldr	r1, [r4, #0]
 800bd7c:	6833      	ldr	r3, [r6, #0]
 800bd7e:	0608      	lsls	r0, r1, #24
 800bd80:	f853 5b04 	ldr.w	r5, [r3], #4
 800bd84:	d402      	bmi.n	800bd8c <_printf_i+0xe8>
 800bd86:	0649      	lsls	r1, r1, #25
 800bd88:	bf48      	it	mi
 800bd8a:	b2ad      	uxthmi	r5, r5
 800bd8c:	2f6f      	cmp	r7, #111	@ 0x6f
 800bd8e:	4852      	ldr	r0, [pc, #328]	@ (800bed8 <_printf_i+0x234>)
 800bd90:	6033      	str	r3, [r6, #0]
 800bd92:	bf14      	ite	ne
 800bd94:	230a      	movne	r3, #10
 800bd96:	2308      	moveq	r3, #8
 800bd98:	2100      	movs	r1, #0
 800bd9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bd9e:	6866      	ldr	r6, [r4, #4]
 800bda0:	60a6      	str	r6, [r4, #8]
 800bda2:	2e00      	cmp	r6, #0
 800bda4:	db05      	blt.n	800bdb2 <_printf_i+0x10e>
 800bda6:	6821      	ldr	r1, [r4, #0]
 800bda8:	432e      	orrs	r6, r5
 800bdaa:	f021 0104 	bic.w	r1, r1, #4
 800bdae:	6021      	str	r1, [r4, #0]
 800bdb0:	d04b      	beq.n	800be4a <_printf_i+0x1a6>
 800bdb2:	4616      	mov	r6, r2
 800bdb4:	fbb5 f1f3 	udiv	r1, r5, r3
 800bdb8:	fb03 5711 	mls	r7, r3, r1, r5
 800bdbc:	5dc7      	ldrb	r7, [r0, r7]
 800bdbe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bdc2:	462f      	mov	r7, r5
 800bdc4:	42bb      	cmp	r3, r7
 800bdc6:	460d      	mov	r5, r1
 800bdc8:	d9f4      	bls.n	800bdb4 <_printf_i+0x110>
 800bdca:	2b08      	cmp	r3, #8
 800bdcc:	d10b      	bne.n	800bde6 <_printf_i+0x142>
 800bdce:	6823      	ldr	r3, [r4, #0]
 800bdd0:	07df      	lsls	r7, r3, #31
 800bdd2:	d508      	bpl.n	800bde6 <_printf_i+0x142>
 800bdd4:	6923      	ldr	r3, [r4, #16]
 800bdd6:	6861      	ldr	r1, [r4, #4]
 800bdd8:	4299      	cmp	r1, r3
 800bdda:	bfde      	ittt	le
 800bddc:	2330      	movle	r3, #48	@ 0x30
 800bdde:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bde2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bde6:	1b92      	subs	r2, r2, r6
 800bde8:	6122      	str	r2, [r4, #16]
 800bdea:	f8cd a000 	str.w	sl, [sp]
 800bdee:	464b      	mov	r3, r9
 800bdf0:	aa03      	add	r2, sp, #12
 800bdf2:	4621      	mov	r1, r4
 800bdf4:	4640      	mov	r0, r8
 800bdf6:	f7ff fee7 	bl	800bbc8 <_printf_common>
 800bdfa:	3001      	adds	r0, #1
 800bdfc:	d14a      	bne.n	800be94 <_printf_i+0x1f0>
 800bdfe:	f04f 30ff 	mov.w	r0, #4294967295
 800be02:	b004      	add	sp, #16
 800be04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be08:	6823      	ldr	r3, [r4, #0]
 800be0a:	f043 0320 	orr.w	r3, r3, #32
 800be0e:	6023      	str	r3, [r4, #0]
 800be10:	4832      	ldr	r0, [pc, #200]	@ (800bedc <_printf_i+0x238>)
 800be12:	2778      	movs	r7, #120	@ 0x78
 800be14:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800be18:	6823      	ldr	r3, [r4, #0]
 800be1a:	6831      	ldr	r1, [r6, #0]
 800be1c:	061f      	lsls	r7, r3, #24
 800be1e:	f851 5b04 	ldr.w	r5, [r1], #4
 800be22:	d402      	bmi.n	800be2a <_printf_i+0x186>
 800be24:	065f      	lsls	r7, r3, #25
 800be26:	bf48      	it	mi
 800be28:	b2ad      	uxthmi	r5, r5
 800be2a:	6031      	str	r1, [r6, #0]
 800be2c:	07d9      	lsls	r1, r3, #31
 800be2e:	bf44      	itt	mi
 800be30:	f043 0320 	orrmi.w	r3, r3, #32
 800be34:	6023      	strmi	r3, [r4, #0]
 800be36:	b11d      	cbz	r5, 800be40 <_printf_i+0x19c>
 800be38:	2310      	movs	r3, #16
 800be3a:	e7ad      	b.n	800bd98 <_printf_i+0xf4>
 800be3c:	4826      	ldr	r0, [pc, #152]	@ (800bed8 <_printf_i+0x234>)
 800be3e:	e7e9      	b.n	800be14 <_printf_i+0x170>
 800be40:	6823      	ldr	r3, [r4, #0]
 800be42:	f023 0320 	bic.w	r3, r3, #32
 800be46:	6023      	str	r3, [r4, #0]
 800be48:	e7f6      	b.n	800be38 <_printf_i+0x194>
 800be4a:	4616      	mov	r6, r2
 800be4c:	e7bd      	b.n	800bdca <_printf_i+0x126>
 800be4e:	6833      	ldr	r3, [r6, #0]
 800be50:	6825      	ldr	r5, [r4, #0]
 800be52:	6961      	ldr	r1, [r4, #20]
 800be54:	1d18      	adds	r0, r3, #4
 800be56:	6030      	str	r0, [r6, #0]
 800be58:	062e      	lsls	r6, r5, #24
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	d501      	bpl.n	800be62 <_printf_i+0x1be>
 800be5e:	6019      	str	r1, [r3, #0]
 800be60:	e002      	b.n	800be68 <_printf_i+0x1c4>
 800be62:	0668      	lsls	r0, r5, #25
 800be64:	d5fb      	bpl.n	800be5e <_printf_i+0x1ba>
 800be66:	8019      	strh	r1, [r3, #0]
 800be68:	2300      	movs	r3, #0
 800be6a:	6123      	str	r3, [r4, #16]
 800be6c:	4616      	mov	r6, r2
 800be6e:	e7bc      	b.n	800bdea <_printf_i+0x146>
 800be70:	6833      	ldr	r3, [r6, #0]
 800be72:	1d1a      	adds	r2, r3, #4
 800be74:	6032      	str	r2, [r6, #0]
 800be76:	681e      	ldr	r6, [r3, #0]
 800be78:	6862      	ldr	r2, [r4, #4]
 800be7a:	2100      	movs	r1, #0
 800be7c:	4630      	mov	r0, r6
 800be7e:	f7f4 f9c7 	bl	8000210 <memchr>
 800be82:	b108      	cbz	r0, 800be88 <_printf_i+0x1e4>
 800be84:	1b80      	subs	r0, r0, r6
 800be86:	6060      	str	r0, [r4, #4]
 800be88:	6863      	ldr	r3, [r4, #4]
 800be8a:	6123      	str	r3, [r4, #16]
 800be8c:	2300      	movs	r3, #0
 800be8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be92:	e7aa      	b.n	800bdea <_printf_i+0x146>
 800be94:	6923      	ldr	r3, [r4, #16]
 800be96:	4632      	mov	r2, r6
 800be98:	4649      	mov	r1, r9
 800be9a:	4640      	mov	r0, r8
 800be9c:	47d0      	blx	sl
 800be9e:	3001      	adds	r0, #1
 800bea0:	d0ad      	beq.n	800bdfe <_printf_i+0x15a>
 800bea2:	6823      	ldr	r3, [r4, #0]
 800bea4:	079b      	lsls	r3, r3, #30
 800bea6:	d413      	bmi.n	800bed0 <_printf_i+0x22c>
 800bea8:	68e0      	ldr	r0, [r4, #12]
 800beaa:	9b03      	ldr	r3, [sp, #12]
 800beac:	4298      	cmp	r0, r3
 800beae:	bfb8      	it	lt
 800beb0:	4618      	movlt	r0, r3
 800beb2:	e7a6      	b.n	800be02 <_printf_i+0x15e>
 800beb4:	2301      	movs	r3, #1
 800beb6:	4632      	mov	r2, r6
 800beb8:	4649      	mov	r1, r9
 800beba:	4640      	mov	r0, r8
 800bebc:	47d0      	blx	sl
 800bebe:	3001      	adds	r0, #1
 800bec0:	d09d      	beq.n	800bdfe <_printf_i+0x15a>
 800bec2:	3501      	adds	r5, #1
 800bec4:	68e3      	ldr	r3, [r4, #12]
 800bec6:	9903      	ldr	r1, [sp, #12]
 800bec8:	1a5b      	subs	r3, r3, r1
 800beca:	42ab      	cmp	r3, r5
 800becc:	dcf2      	bgt.n	800beb4 <_printf_i+0x210>
 800bece:	e7eb      	b.n	800bea8 <_printf_i+0x204>
 800bed0:	2500      	movs	r5, #0
 800bed2:	f104 0619 	add.w	r6, r4, #25
 800bed6:	e7f5      	b.n	800bec4 <_printf_i+0x220>
 800bed8:	0800d298 	.word	0x0800d298
 800bedc:	0800d2a9 	.word	0x0800d2a9

0800bee0 <__sflush_r>:
 800bee0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bee8:	0716      	lsls	r6, r2, #28
 800beea:	4605      	mov	r5, r0
 800beec:	460c      	mov	r4, r1
 800beee:	d454      	bmi.n	800bf9a <__sflush_r+0xba>
 800bef0:	684b      	ldr	r3, [r1, #4]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	dc02      	bgt.n	800befc <__sflush_r+0x1c>
 800bef6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bef8:	2b00      	cmp	r3, #0
 800befa:	dd48      	ble.n	800bf8e <__sflush_r+0xae>
 800befc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800befe:	2e00      	cmp	r6, #0
 800bf00:	d045      	beq.n	800bf8e <__sflush_r+0xae>
 800bf02:	2300      	movs	r3, #0
 800bf04:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bf08:	682f      	ldr	r7, [r5, #0]
 800bf0a:	6a21      	ldr	r1, [r4, #32]
 800bf0c:	602b      	str	r3, [r5, #0]
 800bf0e:	d030      	beq.n	800bf72 <__sflush_r+0x92>
 800bf10:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bf12:	89a3      	ldrh	r3, [r4, #12]
 800bf14:	0759      	lsls	r1, r3, #29
 800bf16:	d505      	bpl.n	800bf24 <__sflush_r+0x44>
 800bf18:	6863      	ldr	r3, [r4, #4]
 800bf1a:	1ad2      	subs	r2, r2, r3
 800bf1c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bf1e:	b10b      	cbz	r3, 800bf24 <__sflush_r+0x44>
 800bf20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bf22:	1ad2      	subs	r2, r2, r3
 800bf24:	2300      	movs	r3, #0
 800bf26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bf28:	6a21      	ldr	r1, [r4, #32]
 800bf2a:	4628      	mov	r0, r5
 800bf2c:	47b0      	blx	r6
 800bf2e:	1c43      	adds	r3, r0, #1
 800bf30:	89a3      	ldrh	r3, [r4, #12]
 800bf32:	d106      	bne.n	800bf42 <__sflush_r+0x62>
 800bf34:	6829      	ldr	r1, [r5, #0]
 800bf36:	291d      	cmp	r1, #29
 800bf38:	d82b      	bhi.n	800bf92 <__sflush_r+0xb2>
 800bf3a:	4a2a      	ldr	r2, [pc, #168]	@ (800bfe4 <__sflush_r+0x104>)
 800bf3c:	40ca      	lsrs	r2, r1
 800bf3e:	07d6      	lsls	r6, r2, #31
 800bf40:	d527      	bpl.n	800bf92 <__sflush_r+0xb2>
 800bf42:	2200      	movs	r2, #0
 800bf44:	6062      	str	r2, [r4, #4]
 800bf46:	04d9      	lsls	r1, r3, #19
 800bf48:	6922      	ldr	r2, [r4, #16]
 800bf4a:	6022      	str	r2, [r4, #0]
 800bf4c:	d504      	bpl.n	800bf58 <__sflush_r+0x78>
 800bf4e:	1c42      	adds	r2, r0, #1
 800bf50:	d101      	bne.n	800bf56 <__sflush_r+0x76>
 800bf52:	682b      	ldr	r3, [r5, #0]
 800bf54:	b903      	cbnz	r3, 800bf58 <__sflush_r+0x78>
 800bf56:	6560      	str	r0, [r4, #84]	@ 0x54
 800bf58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bf5a:	602f      	str	r7, [r5, #0]
 800bf5c:	b1b9      	cbz	r1, 800bf8e <__sflush_r+0xae>
 800bf5e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bf62:	4299      	cmp	r1, r3
 800bf64:	d002      	beq.n	800bf6c <__sflush_r+0x8c>
 800bf66:	4628      	mov	r0, r5
 800bf68:	f7ff fbd6 	bl	800b718 <_free_r>
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	6363      	str	r3, [r4, #52]	@ 0x34
 800bf70:	e00d      	b.n	800bf8e <__sflush_r+0xae>
 800bf72:	2301      	movs	r3, #1
 800bf74:	4628      	mov	r0, r5
 800bf76:	47b0      	blx	r6
 800bf78:	4602      	mov	r2, r0
 800bf7a:	1c50      	adds	r0, r2, #1
 800bf7c:	d1c9      	bne.n	800bf12 <__sflush_r+0x32>
 800bf7e:	682b      	ldr	r3, [r5, #0]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d0c6      	beq.n	800bf12 <__sflush_r+0x32>
 800bf84:	2b1d      	cmp	r3, #29
 800bf86:	d001      	beq.n	800bf8c <__sflush_r+0xac>
 800bf88:	2b16      	cmp	r3, #22
 800bf8a:	d11e      	bne.n	800bfca <__sflush_r+0xea>
 800bf8c:	602f      	str	r7, [r5, #0]
 800bf8e:	2000      	movs	r0, #0
 800bf90:	e022      	b.n	800bfd8 <__sflush_r+0xf8>
 800bf92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf96:	b21b      	sxth	r3, r3
 800bf98:	e01b      	b.n	800bfd2 <__sflush_r+0xf2>
 800bf9a:	690f      	ldr	r7, [r1, #16]
 800bf9c:	2f00      	cmp	r7, #0
 800bf9e:	d0f6      	beq.n	800bf8e <__sflush_r+0xae>
 800bfa0:	0793      	lsls	r3, r2, #30
 800bfa2:	680e      	ldr	r6, [r1, #0]
 800bfa4:	bf08      	it	eq
 800bfa6:	694b      	ldreq	r3, [r1, #20]
 800bfa8:	600f      	str	r7, [r1, #0]
 800bfaa:	bf18      	it	ne
 800bfac:	2300      	movne	r3, #0
 800bfae:	eba6 0807 	sub.w	r8, r6, r7
 800bfb2:	608b      	str	r3, [r1, #8]
 800bfb4:	f1b8 0f00 	cmp.w	r8, #0
 800bfb8:	dde9      	ble.n	800bf8e <__sflush_r+0xae>
 800bfba:	6a21      	ldr	r1, [r4, #32]
 800bfbc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bfbe:	4643      	mov	r3, r8
 800bfc0:	463a      	mov	r2, r7
 800bfc2:	4628      	mov	r0, r5
 800bfc4:	47b0      	blx	r6
 800bfc6:	2800      	cmp	r0, #0
 800bfc8:	dc08      	bgt.n	800bfdc <__sflush_r+0xfc>
 800bfca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfd2:	81a3      	strh	r3, [r4, #12]
 800bfd4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfdc:	4407      	add	r7, r0
 800bfde:	eba8 0800 	sub.w	r8, r8, r0
 800bfe2:	e7e7      	b.n	800bfb4 <__sflush_r+0xd4>
 800bfe4:	20400001 	.word	0x20400001

0800bfe8 <_fflush_r>:
 800bfe8:	b538      	push	{r3, r4, r5, lr}
 800bfea:	690b      	ldr	r3, [r1, #16]
 800bfec:	4605      	mov	r5, r0
 800bfee:	460c      	mov	r4, r1
 800bff0:	b913      	cbnz	r3, 800bff8 <_fflush_r+0x10>
 800bff2:	2500      	movs	r5, #0
 800bff4:	4628      	mov	r0, r5
 800bff6:	bd38      	pop	{r3, r4, r5, pc}
 800bff8:	b118      	cbz	r0, 800c002 <_fflush_r+0x1a>
 800bffa:	6a03      	ldr	r3, [r0, #32]
 800bffc:	b90b      	cbnz	r3, 800c002 <_fflush_r+0x1a>
 800bffe:	f7ff fa11 	bl	800b424 <__sinit>
 800c002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d0f3      	beq.n	800bff2 <_fflush_r+0xa>
 800c00a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c00c:	07d0      	lsls	r0, r2, #31
 800c00e:	d404      	bmi.n	800c01a <_fflush_r+0x32>
 800c010:	0599      	lsls	r1, r3, #22
 800c012:	d402      	bmi.n	800c01a <_fflush_r+0x32>
 800c014:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c016:	f7ff fb50 	bl	800b6ba <__retarget_lock_acquire_recursive>
 800c01a:	4628      	mov	r0, r5
 800c01c:	4621      	mov	r1, r4
 800c01e:	f7ff ff5f 	bl	800bee0 <__sflush_r>
 800c022:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c024:	07da      	lsls	r2, r3, #31
 800c026:	4605      	mov	r5, r0
 800c028:	d4e4      	bmi.n	800bff4 <_fflush_r+0xc>
 800c02a:	89a3      	ldrh	r3, [r4, #12]
 800c02c:	059b      	lsls	r3, r3, #22
 800c02e:	d4e1      	bmi.n	800bff4 <_fflush_r+0xc>
 800c030:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c032:	f7ff fb43 	bl	800b6bc <__retarget_lock_release_recursive>
 800c036:	e7dd      	b.n	800bff4 <_fflush_r+0xc>

0800c038 <fiprintf>:
 800c038:	b40e      	push	{r1, r2, r3}
 800c03a:	b503      	push	{r0, r1, lr}
 800c03c:	4601      	mov	r1, r0
 800c03e:	ab03      	add	r3, sp, #12
 800c040:	4805      	ldr	r0, [pc, #20]	@ (800c058 <fiprintf+0x20>)
 800c042:	f853 2b04 	ldr.w	r2, [r3], #4
 800c046:	6800      	ldr	r0, [r0, #0]
 800c048:	9301      	str	r3, [sp, #4]
 800c04a:	f000 f88f 	bl	800c16c <_vfiprintf_r>
 800c04e:	b002      	add	sp, #8
 800c050:	f85d eb04 	ldr.w	lr, [sp], #4
 800c054:	b003      	add	sp, #12
 800c056:	4770      	bx	lr
 800c058:	20000020 	.word	0x20000020

0800c05c <memmove>:
 800c05c:	4288      	cmp	r0, r1
 800c05e:	b510      	push	{r4, lr}
 800c060:	eb01 0402 	add.w	r4, r1, r2
 800c064:	d902      	bls.n	800c06c <memmove+0x10>
 800c066:	4284      	cmp	r4, r0
 800c068:	4623      	mov	r3, r4
 800c06a:	d807      	bhi.n	800c07c <memmove+0x20>
 800c06c:	1e43      	subs	r3, r0, #1
 800c06e:	42a1      	cmp	r1, r4
 800c070:	d008      	beq.n	800c084 <memmove+0x28>
 800c072:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c076:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c07a:	e7f8      	b.n	800c06e <memmove+0x12>
 800c07c:	4402      	add	r2, r0
 800c07e:	4601      	mov	r1, r0
 800c080:	428a      	cmp	r2, r1
 800c082:	d100      	bne.n	800c086 <memmove+0x2a>
 800c084:	bd10      	pop	{r4, pc}
 800c086:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c08a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c08e:	e7f7      	b.n	800c080 <memmove+0x24>

0800c090 <_sbrk_r>:
 800c090:	b538      	push	{r3, r4, r5, lr}
 800c092:	4d06      	ldr	r5, [pc, #24]	@ (800c0ac <_sbrk_r+0x1c>)
 800c094:	2300      	movs	r3, #0
 800c096:	4604      	mov	r4, r0
 800c098:	4608      	mov	r0, r1
 800c09a:	602b      	str	r3, [r5, #0]
 800c09c:	f7f6 fb7e 	bl	800279c <_sbrk>
 800c0a0:	1c43      	adds	r3, r0, #1
 800c0a2:	d102      	bne.n	800c0aa <_sbrk_r+0x1a>
 800c0a4:	682b      	ldr	r3, [r5, #0]
 800c0a6:	b103      	cbz	r3, 800c0aa <_sbrk_r+0x1a>
 800c0a8:	6023      	str	r3, [r4, #0]
 800c0aa:	bd38      	pop	{r3, r4, r5, pc}
 800c0ac:	2000313c 	.word	0x2000313c

0800c0b0 <abort>:
 800c0b0:	b508      	push	{r3, lr}
 800c0b2:	2006      	movs	r0, #6
 800c0b4:	f000 fa2e 	bl	800c514 <raise>
 800c0b8:	2001      	movs	r0, #1
 800c0ba:	f7f6 faf7 	bl	80026ac <_exit>

0800c0be <_realloc_r>:
 800c0be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0c2:	4607      	mov	r7, r0
 800c0c4:	4614      	mov	r4, r2
 800c0c6:	460d      	mov	r5, r1
 800c0c8:	b921      	cbnz	r1, 800c0d4 <_realloc_r+0x16>
 800c0ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c0ce:	4611      	mov	r1, r2
 800c0d0:	f7ff bb96 	b.w	800b800 <_malloc_r>
 800c0d4:	b92a      	cbnz	r2, 800c0e2 <_realloc_r+0x24>
 800c0d6:	f7ff fb1f 	bl	800b718 <_free_r>
 800c0da:	4625      	mov	r5, r4
 800c0dc:	4628      	mov	r0, r5
 800c0de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0e2:	f000 fa33 	bl	800c54c <_malloc_usable_size_r>
 800c0e6:	4284      	cmp	r4, r0
 800c0e8:	4606      	mov	r6, r0
 800c0ea:	d802      	bhi.n	800c0f2 <_realloc_r+0x34>
 800c0ec:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c0f0:	d8f4      	bhi.n	800c0dc <_realloc_r+0x1e>
 800c0f2:	4621      	mov	r1, r4
 800c0f4:	4638      	mov	r0, r7
 800c0f6:	f7ff fb83 	bl	800b800 <_malloc_r>
 800c0fa:	4680      	mov	r8, r0
 800c0fc:	b908      	cbnz	r0, 800c102 <_realloc_r+0x44>
 800c0fe:	4645      	mov	r5, r8
 800c100:	e7ec      	b.n	800c0dc <_realloc_r+0x1e>
 800c102:	42b4      	cmp	r4, r6
 800c104:	4622      	mov	r2, r4
 800c106:	4629      	mov	r1, r5
 800c108:	bf28      	it	cs
 800c10a:	4632      	movcs	r2, r6
 800c10c:	f7ff fad7 	bl	800b6be <memcpy>
 800c110:	4629      	mov	r1, r5
 800c112:	4638      	mov	r0, r7
 800c114:	f7ff fb00 	bl	800b718 <_free_r>
 800c118:	e7f1      	b.n	800c0fe <_realloc_r+0x40>

0800c11a <__sfputc_r>:
 800c11a:	6893      	ldr	r3, [r2, #8]
 800c11c:	3b01      	subs	r3, #1
 800c11e:	2b00      	cmp	r3, #0
 800c120:	b410      	push	{r4}
 800c122:	6093      	str	r3, [r2, #8]
 800c124:	da08      	bge.n	800c138 <__sfputc_r+0x1e>
 800c126:	6994      	ldr	r4, [r2, #24]
 800c128:	42a3      	cmp	r3, r4
 800c12a:	db01      	blt.n	800c130 <__sfputc_r+0x16>
 800c12c:	290a      	cmp	r1, #10
 800c12e:	d103      	bne.n	800c138 <__sfputc_r+0x1e>
 800c130:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c134:	f000 b932 	b.w	800c39c <__swbuf_r>
 800c138:	6813      	ldr	r3, [r2, #0]
 800c13a:	1c58      	adds	r0, r3, #1
 800c13c:	6010      	str	r0, [r2, #0]
 800c13e:	7019      	strb	r1, [r3, #0]
 800c140:	4608      	mov	r0, r1
 800c142:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c146:	4770      	bx	lr

0800c148 <__sfputs_r>:
 800c148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c14a:	4606      	mov	r6, r0
 800c14c:	460f      	mov	r7, r1
 800c14e:	4614      	mov	r4, r2
 800c150:	18d5      	adds	r5, r2, r3
 800c152:	42ac      	cmp	r4, r5
 800c154:	d101      	bne.n	800c15a <__sfputs_r+0x12>
 800c156:	2000      	movs	r0, #0
 800c158:	e007      	b.n	800c16a <__sfputs_r+0x22>
 800c15a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c15e:	463a      	mov	r2, r7
 800c160:	4630      	mov	r0, r6
 800c162:	f7ff ffda 	bl	800c11a <__sfputc_r>
 800c166:	1c43      	adds	r3, r0, #1
 800c168:	d1f3      	bne.n	800c152 <__sfputs_r+0xa>
 800c16a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c16c <_vfiprintf_r>:
 800c16c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c170:	460d      	mov	r5, r1
 800c172:	b09d      	sub	sp, #116	@ 0x74
 800c174:	4614      	mov	r4, r2
 800c176:	4698      	mov	r8, r3
 800c178:	4606      	mov	r6, r0
 800c17a:	b118      	cbz	r0, 800c184 <_vfiprintf_r+0x18>
 800c17c:	6a03      	ldr	r3, [r0, #32]
 800c17e:	b90b      	cbnz	r3, 800c184 <_vfiprintf_r+0x18>
 800c180:	f7ff f950 	bl	800b424 <__sinit>
 800c184:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c186:	07d9      	lsls	r1, r3, #31
 800c188:	d405      	bmi.n	800c196 <_vfiprintf_r+0x2a>
 800c18a:	89ab      	ldrh	r3, [r5, #12]
 800c18c:	059a      	lsls	r2, r3, #22
 800c18e:	d402      	bmi.n	800c196 <_vfiprintf_r+0x2a>
 800c190:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c192:	f7ff fa92 	bl	800b6ba <__retarget_lock_acquire_recursive>
 800c196:	89ab      	ldrh	r3, [r5, #12]
 800c198:	071b      	lsls	r3, r3, #28
 800c19a:	d501      	bpl.n	800c1a0 <_vfiprintf_r+0x34>
 800c19c:	692b      	ldr	r3, [r5, #16]
 800c19e:	b99b      	cbnz	r3, 800c1c8 <_vfiprintf_r+0x5c>
 800c1a0:	4629      	mov	r1, r5
 800c1a2:	4630      	mov	r0, r6
 800c1a4:	f000 f938 	bl	800c418 <__swsetup_r>
 800c1a8:	b170      	cbz	r0, 800c1c8 <_vfiprintf_r+0x5c>
 800c1aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1ac:	07dc      	lsls	r4, r3, #31
 800c1ae:	d504      	bpl.n	800c1ba <_vfiprintf_r+0x4e>
 800c1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800c1b4:	b01d      	add	sp, #116	@ 0x74
 800c1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1ba:	89ab      	ldrh	r3, [r5, #12]
 800c1bc:	0598      	lsls	r0, r3, #22
 800c1be:	d4f7      	bmi.n	800c1b0 <_vfiprintf_r+0x44>
 800c1c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1c2:	f7ff fa7b 	bl	800b6bc <__retarget_lock_release_recursive>
 800c1c6:	e7f3      	b.n	800c1b0 <_vfiprintf_r+0x44>
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1cc:	2320      	movs	r3, #32
 800c1ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c1d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1d6:	2330      	movs	r3, #48	@ 0x30
 800c1d8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c388 <_vfiprintf_r+0x21c>
 800c1dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c1e0:	f04f 0901 	mov.w	r9, #1
 800c1e4:	4623      	mov	r3, r4
 800c1e6:	469a      	mov	sl, r3
 800c1e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1ec:	b10a      	cbz	r2, 800c1f2 <_vfiprintf_r+0x86>
 800c1ee:	2a25      	cmp	r2, #37	@ 0x25
 800c1f0:	d1f9      	bne.n	800c1e6 <_vfiprintf_r+0x7a>
 800c1f2:	ebba 0b04 	subs.w	fp, sl, r4
 800c1f6:	d00b      	beq.n	800c210 <_vfiprintf_r+0xa4>
 800c1f8:	465b      	mov	r3, fp
 800c1fa:	4622      	mov	r2, r4
 800c1fc:	4629      	mov	r1, r5
 800c1fe:	4630      	mov	r0, r6
 800c200:	f7ff ffa2 	bl	800c148 <__sfputs_r>
 800c204:	3001      	adds	r0, #1
 800c206:	f000 80a7 	beq.w	800c358 <_vfiprintf_r+0x1ec>
 800c20a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c20c:	445a      	add	r2, fp
 800c20e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c210:	f89a 3000 	ldrb.w	r3, [sl]
 800c214:	2b00      	cmp	r3, #0
 800c216:	f000 809f 	beq.w	800c358 <_vfiprintf_r+0x1ec>
 800c21a:	2300      	movs	r3, #0
 800c21c:	f04f 32ff 	mov.w	r2, #4294967295
 800c220:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c224:	f10a 0a01 	add.w	sl, sl, #1
 800c228:	9304      	str	r3, [sp, #16]
 800c22a:	9307      	str	r3, [sp, #28]
 800c22c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c230:	931a      	str	r3, [sp, #104]	@ 0x68
 800c232:	4654      	mov	r4, sl
 800c234:	2205      	movs	r2, #5
 800c236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c23a:	4853      	ldr	r0, [pc, #332]	@ (800c388 <_vfiprintf_r+0x21c>)
 800c23c:	f7f3 ffe8 	bl	8000210 <memchr>
 800c240:	9a04      	ldr	r2, [sp, #16]
 800c242:	b9d8      	cbnz	r0, 800c27c <_vfiprintf_r+0x110>
 800c244:	06d1      	lsls	r1, r2, #27
 800c246:	bf44      	itt	mi
 800c248:	2320      	movmi	r3, #32
 800c24a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c24e:	0713      	lsls	r3, r2, #28
 800c250:	bf44      	itt	mi
 800c252:	232b      	movmi	r3, #43	@ 0x2b
 800c254:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c258:	f89a 3000 	ldrb.w	r3, [sl]
 800c25c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c25e:	d015      	beq.n	800c28c <_vfiprintf_r+0x120>
 800c260:	9a07      	ldr	r2, [sp, #28]
 800c262:	4654      	mov	r4, sl
 800c264:	2000      	movs	r0, #0
 800c266:	f04f 0c0a 	mov.w	ip, #10
 800c26a:	4621      	mov	r1, r4
 800c26c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c270:	3b30      	subs	r3, #48	@ 0x30
 800c272:	2b09      	cmp	r3, #9
 800c274:	d94b      	bls.n	800c30e <_vfiprintf_r+0x1a2>
 800c276:	b1b0      	cbz	r0, 800c2a6 <_vfiprintf_r+0x13a>
 800c278:	9207      	str	r2, [sp, #28]
 800c27a:	e014      	b.n	800c2a6 <_vfiprintf_r+0x13a>
 800c27c:	eba0 0308 	sub.w	r3, r0, r8
 800c280:	fa09 f303 	lsl.w	r3, r9, r3
 800c284:	4313      	orrs	r3, r2
 800c286:	9304      	str	r3, [sp, #16]
 800c288:	46a2      	mov	sl, r4
 800c28a:	e7d2      	b.n	800c232 <_vfiprintf_r+0xc6>
 800c28c:	9b03      	ldr	r3, [sp, #12]
 800c28e:	1d19      	adds	r1, r3, #4
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	9103      	str	r1, [sp, #12]
 800c294:	2b00      	cmp	r3, #0
 800c296:	bfbb      	ittet	lt
 800c298:	425b      	neglt	r3, r3
 800c29a:	f042 0202 	orrlt.w	r2, r2, #2
 800c29e:	9307      	strge	r3, [sp, #28]
 800c2a0:	9307      	strlt	r3, [sp, #28]
 800c2a2:	bfb8      	it	lt
 800c2a4:	9204      	strlt	r2, [sp, #16]
 800c2a6:	7823      	ldrb	r3, [r4, #0]
 800c2a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800c2aa:	d10a      	bne.n	800c2c2 <_vfiprintf_r+0x156>
 800c2ac:	7863      	ldrb	r3, [r4, #1]
 800c2ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2b0:	d132      	bne.n	800c318 <_vfiprintf_r+0x1ac>
 800c2b2:	9b03      	ldr	r3, [sp, #12]
 800c2b4:	1d1a      	adds	r2, r3, #4
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	9203      	str	r2, [sp, #12]
 800c2ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c2be:	3402      	adds	r4, #2
 800c2c0:	9305      	str	r3, [sp, #20]
 800c2c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c398 <_vfiprintf_r+0x22c>
 800c2c6:	7821      	ldrb	r1, [r4, #0]
 800c2c8:	2203      	movs	r2, #3
 800c2ca:	4650      	mov	r0, sl
 800c2cc:	f7f3 ffa0 	bl	8000210 <memchr>
 800c2d0:	b138      	cbz	r0, 800c2e2 <_vfiprintf_r+0x176>
 800c2d2:	9b04      	ldr	r3, [sp, #16]
 800c2d4:	eba0 000a 	sub.w	r0, r0, sl
 800c2d8:	2240      	movs	r2, #64	@ 0x40
 800c2da:	4082      	lsls	r2, r0
 800c2dc:	4313      	orrs	r3, r2
 800c2de:	3401      	adds	r4, #1
 800c2e0:	9304      	str	r3, [sp, #16]
 800c2e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2e6:	4829      	ldr	r0, [pc, #164]	@ (800c38c <_vfiprintf_r+0x220>)
 800c2e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c2ec:	2206      	movs	r2, #6
 800c2ee:	f7f3 ff8f 	bl	8000210 <memchr>
 800c2f2:	2800      	cmp	r0, #0
 800c2f4:	d03f      	beq.n	800c376 <_vfiprintf_r+0x20a>
 800c2f6:	4b26      	ldr	r3, [pc, #152]	@ (800c390 <_vfiprintf_r+0x224>)
 800c2f8:	bb1b      	cbnz	r3, 800c342 <_vfiprintf_r+0x1d6>
 800c2fa:	9b03      	ldr	r3, [sp, #12]
 800c2fc:	3307      	adds	r3, #7
 800c2fe:	f023 0307 	bic.w	r3, r3, #7
 800c302:	3308      	adds	r3, #8
 800c304:	9303      	str	r3, [sp, #12]
 800c306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c308:	443b      	add	r3, r7
 800c30a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c30c:	e76a      	b.n	800c1e4 <_vfiprintf_r+0x78>
 800c30e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c312:	460c      	mov	r4, r1
 800c314:	2001      	movs	r0, #1
 800c316:	e7a8      	b.n	800c26a <_vfiprintf_r+0xfe>
 800c318:	2300      	movs	r3, #0
 800c31a:	3401      	adds	r4, #1
 800c31c:	9305      	str	r3, [sp, #20]
 800c31e:	4619      	mov	r1, r3
 800c320:	f04f 0c0a 	mov.w	ip, #10
 800c324:	4620      	mov	r0, r4
 800c326:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c32a:	3a30      	subs	r2, #48	@ 0x30
 800c32c:	2a09      	cmp	r2, #9
 800c32e:	d903      	bls.n	800c338 <_vfiprintf_r+0x1cc>
 800c330:	2b00      	cmp	r3, #0
 800c332:	d0c6      	beq.n	800c2c2 <_vfiprintf_r+0x156>
 800c334:	9105      	str	r1, [sp, #20]
 800c336:	e7c4      	b.n	800c2c2 <_vfiprintf_r+0x156>
 800c338:	fb0c 2101 	mla	r1, ip, r1, r2
 800c33c:	4604      	mov	r4, r0
 800c33e:	2301      	movs	r3, #1
 800c340:	e7f0      	b.n	800c324 <_vfiprintf_r+0x1b8>
 800c342:	ab03      	add	r3, sp, #12
 800c344:	9300      	str	r3, [sp, #0]
 800c346:	462a      	mov	r2, r5
 800c348:	4b12      	ldr	r3, [pc, #72]	@ (800c394 <_vfiprintf_r+0x228>)
 800c34a:	a904      	add	r1, sp, #16
 800c34c:	4630      	mov	r0, r6
 800c34e:	f3af 8000 	nop.w
 800c352:	4607      	mov	r7, r0
 800c354:	1c78      	adds	r0, r7, #1
 800c356:	d1d6      	bne.n	800c306 <_vfiprintf_r+0x19a>
 800c358:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c35a:	07d9      	lsls	r1, r3, #31
 800c35c:	d405      	bmi.n	800c36a <_vfiprintf_r+0x1fe>
 800c35e:	89ab      	ldrh	r3, [r5, #12]
 800c360:	059a      	lsls	r2, r3, #22
 800c362:	d402      	bmi.n	800c36a <_vfiprintf_r+0x1fe>
 800c364:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c366:	f7ff f9a9 	bl	800b6bc <__retarget_lock_release_recursive>
 800c36a:	89ab      	ldrh	r3, [r5, #12]
 800c36c:	065b      	lsls	r3, r3, #25
 800c36e:	f53f af1f 	bmi.w	800c1b0 <_vfiprintf_r+0x44>
 800c372:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c374:	e71e      	b.n	800c1b4 <_vfiprintf_r+0x48>
 800c376:	ab03      	add	r3, sp, #12
 800c378:	9300      	str	r3, [sp, #0]
 800c37a:	462a      	mov	r2, r5
 800c37c:	4b05      	ldr	r3, [pc, #20]	@ (800c394 <_vfiprintf_r+0x228>)
 800c37e:	a904      	add	r1, sp, #16
 800c380:	4630      	mov	r0, r6
 800c382:	f7ff fc8f 	bl	800bca4 <_printf_i>
 800c386:	e7e4      	b.n	800c352 <_vfiprintf_r+0x1e6>
 800c388:	0800d287 	.word	0x0800d287
 800c38c:	0800d291 	.word	0x0800d291
 800c390:	00000000 	.word	0x00000000
 800c394:	0800c149 	.word	0x0800c149
 800c398:	0800d28d 	.word	0x0800d28d

0800c39c <__swbuf_r>:
 800c39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c39e:	460e      	mov	r6, r1
 800c3a0:	4614      	mov	r4, r2
 800c3a2:	4605      	mov	r5, r0
 800c3a4:	b118      	cbz	r0, 800c3ae <__swbuf_r+0x12>
 800c3a6:	6a03      	ldr	r3, [r0, #32]
 800c3a8:	b90b      	cbnz	r3, 800c3ae <__swbuf_r+0x12>
 800c3aa:	f7ff f83b 	bl	800b424 <__sinit>
 800c3ae:	69a3      	ldr	r3, [r4, #24]
 800c3b0:	60a3      	str	r3, [r4, #8]
 800c3b2:	89a3      	ldrh	r3, [r4, #12]
 800c3b4:	071a      	lsls	r2, r3, #28
 800c3b6:	d501      	bpl.n	800c3bc <__swbuf_r+0x20>
 800c3b8:	6923      	ldr	r3, [r4, #16]
 800c3ba:	b943      	cbnz	r3, 800c3ce <__swbuf_r+0x32>
 800c3bc:	4621      	mov	r1, r4
 800c3be:	4628      	mov	r0, r5
 800c3c0:	f000 f82a 	bl	800c418 <__swsetup_r>
 800c3c4:	b118      	cbz	r0, 800c3ce <__swbuf_r+0x32>
 800c3c6:	f04f 37ff 	mov.w	r7, #4294967295
 800c3ca:	4638      	mov	r0, r7
 800c3cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3ce:	6823      	ldr	r3, [r4, #0]
 800c3d0:	6922      	ldr	r2, [r4, #16]
 800c3d2:	1a98      	subs	r0, r3, r2
 800c3d4:	6963      	ldr	r3, [r4, #20]
 800c3d6:	b2f6      	uxtb	r6, r6
 800c3d8:	4283      	cmp	r3, r0
 800c3da:	4637      	mov	r7, r6
 800c3dc:	dc05      	bgt.n	800c3ea <__swbuf_r+0x4e>
 800c3de:	4621      	mov	r1, r4
 800c3e0:	4628      	mov	r0, r5
 800c3e2:	f7ff fe01 	bl	800bfe8 <_fflush_r>
 800c3e6:	2800      	cmp	r0, #0
 800c3e8:	d1ed      	bne.n	800c3c6 <__swbuf_r+0x2a>
 800c3ea:	68a3      	ldr	r3, [r4, #8]
 800c3ec:	3b01      	subs	r3, #1
 800c3ee:	60a3      	str	r3, [r4, #8]
 800c3f0:	6823      	ldr	r3, [r4, #0]
 800c3f2:	1c5a      	adds	r2, r3, #1
 800c3f4:	6022      	str	r2, [r4, #0]
 800c3f6:	701e      	strb	r6, [r3, #0]
 800c3f8:	6962      	ldr	r2, [r4, #20]
 800c3fa:	1c43      	adds	r3, r0, #1
 800c3fc:	429a      	cmp	r2, r3
 800c3fe:	d004      	beq.n	800c40a <__swbuf_r+0x6e>
 800c400:	89a3      	ldrh	r3, [r4, #12]
 800c402:	07db      	lsls	r3, r3, #31
 800c404:	d5e1      	bpl.n	800c3ca <__swbuf_r+0x2e>
 800c406:	2e0a      	cmp	r6, #10
 800c408:	d1df      	bne.n	800c3ca <__swbuf_r+0x2e>
 800c40a:	4621      	mov	r1, r4
 800c40c:	4628      	mov	r0, r5
 800c40e:	f7ff fdeb 	bl	800bfe8 <_fflush_r>
 800c412:	2800      	cmp	r0, #0
 800c414:	d0d9      	beq.n	800c3ca <__swbuf_r+0x2e>
 800c416:	e7d6      	b.n	800c3c6 <__swbuf_r+0x2a>

0800c418 <__swsetup_r>:
 800c418:	b538      	push	{r3, r4, r5, lr}
 800c41a:	4b29      	ldr	r3, [pc, #164]	@ (800c4c0 <__swsetup_r+0xa8>)
 800c41c:	4605      	mov	r5, r0
 800c41e:	6818      	ldr	r0, [r3, #0]
 800c420:	460c      	mov	r4, r1
 800c422:	b118      	cbz	r0, 800c42c <__swsetup_r+0x14>
 800c424:	6a03      	ldr	r3, [r0, #32]
 800c426:	b90b      	cbnz	r3, 800c42c <__swsetup_r+0x14>
 800c428:	f7fe fffc 	bl	800b424 <__sinit>
 800c42c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c430:	0719      	lsls	r1, r3, #28
 800c432:	d422      	bmi.n	800c47a <__swsetup_r+0x62>
 800c434:	06da      	lsls	r2, r3, #27
 800c436:	d407      	bmi.n	800c448 <__swsetup_r+0x30>
 800c438:	2209      	movs	r2, #9
 800c43a:	602a      	str	r2, [r5, #0]
 800c43c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c440:	81a3      	strh	r3, [r4, #12]
 800c442:	f04f 30ff 	mov.w	r0, #4294967295
 800c446:	e033      	b.n	800c4b0 <__swsetup_r+0x98>
 800c448:	0758      	lsls	r0, r3, #29
 800c44a:	d512      	bpl.n	800c472 <__swsetup_r+0x5a>
 800c44c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c44e:	b141      	cbz	r1, 800c462 <__swsetup_r+0x4a>
 800c450:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c454:	4299      	cmp	r1, r3
 800c456:	d002      	beq.n	800c45e <__swsetup_r+0x46>
 800c458:	4628      	mov	r0, r5
 800c45a:	f7ff f95d 	bl	800b718 <_free_r>
 800c45e:	2300      	movs	r3, #0
 800c460:	6363      	str	r3, [r4, #52]	@ 0x34
 800c462:	89a3      	ldrh	r3, [r4, #12]
 800c464:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c468:	81a3      	strh	r3, [r4, #12]
 800c46a:	2300      	movs	r3, #0
 800c46c:	6063      	str	r3, [r4, #4]
 800c46e:	6923      	ldr	r3, [r4, #16]
 800c470:	6023      	str	r3, [r4, #0]
 800c472:	89a3      	ldrh	r3, [r4, #12]
 800c474:	f043 0308 	orr.w	r3, r3, #8
 800c478:	81a3      	strh	r3, [r4, #12]
 800c47a:	6923      	ldr	r3, [r4, #16]
 800c47c:	b94b      	cbnz	r3, 800c492 <__swsetup_r+0x7a>
 800c47e:	89a3      	ldrh	r3, [r4, #12]
 800c480:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c488:	d003      	beq.n	800c492 <__swsetup_r+0x7a>
 800c48a:	4621      	mov	r1, r4
 800c48c:	4628      	mov	r0, r5
 800c48e:	f000 f88b 	bl	800c5a8 <__smakebuf_r>
 800c492:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c496:	f013 0201 	ands.w	r2, r3, #1
 800c49a:	d00a      	beq.n	800c4b2 <__swsetup_r+0x9a>
 800c49c:	2200      	movs	r2, #0
 800c49e:	60a2      	str	r2, [r4, #8]
 800c4a0:	6962      	ldr	r2, [r4, #20]
 800c4a2:	4252      	negs	r2, r2
 800c4a4:	61a2      	str	r2, [r4, #24]
 800c4a6:	6922      	ldr	r2, [r4, #16]
 800c4a8:	b942      	cbnz	r2, 800c4bc <__swsetup_r+0xa4>
 800c4aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c4ae:	d1c5      	bne.n	800c43c <__swsetup_r+0x24>
 800c4b0:	bd38      	pop	{r3, r4, r5, pc}
 800c4b2:	0799      	lsls	r1, r3, #30
 800c4b4:	bf58      	it	pl
 800c4b6:	6962      	ldrpl	r2, [r4, #20]
 800c4b8:	60a2      	str	r2, [r4, #8]
 800c4ba:	e7f4      	b.n	800c4a6 <__swsetup_r+0x8e>
 800c4bc:	2000      	movs	r0, #0
 800c4be:	e7f7      	b.n	800c4b0 <__swsetup_r+0x98>
 800c4c0:	20000020 	.word	0x20000020

0800c4c4 <_raise_r>:
 800c4c4:	291f      	cmp	r1, #31
 800c4c6:	b538      	push	{r3, r4, r5, lr}
 800c4c8:	4605      	mov	r5, r0
 800c4ca:	460c      	mov	r4, r1
 800c4cc:	d904      	bls.n	800c4d8 <_raise_r+0x14>
 800c4ce:	2316      	movs	r3, #22
 800c4d0:	6003      	str	r3, [r0, #0]
 800c4d2:	f04f 30ff 	mov.w	r0, #4294967295
 800c4d6:	bd38      	pop	{r3, r4, r5, pc}
 800c4d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c4da:	b112      	cbz	r2, 800c4e2 <_raise_r+0x1e>
 800c4dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c4e0:	b94b      	cbnz	r3, 800c4f6 <_raise_r+0x32>
 800c4e2:	4628      	mov	r0, r5
 800c4e4:	f000 f830 	bl	800c548 <_getpid_r>
 800c4e8:	4622      	mov	r2, r4
 800c4ea:	4601      	mov	r1, r0
 800c4ec:	4628      	mov	r0, r5
 800c4ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4f2:	f000 b817 	b.w	800c524 <_kill_r>
 800c4f6:	2b01      	cmp	r3, #1
 800c4f8:	d00a      	beq.n	800c510 <_raise_r+0x4c>
 800c4fa:	1c59      	adds	r1, r3, #1
 800c4fc:	d103      	bne.n	800c506 <_raise_r+0x42>
 800c4fe:	2316      	movs	r3, #22
 800c500:	6003      	str	r3, [r0, #0]
 800c502:	2001      	movs	r0, #1
 800c504:	e7e7      	b.n	800c4d6 <_raise_r+0x12>
 800c506:	2100      	movs	r1, #0
 800c508:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c50c:	4620      	mov	r0, r4
 800c50e:	4798      	blx	r3
 800c510:	2000      	movs	r0, #0
 800c512:	e7e0      	b.n	800c4d6 <_raise_r+0x12>

0800c514 <raise>:
 800c514:	4b02      	ldr	r3, [pc, #8]	@ (800c520 <raise+0xc>)
 800c516:	4601      	mov	r1, r0
 800c518:	6818      	ldr	r0, [r3, #0]
 800c51a:	f7ff bfd3 	b.w	800c4c4 <_raise_r>
 800c51e:	bf00      	nop
 800c520:	20000020 	.word	0x20000020

0800c524 <_kill_r>:
 800c524:	b538      	push	{r3, r4, r5, lr}
 800c526:	4d07      	ldr	r5, [pc, #28]	@ (800c544 <_kill_r+0x20>)
 800c528:	2300      	movs	r3, #0
 800c52a:	4604      	mov	r4, r0
 800c52c:	4608      	mov	r0, r1
 800c52e:	4611      	mov	r1, r2
 800c530:	602b      	str	r3, [r5, #0]
 800c532:	f7f6 f8ab 	bl	800268c <_kill>
 800c536:	1c43      	adds	r3, r0, #1
 800c538:	d102      	bne.n	800c540 <_kill_r+0x1c>
 800c53a:	682b      	ldr	r3, [r5, #0]
 800c53c:	b103      	cbz	r3, 800c540 <_kill_r+0x1c>
 800c53e:	6023      	str	r3, [r4, #0]
 800c540:	bd38      	pop	{r3, r4, r5, pc}
 800c542:	bf00      	nop
 800c544:	2000313c 	.word	0x2000313c

0800c548 <_getpid_r>:
 800c548:	f7f6 b898 	b.w	800267c <_getpid>

0800c54c <_malloc_usable_size_r>:
 800c54c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c550:	1f18      	subs	r0, r3, #4
 800c552:	2b00      	cmp	r3, #0
 800c554:	bfbc      	itt	lt
 800c556:	580b      	ldrlt	r3, [r1, r0]
 800c558:	18c0      	addlt	r0, r0, r3
 800c55a:	4770      	bx	lr

0800c55c <__swhatbuf_r>:
 800c55c:	b570      	push	{r4, r5, r6, lr}
 800c55e:	460c      	mov	r4, r1
 800c560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c564:	2900      	cmp	r1, #0
 800c566:	b096      	sub	sp, #88	@ 0x58
 800c568:	4615      	mov	r5, r2
 800c56a:	461e      	mov	r6, r3
 800c56c:	da0d      	bge.n	800c58a <__swhatbuf_r+0x2e>
 800c56e:	89a3      	ldrh	r3, [r4, #12]
 800c570:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c574:	f04f 0100 	mov.w	r1, #0
 800c578:	bf14      	ite	ne
 800c57a:	2340      	movne	r3, #64	@ 0x40
 800c57c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c580:	2000      	movs	r0, #0
 800c582:	6031      	str	r1, [r6, #0]
 800c584:	602b      	str	r3, [r5, #0]
 800c586:	b016      	add	sp, #88	@ 0x58
 800c588:	bd70      	pop	{r4, r5, r6, pc}
 800c58a:	466a      	mov	r2, sp
 800c58c:	f000 f848 	bl	800c620 <_fstat_r>
 800c590:	2800      	cmp	r0, #0
 800c592:	dbec      	blt.n	800c56e <__swhatbuf_r+0x12>
 800c594:	9901      	ldr	r1, [sp, #4]
 800c596:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c59a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c59e:	4259      	negs	r1, r3
 800c5a0:	4159      	adcs	r1, r3
 800c5a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c5a6:	e7eb      	b.n	800c580 <__swhatbuf_r+0x24>

0800c5a8 <__smakebuf_r>:
 800c5a8:	898b      	ldrh	r3, [r1, #12]
 800c5aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5ac:	079d      	lsls	r5, r3, #30
 800c5ae:	4606      	mov	r6, r0
 800c5b0:	460c      	mov	r4, r1
 800c5b2:	d507      	bpl.n	800c5c4 <__smakebuf_r+0x1c>
 800c5b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c5b8:	6023      	str	r3, [r4, #0]
 800c5ba:	6123      	str	r3, [r4, #16]
 800c5bc:	2301      	movs	r3, #1
 800c5be:	6163      	str	r3, [r4, #20]
 800c5c0:	b003      	add	sp, #12
 800c5c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5c4:	ab01      	add	r3, sp, #4
 800c5c6:	466a      	mov	r2, sp
 800c5c8:	f7ff ffc8 	bl	800c55c <__swhatbuf_r>
 800c5cc:	9f00      	ldr	r7, [sp, #0]
 800c5ce:	4605      	mov	r5, r0
 800c5d0:	4639      	mov	r1, r7
 800c5d2:	4630      	mov	r0, r6
 800c5d4:	f7ff f914 	bl	800b800 <_malloc_r>
 800c5d8:	b948      	cbnz	r0, 800c5ee <__smakebuf_r+0x46>
 800c5da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5de:	059a      	lsls	r2, r3, #22
 800c5e0:	d4ee      	bmi.n	800c5c0 <__smakebuf_r+0x18>
 800c5e2:	f023 0303 	bic.w	r3, r3, #3
 800c5e6:	f043 0302 	orr.w	r3, r3, #2
 800c5ea:	81a3      	strh	r3, [r4, #12]
 800c5ec:	e7e2      	b.n	800c5b4 <__smakebuf_r+0xc>
 800c5ee:	89a3      	ldrh	r3, [r4, #12]
 800c5f0:	6020      	str	r0, [r4, #0]
 800c5f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5f6:	81a3      	strh	r3, [r4, #12]
 800c5f8:	9b01      	ldr	r3, [sp, #4]
 800c5fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c5fe:	b15b      	cbz	r3, 800c618 <__smakebuf_r+0x70>
 800c600:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c604:	4630      	mov	r0, r6
 800c606:	f000 f81d 	bl	800c644 <_isatty_r>
 800c60a:	b128      	cbz	r0, 800c618 <__smakebuf_r+0x70>
 800c60c:	89a3      	ldrh	r3, [r4, #12]
 800c60e:	f023 0303 	bic.w	r3, r3, #3
 800c612:	f043 0301 	orr.w	r3, r3, #1
 800c616:	81a3      	strh	r3, [r4, #12]
 800c618:	89a3      	ldrh	r3, [r4, #12]
 800c61a:	431d      	orrs	r5, r3
 800c61c:	81a5      	strh	r5, [r4, #12]
 800c61e:	e7cf      	b.n	800c5c0 <__smakebuf_r+0x18>

0800c620 <_fstat_r>:
 800c620:	b538      	push	{r3, r4, r5, lr}
 800c622:	4d07      	ldr	r5, [pc, #28]	@ (800c640 <_fstat_r+0x20>)
 800c624:	2300      	movs	r3, #0
 800c626:	4604      	mov	r4, r0
 800c628:	4608      	mov	r0, r1
 800c62a:	4611      	mov	r1, r2
 800c62c:	602b      	str	r3, [r5, #0]
 800c62e:	f7f6 f88d 	bl	800274c <_fstat>
 800c632:	1c43      	adds	r3, r0, #1
 800c634:	d102      	bne.n	800c63c <_fstat_r+0x1c>
 800c636:	682b      	ldr	r3, [r5, #0]
 800c638:	b103      	cbz	r3, 800c63c <_fstat_r+0x1c>
 800c63a:	6023      	str	r3, [r4, #0]
 800c63c:	bd38      	pop	{r3, r4, r5, pc}
 800c63e:	bf00      	nop
 800c640:	2000313c 	.word	0x2000313c

0800c644 <_isatty_r>:
 800c644:	b538      	push	{r3, r4, r5, lr}
 800c646:	4d06      	ldr	r5, [pc, #24]	@ (800c660 <_isatty_r+0x1c>)
 800c648:	2300      	movs	r3, #0
 800c64a:	4604      	mov	r4, r0
 800c64c:	4608      	mov	r0, r1
 800c64e:	602b      	str	r3, [r5, #0]
 800c650:	f7f6 f88c 	bl	800276c <_isatty>
 800c654:	1c43      	adds	r3, r0, #1
 800c656:	d102      	bne.n	800c65e <_isatty_r+0x1a>
 800c658:	682b      	ldr	r3, [r5, #0]
 800c65a:	b103      	cbz	r3, 800c65e <_isatty_r+0x1a>
 800c65c:	6023      	str	r3, [r4, #0]
 800c65e:	bd38      	pop	{r3, r4, r5, pc}
 800c660:	2000313c 	.word	0x2000313c

0800c664 <_init>:
 800c664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c666:	bf00      	nop
 800c668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c66a:	bc08      	pop	{r3}
 800c66c:	469e      	mov	lr, r3
 800c66e:	4770      	bx	lr

0800c670 <_fini>:
 800c670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c672:	bf00      	nop
 800c674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c676:	bc08      	pop	{r3}
 800c678:	469e      	mov	lr, r3
 800c67a:	4770      	bx	lr
