{
	"author": [
		"Peter Feldmann",
		"Sharad Kapur",
		"David E. Long"
	],
	"booktitle": "Proceedings of the Fourth Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/1999",
	"dblpkey": "conf/date/FeldmanKL99",
	"doi": "10.1109/DATE.1999.761158",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.1999.761158",
	"pages": "418-417",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"effici",
		"techniqu",
		"for",
		"model",
		"chip",
		"level",
		"interconnect",
		"substrat",
		"and",
		"packag",
		"parasit"
	],
	"tag": [
		"modelling",
		"performance"
	],
	"title": "Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1999
}