/fpga
/rust_examples/target/*
/hdl/verilator/riscv_asm/target/*
!/data/riscv/hippomenes/fpga/hippomenes/hippomenes.srcs/sources_1/ip/clk_wiz_0_1
