<Results/membwl/dimm4/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19fa
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    38.58 --||-- Mem Ch  0: Reads (MB/s):  7804.04 --|
|--            Writes(MB/s):    14.34 --||--            Writes(MB/s):  5829.59 --|
|-- Mem Ch  1: Reads (MB/s):    28.90 --||-- Mem Ch  1: Reads (MB/s):  7797.82 --|
|--            Writes(MB/s):    10.11 --||--            Writes(MB/s):  5823.93 --|
|-- Mem Ch  2: Reads (MB/s):    32.65 --||-- Mem Ch  2: Reads (MB/s):  7802.92 --|
|--            Writes(MB/s):    14.06 --||--            Writes(MB/s):  5828.87 --|
|-- Mem Ch  3: Reads (MB/s):    34.73 --||-- Mem Ch  3: Reads (MB/s):  7796.54 --|
|--            Writes(MB/s):     9.96 --||--            Writes(MB/s):  5825.21 --|
|-- NODE 0 Mem Read (MB/s) :   134.85 --||-- NODE 1 Mem Read (MB/s) : 31201.31 --|
|-- NODE 0 Mem Write(MB/s) :    48.47 --||-- NODE 1 Mem Write(MB/s) : 23307.60 --|
|-- NODE 0 P. Write (T/s):     124372 --||-- NODE 1 P. Write (T/s):     297443 --|
|-- NODE 0 Memory (MB/s):      183.32 --||-- NODE 1 Memory (MB/s):    54508.91 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31336.16                --|
            |--                System Write Throughput(MB/s):      23356.07                --|
            |--               System Memory Throughput(MB/s):      54692.23                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1acf
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8772           0    1060 K   491 K    540       0       0  
 1     174 M       881 K    59 M   451 M    196 M     0    1903 K
-----------------------------------------------------------------------
 *     174 M       881 K    60 M   451 M    196 M     0    1903 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.83        Core1: 38.54        
Core2: 27.87        Core3: 34.61        
Core4: 23.26        Core5: 35.51        
Core6: 24.62        Core7: 33.47        
Core8: 24.80        Core9: 27.44        
Core10: 23.83        Core11: 40.11        
Core12: 23.53        Core13: 41.77        
Core14: 25.19        Core15: 39.55        
Core16: 24.89        Core17: 32.74        
Core18: 24.82        Core19: 31.33        
Core20: 27.97        Core21: 31.95        
Core22: 26.62        Core23: 34.38        
Core24: 28.34        Core25: 33.82        
Core26: 25.75        Core27: 38.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.59
Socket1: 36.39
DDR read Latency(ns)
Socket0: 91608.47
Socket1: 221.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.00        Core1: 37.41        
Core2: 25.86        Core3: 30.91        
Core4: 24.34        Core5: 32.61        
Core6: 23.98        Core7: 32.01        
Core8: 25.11        Core9: 27.16        
Core10: 23.00        Core11: 37.98        
Core12: 23.06        Core13: 40.20        
Core14: 23.69        Core15: 38.68        
Core16: 25.23        Core17: 31.49        
Core18: 26.56        Core19: 30.25        
Core20: 26.28        Core21: 30.89        
Core22: 26.07        Core23: 34.74        
Core24: 26.89        Core25: 33.55        
Core26: 26.71        Core27: 37.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.22
Socket1: 34.81
DDR read Latency(ns)
Socket0: 95305.17
Socket1: 229.77
irq_total: 304236.737273948
cpu_total: 30.36
cpu_0: 0.86
cpu_1: 97.81
cpu_2: 0.13
cpu_3: 85.31
cpu_4: 0.07
cpu_5: 75.73
cpu_6: 0.07
cpu_7: 58.58
cpu_8: 0.13
cpu_9: 8.05
cpu_10: 0.07
cpu_11: 71.34
cpu_12: 0.07
cpu_13: 60.97
cpu_14: 0.13
cpu_15: 52.99
cpu_16: 0.13
cpu_17: 54.92
cpu_18: 0.07
cpu_19: 67.69
cpu_20: 0.07
cpu_21: 53.79
cpu_22: 0.07
cpu_23: 45.21
cpu_24: 0.07
cpu_25: 54.72
cpu_26: 0.13
cpu_27: 60.90
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12344573773
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12344573773
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1627275
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1627275
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1292841
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1292841
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1292802
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1292802
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10904700962
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10904700962
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1627255
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1627255
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10899585042
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10899585042
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12411673891
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12411673891


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.04        Core1: 32.36        
Core2: 28.59        Core3: 30.17        
Core4: 27.52        Core5: 31.52        
Core6: 19.67        Core7: 31.16        
Core8: 25.26        Core9: 25.53        
Core10: 20.71        Core11: 36.69        
Core12: 24.20        Core13: 35.69        
Core14: 20.12        Core15: 37.57        
Core16: 14.89        Core17: 31.13        
Core18: 25.31        Core19: 28.63        
Core20: 25.89        Core21: 29.94        
Core22: 25.19        Core23: 33.82        
Core24: 26.74        Core25: 32.16        
Core26: 22.51        Core27: 34.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.71
Socket1: 32.83
DDR read Latency(ns)
Socket0: 88413.26
Socket1: 243.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.94        Core1: 40.29        
Core2: 26.57        Core3: 31.60        
Core4: 25.71        Core5: 33.38        
Core6: 24.47        Core7: 33.01        
Core8: 25.61        Core9: 28.68        
Core10: 23.20        Core11: 37.90        
Core12: 23.65        Core13: 39.89        
Core14: 23.38        Core15: 38.89        
Core16: 24.35        Core17: 32.33        
Core18: 27.43        Core19: 30.41        
Core20: 27.12        Core21: 31.33        
Core22: 26.63        Core23: 34.68        
Core24: 28.82        Core25: 33.72        
Core26: 27.75        Core27: 37.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.72
Socket1: 35.43
DDR read Latency(ns)
Socket0: 96552.88
Socket1: 226.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.39        Core1: 40.87        
Core2: 27.38        Core3: 32.47        
Core4: 24.70        Core5: 33.44        
Core6: 24.10        Core7: 33.42        
Core8: 24.48        Core9: 28.77        
Core10: 22.74        Core11: 38.17        
Core12: 22.85        Core13: 40.22        
Core14: 22.42        Core15: 38.95        
Core16: 24.61        Core17: 32.09        
Core18: 24.88        Core19: 31.13        
Core20: 26.32        Core21: 31.61        
Core22: 26.78        Core23: 34.99        
Core24: 27.20        Core25: 33.63        
Core26: 28.26        Core27: 40.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.97
Socket1: 36.03
DDR read Latency(ns)
Socket0: 95194.81
Socket1: 223.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.24        Core1: 38.80        
Core2: 26.58        Core3: 34.10        
Core4: 26.52        Core5: 34.32        
Core6: 24.41        Core7: 33.54        
Core8: 24.95        Core9: 27.73        
Core10: 23.40        Core11: 39.52        
Core12: 23.99        Core13: 41.28        
Core14: 23.39        Core15: 39.57        
Core16: 25.48        Core17: 32.77        
Core18: 25.83        Core19: 31.88        
Core20: 25.49        Core21: 31.86        
Core22: 25.05        Core23: 34.64        
Core24: 26.13        Core25: 34.12        
Core26: 25.53        Core27: 40.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.92
Socket1: 36.37
DDR read Latency(ns)
Socket0: 94366.46
Socket1: 222.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7279
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410026606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410029970; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205080843; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205080843; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205085746; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205085746; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205089629; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205089629; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205093393; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205093393; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004249748; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4152528; Consumed Joules: 253.45; Watts: 42.21; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2314555; Consumed DRAM Joules: 35.41; DRAM Watts: 5.90
S1P0; QPIClocks: 14410040490; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410042762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205103270; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205103270; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205103288; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205103288; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205103342; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205103342; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205103399; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205103399; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004260471; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8470825; Consumed Joules: 517.02; Watts: 86.11; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6440217; Consumed DRAM Joules: 98.54; DRAM Watts: 16.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d40
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     236 K    834 K    0.72    0.08    0.01    0.02    10920        0        9     70
   1    1     0.21   0.18   1.17    1.20     164 M    194 M    0.15    0.22    0.08    0.09     3136    19958       35     51
   2    0     0.00   0.42   0.00    0.60      14 K     78 K    0.81    0.10    0.00    0.02     2408        0        1     68
   3    1     0.28   0.28   1.01    1.20     108 M    136 M    0.20    0.27    0.04    0.05      672    13886      237     51
   4    0     0.00   0.39   0.00    0.60    6538       53 K    0.88    0.12    0.00    0.02      112        0        1     69
   5    1     0.12   0.13   0.93    1.20     122 M    148 M    0.18    0.25    0.10    0.13     3640    14793       26     52
   6    0     0.00   0.36   0.00    0.60    4680       43 K    0.89    0.11    0.00    0.02     1232        0        0     69
   7    1     0.14   0.20   0.71    1.20      75 M     92 M    0.18    0.23    0.05    0.07     2016    14718        9     51
   8    0     0.00   0.36   0.00    0.60    8429       59 K    0.86    0.13    0.00    0.02       56        0        0     68
   9    1     0.06   0.62   0.09    0.60    1516 K   3217 K    0.53    0.22    0.00    0.01      112       68       34     52
  10    0     0.00   0.37   0.00    0.60    6573       54 K    0.88    0.13    0.00    0.02       56        0        0     68
  11    1     0.24   0.26   0.92    1.20     113 M    143 M    0.21    0.22    0.05    0.06     1344     3157       22     50
  12    0     0.00   0.38   0.00    0.60    9639       65 K    0.85    0.16    0.00    0.02      112        0        0     69
  13    1     0.37   0.48   0.78    1.20      71 M     93 M    0.24    0.22    0.02    0.03     1288     4945       13     49
  14    0     0.00   0.36   0.00    0.60    6949       57 K    0.88    0.17    0.00    0.02      448        0        0     69
  15    1     0.22   0.31   0.69    1.20      73 M     95 M    0.23    0.23    0.03    0.04      336      690       16     50
  16    0     0.00   0.37   0.00    0.60    8846       59 K    0.85    0.15    0.00    0.02      896        0        0     69
  17    1     0.13   0.19   0.67    1.18      74 M     90 M    0.17    0.23    0.06    0.07     2800    13195       75     50
  18    0     0.00   0.41   0.00    0.60    5644       55 K    0.90    0.11    0.00    0.02      896        0        0     70
  19    1     0.21   0.26   0.83    1.19      79 M    100 M    0.20    0.26    0.04    0.05     3080    14570       29     52
  20    0     0.00   0.37   0.00    0.60    6522       53 K    0.88    0.11    0.00    0.02       56        0        1     70
  21    1     0.09   0.14   0.67    1.18      76 M     92 M    0.18    0.24    0.08    0.10     4648    14634       16     52
  22    0     0.00   0.35   0.00    0.60    5075       51 K    0.90    0.10    0.00    0.02       56        0        0     70
  23    1     0.08   0.17   0.45    0.95      64 M     76 M    0.15    0.22    0.08    0.10     3584    12908       11     53
  24    0     0.00   0.39   0.00    0.61    8165       57 K    0.86    0.12    0.00    0.02      672        0        0     70
  25    1     0.17   0.25   0.67    1.16      67 M     81 M    0.18    0.25    0.04    0.05     4256    11870      132     52
  26    0     0.00   0.37   0.00    0.61    6425       49 K    0.87    0.11    0.00    0.02      896        0        0     70
  27    1     0.16   0.20   0.77    1.18     101 M    124 M    0.18    0.23    0.07    0.08     3136     8747        5     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     335 K   1575 K    0.79    0.10    0.00    0.02    18816        0       12     61
 SKT    1     0.18   0.24   0.74    1.17    1195 M   1474 M    0.19    0.24    0.05    0.06    34048   148139      660     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.24   0.37    1.17    1195 M   1476 M    0.19    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:  103 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.72 %

 C1 core residency: 18.94 %; C3 core residency: 0.21 %; C6 core residency: 49.12 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.22 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   17%    17%   
 SKT    1       16 G     16 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   66 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.65     0.23     211.64      29.56         145.33
 SKT   1    155.26    116.54     433.36      82.07         158.49
---------------------------------------------------------------------------------------------------------------
       *    155.91    116.77     645.00     111.63         158.51
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e2a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    41.00 --||-- Mem Ch  0: Reads (MB/s):  7439.87 --|
|--            Writes(MB/s):    13.77 --||--            Writes(MB/s):  5872.94 --|
|-- Mem Ch  1: Reads (MB/s):    34.55 --||-- Mem Ch  1: Reads (MB/s):  7431.84 --|
|--            Writes(MB/s):     9.70 --||--            Writes(MB/s):  5867.83 --|
|-- Mem Ch  2: Reads (MB/s):    36.84 --||-- Mem Ch  2: Reads (MB/s):  7435.05 --|
|--            Writes(MB/s):    13.61 --||--            Writes(MB/s):  5873.79 --|
|-- Mem Ch  3: Reads (MB/s):    37.81 --||-- Mem Ch  3: Reads (MB/s):  7432.80 --|
|--            Writes(MB/s):     9.68 --||--            Writes(MB/s):  5869.16 --|
|-- NODE 0 Mem Read (MB/s) :   150.20 --||-- NODE 1 Mem Read (MB/s) : 29739.56 --|
|-- NODE 0 Mem Write(MB/s) :    46.75 --||-- NODE 1 Mem Write(MB/s) : 23483.71 --|
|-- NODE 0 P. Write (T/s):     124342 --||-- NODE 1 P. Write (T/s):     297333 --|
|-- NODE 0 Memory (MB/s):      196.95 --||-- NODE 1 Memory (MB/s):    53223.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      29889.76                --|
            |--                System Write Throughput(MB/s):      23530.46                --|
            |--               System Memory Throughput(MB/s):      53420.23                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1f00
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8568          36     909 K   439 K    504       0       0  
 1     179 M      1133 K    67 M   460 M    195 M     0    1549 K
-----------------------------------------------------------------------
 *     179 M      1133 K    68 M   460 M    195 M     0    1549 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.69        Core1: 24.91        
Core2: 27.81        Core3: 22.98        
Core4: 27.37        Core5: 34.53        
Core6: 27.17        Core7: 24.86        
Core8: 27.10        Core9: 21.60        
Core10: 26.70        Core11: 19.28        
Core12: 25.88        Core13: 25.76        
Core14: 26.58        Core15: 27.67        
Core16: 28.19        Core17: 23.72        
Core18: 26.85        Core19: 23.59        
Core20: 25.64        Core21: 32.21        
Core22: 24.16        Core23: 30.95        
Core24: 25.26        Core25: 27.20        
Core26: 26.95        Core27: 19.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.04
Socket1: 25.67
DDR read Latency(ns)
Socket0: 80618.95
Socket1: 305.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.57        Core1: 26.17        
Core2: 27.14        Core3: 26.06        
Core4: 26.59        Core5: 37.42        
Core6: 27.97        Core7: 26.99        
Core8: 27.62        Core9: 23.16        
Core10: 26.95        Core11: 33.99        
Core12: 26.25        Core13: 37.26        
Core14: 26.43        Core15: 27.32        
Core16: 27.34        Core17: 27.84        
Core18: 29.79        Core19: 27.18        
Core20: 26.23        Core21: 34.85        
Core22: 25.18        Core23: 32.34        
Core24: 24.77        Core25: 29.46        
Core26: 26.49        Core27: 21.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.67
Socket1: 30.35
DDR read Latency(ns)
Socket0: 81093.78
Socket1: 260.94
irq_total: 359286.359962637
cpu_total: 29.14
cpu_0: 0.80
cpu_1: 69.73
cpu_2: 0.07
cpu_3: 70.39
cpu_4: 0.07
cpu_5: 83.70
cpu_6: 0.00
cpu_7: 56.02
cpu_8: 0.00
cpu_9: 26.88
cpu_10: 0.07
cpu_11: 66.07
cpu_12: 0.00
cpu_13: 65.60
cpu_14: 0.00
cpu_15: 55.62
cpu_16: 0.13
cpu_17: 61.48
cpu_18: 0.00
cpu_19: 62.74
cpu_20: 0.07
cpu_21: 43.38
cpu_22: 0.07
cpu_23: 51.96
cpu_24: 0.07
cpu_25: 55.89
cpu_26: 0.13
cpu_27: 44.98
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11259197990
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11259197990
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1334194
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1334194
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12287272353
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12287272353
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1579457
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1579457
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1579523
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1579523
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1334183
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1334183
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12206249072
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12206249072
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11264375288
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11264375288


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.27        Core1: 26.90        
Core2: 24.12        Core3: 27.26        
Core4: 28.05        Core5: 36.95        
Core6: 26.92        Core7: 28.61        
Core8: 28.23        Core9: 22.83        
Core10: 28.31        Core11: 37.43        
Core12: 26.67        Core13: 40.55        
Core14: 20.09        Core15: 27.18        
Core16: 22.69        Core17: 29.32        
Core18: 20.25        Core19: 29.08        
Core20: 21.41        Core21: 35.43        
Core22: 25.18        Core23: 31.25        
Core24: 24.85        Core25: 29.99        
Core26: 26.16        Core27: 22.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.45
Socket1: 31.51
DDR read Latency(ns)
Socket0: 75652.35
Socket1: 248.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.86        Core1: 25.16        
Core2: 28.26        Core3: 24.97        
Core4: 28.40        Core5: 32.08        
Core6: 26.76        Core7: 25.70        
Core8: 27.18        Core9: 22.25        
Core10: 27.31        Core11: 11.21        
Core12: 28.38        Core13: 36.24        
Core14: 25.44        Core15: 25.87        
Core16: 27.23        Core17: 25.88        
Core18: 28.39        Core19: 24.01        
Core20: 27.39        Core21: 32.94        
Core22: 25.54        Core23: 29.95        
Core24: 24.31        Core25: 28.13        
Core26: 26.59        Core27: 17.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.92
Socket1: 25.47
DDR read Latency(ns)
Socket0: 82166.21
Socket1: 299.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.24        Core1: 26.21        
Core2: 26.36        Core3: 26.59        
Core4: 26.53        Core5: 33.75        
Core6: 27.61        Core7: 25.57        
Core8: 29.27        Core9: 22.47        
Core10: 29.26        Core11: 24.81        
Core12: 26.22        Core13: 38.56        
Core14: 25.94        Core15: 28.44        
Core16: 27.46        Core17: 26.53        
Core18: 27.64        Core19: 26.22        
Core20: 28.13        Core21: 34.48        
Core22: 25.52        Core23: 28.62        
Core24: 25.51        Core25: 30.12        
Core26: 26.47        Core27: 12.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.13
Socket1: 27.33
DDR read Latency(ns)
Socket0: 79452.64
Socket1: 278.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.15        Core1: 26.76        
Core2: 25.23        Core3: 26.40        
Core4: 25.72        Core5: 38.36        
Core6: 26.31        Core7: 28.46        
Core8: 26.65        Core9: 23.61        
Core10: 25.66        Core11: 38.29        
Core12: 25.92        Core13: 40.53        
Core14: 24.39        Core15: 28.14        
Core16: 26.46        Core17: 29.16        
Core18: 26.49        Core19: 29.23        
Core20: 26.21        Core21: 36.06        
Core22: 24.83        Core23: 32.29        
Core24: 26.43        Core25: 30.11        
Core26: 25.23        Core27: 21.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.94
Socket1: 31.84
DDR read Latency(ns)
Socket0: 81365.99
Socket1: 247.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8351
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413252974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413258338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206714122; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206714122; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206718778; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206718778; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206709199; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206709199; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206705937; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206705937; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005618008; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4161235; Consumed Joules: 253.98; Watts: 42.30; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2320204; Consumed DRAM Joules: 35.50; DRAM Watts: 5.91
S1P0; QPIClocks: 14413339202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413340294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206751563; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206751563; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206751705; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206751705; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206751884; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206751884; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206751932; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206751932; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005640632; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8310916; Consumed Joules: 507.26; Watts: 84.47; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6398662; Consumed DRAM Joules: 97.90; DRAM Watts: 16.30
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2170
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     236 K    808 K    0.71    0.08    0.01    0.02    11480        0        7     69
   1    1     0.26   0.30   0.88    1.20      81 M    109 M    0.26    0.31    0.03    0.04      616    12457       32     52
   2    0     0.00   0.60   0.00    0.60      32 K     82 K    0.61    0.12    0.01    0.01     1792        1        0     68
   3    1     0.14   0.16   0.86    1.20      95 M    123 M    0.22    0.30    0.07    0.09     5096    16204       29     51
   4    0     0.00   0.36   0.00    0.60    5063       44 K    0.89    0.10    0.00    0.02     1512        0        0     70
   5    1     0.13   0.12   1.04    1.20     162 M    190 M    0.15    0.21    0.13    0.15     4088    22256       63     52
   6    0     0.00   0.36   0.00    0.60    4093       36 K    0.89    0.09    0.00    0.02      112        0        0     69
   7    1     0.10   0.14   0.66    1.17      77 M     94 M    0.18    0.24    0.08    0.10     4088    15680       46     52
   8    0     0.00   0.33   0.00    0.60    5942       36 K    0.84    0.11    0.00    0.02      168        0        0     68
   9    1     0.19   0.78   0.24    0.66    5547 K     11 M    0.52    0.49    0.00    0.01       56      535       16     53
  10    0     0.00   0.34   0.00    0.60    5724       32 K    0.82    0.14    0.00    0.02        0        0        0     68
  11    1     0.21   0.24   0.86    1.20     130 M    154 M    0.15    0.18    0.06    0.07     3080    10658       36     50
  12    0     0.00   0.35   0.00    0.60      20 K     62 K    0.68    0.44    0.01    0.02     3192        3        0     69
  13    1     0.16   0.19   0.84    1.20     128 M    155 M    0.17    0.18    0.08    0.10     2968    10721       29     50
  14    0     0.00   0.35   0.00    0.60    3000       35 K    0.91    0.15    0.00    0.02      336        0        0     69
  15    1     0.19   0.26   0.72    1.20      73 M    100 M    0.27    0.32    0.04    0.05     1680     2309       24     50
  16    0     0.00   0.34   0.00    0.60    6010       33 K    0.82    0.15    0.00    0.02      336        0        0     69
  17    1     0.14   0.20   0.73    1.19      83 M    101 M    0.18    0.24    0.06    0.07     4200    16339      213     50
  18    0     0.00   0.40   0.00    0.60    6250       43 K    0.86    0.10    0.00    0.02      336        0        0     69
  19    1     0.15   0.20   0.76    1.20      84 M    102 M    0.18    0.25    0.05    0.07     2800    16886       25     53
  20    0     0.00   0.35   0.00    0.60    6801       40 K    0.83    0.10    0.00    0.02      840        0        0     70
  21    1     0.12   0.27   0.45    0.95      58 M     71 M    0.19    0.24    0.05    0.06     1960    10582       72     53
  22    0     0.00   0.38   0.00    0.60    4523       39 K    0.89    0.10    0.00    0.02       56        0        0     70
  23    1     0.14   0.22   0.62    1.12      71 M     86 M    0.18    0.24    0.05    0.06     1624    14231       22     53
  24    0     0.00   0.39   0.00    0.60      10 K     47 K    0.78    0.12    0.00    0.02      280        0        0     70
  25    1     0.17   0.25   0.71    1.16      71 M     87 M    0.19    0.27    0.04    0.05      840    13457      119     52
  26    0     0.00   0.38   0.00    0.60    7586       44 K    0.83    0.11    0.00    0.02     4144        0        0     70
  27    1     0.24   0.48   0.49    0.98      26 M     45 M    0.41    0.45    0.01    0.02      448     1601       21     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     354 K   1387 K    0.74    0.12    0.01    0.02    24584        4        7     61
 SKT    1     0.17   0.24   0.70    1.14    1150 M   1434 M    0.20    0.26    0.05    0.06    33544   163916      747     46
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.24   0.35    1.14    1151 M   1435 M    0.20    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   98 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.98 %

 C1 core residency: 20.01 %; C3 core residency: 0.42 %; C6 core residency: 48.58 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.94 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.09 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   17%    17%   
 SKT    1       16 G     16 G   |   16%    16%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   65 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.75     0.23     212.23      29.69         145.98
 SKT   1    152.44    117.49     425.68      82.06         152.96
---------------------------------------------------------------------------------------------------------------
       *    153.19    117.72     637.90     111.76         152.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2254
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    43.27 --||-- Mem Ch  0: Reads (MB/s):  6795.03 --|
|--            Writes(MB/s):    12.25 --||--            Writes(MB/s):  5909.46 --|
|-- Mem Ch  1: Reads (MB/s):    35.45 --||-- Mem Ch  1: Reads (MB/s):  6788.22 --|
|--            Writes(MB/s):     8.21 --||--            Writes(MB/s):  5904.44 --|
|-- Mem Ch  2: Reads (MB/s):    38.17 --||-- Mem Ch  2: Reads (MB/s):  6794.69 --|
|--            Writes(MB/s):    11.96 --||--            Writes(MB/s):  5910.18 --|
|-- Mem Ch  3: Reads (MB/s):    38.71 --||-- Mem Ch  3: Reads (MB/s):  6793.15 --|
|--            Writes(MB/s):     7.95 --||--            Writes(MB/s):  5906.37 --|
|-- NODE 0 Mem Read (MB/s) :   155.60 --||-- NODE 1 Mem Read (MB/s) : 27171.10 --|
|-- NODE 0 Mem Write(MB/s) :    40.37 --||-- NODE 1 Mem Write(MB/s) : 23630.45 --|
|-- NODE 0 P. Write (T/s):     124336 --||-- NODE 1 P. Write (T/s):     269638 --|
|-- NODE 0 Memory (MB/s):      195.96 --||-- NODE 1 Memory (MB/s):    50801.55 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      27326.69                --|
            |--                System Write Throughput(MB/s):      23670.82                --|
            |--               System Memory Throughput(MB/s):      50997.51                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2329
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8808          24    1051 K   433 K    348       0     132  
 1     182 M      1149 K    69 M   460 M    195 M     0    1614 K
-----------------------------------------------------------------------
 *     182 M      1149 K    70 M   460 M    195 M     0    1614 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.01        Core1: 26.45        
Core2: 26.61        Core3: 26.75        
Core4: 25.99        Core5: 25.83        
Core6: 26.03        Core7: 23.12        
Core8: 26.79        Core9: 22.45        
Core10: 26.46        Core11: 19.06        
Core12: 26.99        Core13: 23.94        
Core14: 26.27        Core15: 12.87        
Core16: 26.06        Core17: 20.52        
Core18: 29.29        Core19: 24.20        
Core20: 27.73        Core21: 28.73        
Core22: 28.51        Core23: 29.13        
Core24: 27.18        Core25: 26.36        
Core26: 29.88        Core27: 28.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 23.56
DDR read Latency(ns)
Socket0: 82659.26
Socket1: 334.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.45        Core1: 28.06        
Core2: 25.28        Core3: 25.97        
Core4: 26.18        Core5: 26.06        
Core6: 26.87        Core7: 23.72        
Core8: 27.18        Core9: 22.70        
Core10: 26.16        Core11: 22.24        
Core12: 26.46        Core13: 25.02        
Core14: 25.77        Core15: 14.81        
Core16: 27.58        Core17: 22.25        
Core18: 27.10        Core19: 24.71        
Core20: 27.61        Core21: 28.85        
Core22: 26.67        Core23: 29.22        
Core24: 26.68        Core25: 26.44        
Core26: 28.24        Core27: 27.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.59
Socket1: 24.55
DDR read Latency(ns)
Socket0: 82424.17
Socket1: 323.64
irq_total: 364025.220320309
cpu_total: 28.10
cpu_0: 0.80
cpu_1: 78.38
cpu_2: 0.07
cpu_3: 72.52
cpu_4: 0.07
cpu_5: 76.91
cpu_6: 0.07
cpu_7: 56.29
cpu_8: 0.13
cpu_9: 12.64
cpu_10: 0.07
cpu_11: 48.30
cpu_12: 0.13
cpu_13: 48.64
cpu_14: 0.07
cpu_15: 56.02
cpu_16: 0.07
cpu_17: 53.36
cpu_18: 0.07
cpu_19: 52.50
cpu_20: 0.07
cpu_21: 51.23
cpu_22: 0.07
cpu_23: 58.82
cpu_24: 0.07
cpu_25: 66.53
cpu_26: 0.07
cpu_27: 52.83
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1572569
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1572569
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1572630
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1572630
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12397244866
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12397244866
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12314157285
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12314157285
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11550598117
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11550598117
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1390823
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1390823
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1390844
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1390844
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11544921401
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11544921401


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.67        Core1: 26.30        
Core2: 29.95        Core3: 23.94        
Core4: 26.33        Core5: 27.86        
Core6: 26.66        Core7: 23.65        
Core8: 12.63        Core9: 23.02        
Core10: 20.01        Core11: 20.86        
Core12: 19.78        Core13: 25.62        
Core14: 26.07        Core15: 14.98        
Core16: 27.59        Core17: 23.80        
Core18: 27.61        Core19: 24.82        
Core20: 28.07        Core21: 28.17        
Core22: 26.49        Core23: 27.17        
Core24: 27.43        Core25: 26.22        
Core26: 27.31        Core27: 23.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.53
Socket1: 23.86
DDR read Latency(ns)
Socket0: 81261.03
Socket1: 332.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.37        Core1: 28.24        
Core2: 26.15        Core3: 25.77        
Core4: 24.71        Core5: 28.24        
Core6: 27.55        Core7: 24.72        
Core8: 27.13        Core9: 22.88        
Core10: 27.33        Core11: 30.91        
Core12: 26.78        Core13: 25.43        
Core14: 26.99        Core15: 14.65        
Core16: 26.13        Core17: 23.17        
Core18: 24.93        Core19: 27.18        
Core20: 28.14        Core21: 28.61        
Core22: 25.42        Core23: 29.13        
Core24: 27.76        Core25: 27.39        
Core26: 25.95        Core27: 27.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.00
Socket1: 25.73
DDR read Latency(ns)
Socket0: 82225.15
Socket1: 308.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.66        Core1: 27.55        
Core2: 25.64        Core3: 25.33        
Core4: 26.13        Core5: 28.24        
Core6: 25.46        Core7: 24.54        
Core8: 26.22        Core9: 23.43        
Core10: 27.62        Core11: 28.27        
Core12: 27.33        Core13: 25.08        
Core14: 26.16        Core15: 18.34        
Core16: 25.69        Core17: 23.96        
Core18: 26.44        Core19: 25.07        
Core20: 29.01        Core21: 29.63        
Core22: 26.83        Core23: 29.61        
Core24: 26.50        Core25: 28.15        
Core26: 28.18        Core27: 28.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.26
Socket1: 25.99
DDR read Latency(ns)
Socket0: 83707.62
Socket1: 309.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.17        Core1: 28.96        
Core2: 27.49        Core3: 25.64        
Core4: 25.19        Core5: 28.28        
Core6: 25.02        Core7: 25.05        
Core8: 26.56        Core9: 23.46        
Core10: 27.67        Core11: 28.53        
Core12: 27.07        Core13: 25.03        
Core14: 25.21        Core15: 16.72        
Core16: 25.68        Core17: 24.35        
Core18: 27.40        Core19: 25.43        
Core20: 27.64        Core21: 30.40        
Core22: 26.96        Core23: 29.55        
Core24: 27.42        Core25: 27.75        
Core26: 26.60        Core27: 27.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.83
Socket1: 25.99
DDR read Latency(ns)
Socket0: 83421.83
Socket1: 303.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9416
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411043342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411023466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205672086; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205672086; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205677353; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205677353; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205601204; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205601204; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205604777; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205604777; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004684032; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4152147; Consumed Joules: 253.43; Watts: 42.21; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2324678; Consumed DRAM Joules: 35.57; DRAM Watts: 5.92
S1P0; QPIClocks: 14411100294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411102062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205631979; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205631979; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205631966; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205631966; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205632021; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205632021; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205632108; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205632108; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004692618; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8248445; Consumed Joules: 503.45; Watts: 83.85; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6312146; Consumed DRAM Joules: 96.58; DRAM Watts: 16.09
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2599
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.61     268 K    864 K    0.69    0.08    0.01    0.02    11816        0       11     69
   1    1     0.20   0.22   0.93    1.20     113 M    142 M    0.21    0.27    0.06    0.07     2912    15737       90     52
   2    0     0.00   0.38   0.00    0.60    8805       60 K    0.86    0.12    0.00    0.02      504        0        0     68
   3    1     0.19   0.21   0.90    1.20     104 M    134 M    0.22    0.30    0.06    0.07     3248    14086      166     51
   4    0     0.00   0.39   0.00    0.60    6422       60 K    0.89    0.11    0.00    0.02      168        0        0     69
   5    1     0.19   0.21   0.95    1.20     113 M    144 M    0.21    0.27    0.06    0.07     4032    15867       18     52
   6    0     0.00   0.40   0.00    0.60    6072       52 K    0.88    0.11    0.00    0.02     1064        0        0     69
   7    1     0.11   0.17   0.68    1.19      76 M     93 M    0.19    0.27    0.07    0.08     3528    15009       26     52
   8    0     0.00   0.38   0.00    0.60    7013       50 K    0.86    0.12    0.00    0.02      672        0        0     68
   9    1     0.10   0.70   0.14    0.60    2924 K   5379 K    0.46    0.37    0.00    0.01      112      377        9     53
  10    0     0.00   0.36   0.00    0.60    7296       46 K    0.84    0.14    0.00    0.02      224        0        0     68
  11    1     0.15   0.25   0.58    1.08      77 M     97 M    0.21    0.30    0.05    0.07     1344     5807       21     52
  12    0     0.00   0.36   0.00    0.60    9114       54 K    0.83    0.15    0.00    0.02      672        0        0     69
  13    1     0.23   0.36   0.64    1.16      54 M     79 M    0.31    0.36    0.02    0.03      896     3580       76     51
  14    0     0.00   0.34   0.00    0.60    4317       48 K    0.91    0.15    0.00    0.02      224        0        0     69
  15    1     0.25   0.33   0.76    1.20      43 M     80 M    0.46    0.49    0.02    0.03      560     3608       17     50
  16    0     0.00   0.37   0.00    0.60    9077       55 K    0.84    0.16    0.00    0.02      280        0        0     69
  17    1     0.08   0.14   0.60    1.13      76 M     92 M    0.17    0.27    0.09    0.11     2968    14674      228     51
  18    0     0.00   0.38   0.00    0.60    4877       50 K    0.90    0.13    0.00    0.02      168        0        0     69
  19    1     0.10   0.15   0.66    1.16      76 M     93 M    0.19    0.27    0.08    0.09     3528    15059       21     53
  20    0     0.00   0.35   0.00    0.60    6400       51 K    0.88    0.11    0.00    0.02      112        0        0     70
  21    1     0.14   0.25   0.59    1.10      69 M     85 M    0.18    0.24    0.05    0.06     3192    12110       13     53
  22    0     0.00   0.40   0.00    0.60    5590       58 K    0.91    0.12    0.00    0.02      280        0        0     71
  23    1     0.24   0.32   0.74    1.18      73 M     91 M    0.20    0.27    0.03    0.04     4536    13293       22     52
  24    0     0.00   0.44   0.00    0.60      10 K     61 K    0.82    0.14    0.00    0.02       56        0        0     70
  25    1     0.27   0.33   0.82    1.19      73 M     95 M    0.23    0.30    0.03    0.04     1008    12433       98     52
  26    0     0.00   0.42   0.00    0.60    9102       57 K    0.84    0.12    0.00    0.02     4816        0        0     70
  27    1     0.26   0.38   0.69    1.18      62 M     87 M    0.28    0.32    0.02    0.03      896     2697       39     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     363 K   1573 K    0.77    0.10    0.00    0.02    21056        0       11     61
 SKT    1     0.18   0.26   0.69    1.15    1017 M   1324 M    0.23    0.30    0.04    0.05    32760   144337      844     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.26   0.35    1.15    1018 M   1326 M    0.23    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.04 %

 C1 core residency: 20.63 %; C3 core residency: 0.45 %; C6 core residency: 48.88 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.26 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       15 G     15 G   |   16%    16%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   62 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.75     0.20     212.35      29.65         141.44
 SKT   1    136.68    118.39     421.65      80.45         145.18
---------------------------------------------------------------------------------------------------------------
       *    137.43    118.58     634.00     110.10         145.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 267e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    42.69 --||-- Mem Ch  0: Reads (MB/s):  7219.13 --|
|--            Writes(MB/s):    12.02 --||--            Writes(MB/s):  5859.15 --|
|-- Mem Ch  1: Reads (MB/s):    34.02 --||-- Mem Ch  1: Reads (MB/s):  7215.72 --|
|--            Writes(MB/s):     7.78 --||--            Writes(MB/s):  5854.14 --|
|-- Mem Ch  2: Reads (MB/s):    38.38 --||-- Mem Ch  2: Reads (MB/s):  7218.76 --|
|--            Writes(MB/s):    11.79 --||--            Writes(MB/s):  5859.09 --|
|-- Mem Ch  3: Reads (MB/s):    41.36 --||-- Mem Ch  3: Reads (MB/s):  7218.51 --|
|--            Writes(MB/s):     7.69 --||--            Writes(MB/s):  5855.87 --|
|-- NODE 0 Mem Read (MB/s) :   156.46 --||-- NODE 1 Mem Read (MB/s) : 28872.12 --|
|-- NODE 0 Mem Write(MB/s) :    39.28 --||-- NODE 1 Mem Write(MB/s) : 23428.24 --|
|-- NODE 0 P. Write (T/s):     124334 --||-- NODE 1 P. Write (T/s):     263339 --|
|-- NODE 0 Memory (MB/s):      195.74 --||-- NODE 1 Memory (MB/s):    52300.36 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      29028.58                --|
            |--                System Write Throughput(MB/s):      23467.52                --|
            |--               System Memory Throughput(MB/s):      52496.10                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2752
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8580          48    1117 K   442 K    264       0       0  
 1     171 M       714 K    66 M   463 M    192 M     0    1529 K
-----------------------------------------------------------------------
 *     171 M       714 K    67 M   464 M    192 M     0    1529 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.94        Core1: 34.07        
Core2: 27.72        Core3: 27.83        
Core4: 26.37        Core5: 33.34        
Core6: 26.95        Core7: 27.67        
Core8: 28.42        Core9: 25.02        
Core10: 26.27        Core11: 22.01        
Core12: 27.38        Core13: 23.24        
Core14: 26.27        Core15: 18.95        
Core16: 26.52        Core17: 31.15        
Core18: 25.61        Core19: 27.01        
Core20: 26.41        Core21: 28.04        
Core22: 26.08        Core23: 28.68        
Core24: 27.03        Core25: 28.79        
Core26: 27.03        Core27: 15.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.39
Socket1: 26.67
DDR read Latency(ns)
Socket0: 83066.78
Socket1: 276.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.69        Core1: 32.77        
Core2: 26.73        Core3: 28.43        
Core4: 26.15        Core5: 32.18        
Core6: 27.33        Core7: 26.91        
Core8: 27.14        Core9: 24.91        
Core10: 27.13        Core11: 22.77        
Core12: 27.69        Core13: 28.47        
Core14: 25.93        Core15: 26.76        
Core16: 27.43        Core17: 30.90        
Core18: 24.21        Core19: 26.53        
Core20: 26.13        Core21: 29.06        
Core22: 25.41        Core23: 29.40        
Core24: 25.60        Core25: 27.90        
Core26: 27.86        Core27: 23.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.11
Socket1: 28.24
DDR read Latency(ns)
Socket0: 80122.38
Socket1: 272.94
irq_total: 321426.256475346
cpu_total: 31.01
cpu_0: 0.93
cpu_1: 89.10
cpu_2: 0.13
cpu_3: 76.40
cpu_4: 0.13
cpu_5: 99.93
cpu_6: 0.13
cpu_7: 64.43
cpu_8: 0.13
cpu_9: 19.22
cpu_10: 0.13
cpu_11: 54.32
cpu_12: 0.07
cpu_13: 54.85
cpu_14: 0.07
cpu_15: 49.60
cpu_16: 0.07
cpu_17: 48.40
cpu_18: 0.07
cpu_19: 82.78
cpu_20: 0.13
cpu_21: 50.40
cpu_22: 0.07
cpu_23: 72.21
cpu_24: 0.07
cpu_25: 56.05
cpu_26: 0.13
cpu_27: 48.54
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1593821
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1593821
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1593959
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1593959
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12138370632
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12138370632
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11209036028
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11209036028
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1364138
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1364138
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11214437487
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11214437487
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12195078622
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12195078622
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1364108
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1364108


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.62        Core1: 35.96        
Core2: 23.30        Core3: 29.35        
Core4: 23.55        Core5: 34.04        
Core6: 22.65        Core7: 28.25        
Core8: 28.38        Core9: 25.04        
Core10: 26.95        Core11: 24.92        
Core12: 26.43        Core13: 30.08        
Core14: 24.29        Core15: 30.88        
Core16: 26.26        Core17: 31.49        
Core18: 26.69        Core19: 27.52        
Core20: 26.27        Core21: 32.72        
Core22: 25.71        Core23: 29.91        
Core24: 26.25        Core25: 29.66        
Core26: 25.38        Core27: 27.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.82
Socket1: 30.25
DDR read Latency(ns)
Socket0: 72461.35
Socket1: 253.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.80        Core1: 34.39        
Core2: 24.42        Core3: 30.10        
Core4: 27.09        Core5: 32.02        
Core6: 26.87        Core7: 26.74        
Core8: 27.42        Core9: 25.10        
Core10: 26.54        Core11: 22.25        
Core12: 27.72        Core13: 24.04        
Core14: 26.41        Core15: 19.49        
Core16: 26.84        Core17: 30.76        
Core18: 25.95        Core19: 26.23        
Core20: 26.37        Core21: 28.11        
Core22: 27.77        Core23: 27.64        
Core24: 23.85        Core25: 27.54        
Core26: 25.67        Core27: 23.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.09
Socket1: 27.38
DDR read Latency(ns)
Socket0: 76062.94
Socket1: 277.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.58        Core1: 35.08        
Core2: 25.59        Core3: 28.30        
Core4: 26.68        Core5: 33.62        
Core6: 25.51        Core7: 28.92        
Core8: 25.52        Core9: 25.18        
Core10: 26.18        Core11: 23.23        
Core12: 25.87        Core13: 27.96        
Core14: 25.23        Core15: 26.69        
Core16: 26.26        Core17: 31.36        
Core18: 27.48        Core19: 26.52        
Core20: 25.36        Core21: 28.63        
Core22: 25.57        Core23: 27.81        
Core24: 26.16        Core25: 30.10        
Core26: 26.52        Core27: 15.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.75
Socket1: 27.92
DDR read Latency(ns)
Socket0: 86214.02
Socket1: 268.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.26        Core1: 34.58        
Core2: 26.15        Core3: 29.69        
Core4: 27.48        Core5: 35.04        
Core6: 26.42        Core7: 28.91        
Core8: 26.87        Core9: 25.67        
Core10: 26.19        Core11: 23.80        
Core12: 27.59        Core13: 27.81        
Core14: 26.52        Core15: 25.28        
Core16: 26.72        Core17: 31.27        
Core18: 26.28        Core19: 27.02        
Core20: 26.03        Core21: 29.06        
Core22: 26.93        Core23: 29.15        
Core24: 26.62        Core25: 29.27        
Core26: 26.93        Core27: 17.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.43
Socket1: 28.40
DDR read Latency(ns)
Socket0: 82009.25
Socket1: 265.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds


Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10481
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413519154; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413523534; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206825377; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206825377; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206830202; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206830202; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206834234; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206834234; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206838378; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206838378; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005736960; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4163106; Consumed Joules: 254.10; Watts: 42.31; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2326957; Consumed DRAM Joules: 35.60; DRAM Watts: 5.93
S1P0; QPIClocks: 14413626754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413628250; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206894797; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206894797; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206895008; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206895008; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206895047; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206895047; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206895101; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206895101; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005632355; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8325219; Consumed Joules: 508.13; Watts: 84.62; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6318601; Consumed DRAM Joules: 96.67; DRAM Watts: 16.10
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29c2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     255 K    854 K    0.70    0.09    0.01    0.02    12992        9        6     70
   1    1     0.22   0.20   1.07    1.20     143 M    175 M    0.18    0.22    0.07    0.08     4256    13602       27     51
   2    0     0.00   0.40   0.00    0.61      13 K     69 K    0.80    0.11    0.00    0.02      448        2        1     69
   3    1     0.13   0.14   0.92    1.20     120 M    148 M    0.19    0.25    0.09    0.11     3696    16784       14     51
   4    0     0.00   0.42   0.00    0.60    6386       67 K    0.91    0.12    0.00    0.02      392        2        0     70
   5    1     0.19   0.16   1.20    1.20     169 M    204 M    0.17    0.22    0.09    0.11     5320    17109       19     51
   6    0     0.00   0.41   0.00    0.60    8889       65 K    0.86    0.11    0.00    0.02     3192        2        0     69
   7    1     0.20   0.26   0.78    1.19      76 M     95 M    0.20    0.26    0.04    0.05     3472    13967      169     51
   8    0     0.00   0.40   0.00    0.60    8967       63 K    0.86    0.13    0.00    0.02      728        3        0     68
   9    1     0.14   0.71   0.19    0.61    3904 K   7292 K    0.46    0.43    0.00    0.01      168      397      181     53
  10    0     0.00   0.39   0.00    0.60    9301       57 K    0.84    0.15    0.00    0.02       56        2        1     68
  11    1     0.28   0.35   0.78    1.20      63 M     95 M    0.34    0.37    0.02    0.03      336     1635       21     51
  12    0     0.00   0.38   0.00    0.60      10 K     74 K    0.86    0.14    0.00    0.02     1064        1        1     69
  13    1     0.27   0.36   0.74    1.19      52 M     85 M    0.39    0.39    0.02    0.03      784     1047       83     50
  14    0     0.00   0.41   0.00    0.60    7029       57 K    0.88    0.15    0.00    0.02      392        2        0     69
  15    1     0.27   0.39   0.68    1.18      44 M     69 M    0.37    0.43    0.02    0.03      672     2655       21     51
  16    0     0.00   0.38   0.00    0.60    7820       57 K    0.86    0.16    0.00    0.02      112        0        0     69
  17    1     0.07   0.13   0.52    1.05      75 M     88 M    0.15    0.23    0.11    0.13     3976    12920      170     51
  18    0     0.00   0.43   0.00    0.60    4963       59 K    0.92    0.11    0.00    0.02      112        0        0     70
  19    1     0.53   0.51   1.05    1.20      78 M    110 M    0.29    0.27    0.01    0.02     3360    12436       33     52
  20    0     0.00   0.37   0.00    0.60    7257       49 K    0.85    0.09    0.00    0.02        0        0        0     70
  21    1     0.11   0.18   0.60    1.11      71 M     86 M    0.18    0.25    0.06    0.08     2632    12732       13     52
  22    0     0.00   0.35   0.00    0.60    3878       35 K    0.89    0.08    0.00    0.02       56        0        0     70
  23    1     0.41   0.44   0.93    1.20      77 M    105 M    0.27    0.26    0.02    0.03     2352    13182       31     52
  24    0     0.00   0.38   0.00    0.60    6020       38 K    0.85    0.08    0.00    0.02      224        0        0     71
  25    1     0.16   0.23   0.69    1.18      72 M     89 M    0.19    0.26    0.05    0.06     2464    13148       21     52
  26    0     0.00   0.37   0.00    0.60    6514       39 K    0.83    0.08    0.00    0.02     2744        0        0     69
  27    1     0.15   0.25   0.61    1.11      64 M     88 M    0.28    0.38    0.04    0.06      392     2362       12     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     356 K   1588 K    0.78    0.10    0.00    0.02    22512       23        8     61
 SKT    1     0.22   0.29   0.77    1.16    1113 M   1451 M    0.23    0.28    0.04    0.05    33880   133976      815     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.29   0.38    1.16    1113 M   1453 M    0.23    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   31 G ; Active cycles:  107 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.26 %

 C1 core residency: 16.24 %; C3 core residency: 0.30 %; C6 core residency: 50.20 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.29 => corresponds to 7.27 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.80 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       15 G     15 G   |   16%    16%   
 SKT    1       15 G     15 G   |   16%    16%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.79     0.20     211.40      29.76         145.83
 SKT   1    143.89    116.74     430.77      81.10         150.40
---------------------------------------------------------------------------------------------------------------
       *    144.69    116.94     642.17     110.86         150.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2aa6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    39.59 --||-- Mem Ch  0: Reads (MB/s):  6796.38 --|
|--            Writes(MB/s):    13.31 --||--            Writes(MB/s):  6018.72 --|
|-- Mem Ch  1: Reads (MB/s):    30.85 --||-- Mem Ch  1: Reads (MB/s):  6789.88 --|
|--            Writes(MB/s):     8.89 --||--            Writes(MB/s):  6014.45 --|
|-- Mem Ch  2: Reads (MB/s):    34.65 --||-- Mem Ch  2: Reads (MB/s):  6795.65 --|
|--            Writes(MB/s):    12.91 --||--            Writes(MB/s):  6018.78 --|
|-- Mem Ch  3: Reads (MB/s):    36.05 --||-- Mem Ch  3: Reads (MB/s):  6795.81 --|
|--            Writes(MB/s):     8.79 --||--            Writes(MB/s):  6015.37 --|
|-- NODE 0 Mem Read (MB/s) :   141.15 --||-- NODE 1 Mem Read (MB/s) : 27177.72 --|
|-- NODE 0 Mem Write(MB/s) :    43.90 --||-- NODE 1 Mem Write(MB/s) : 24067.32 --|
|-- NODE 0 P. Write (T/s):     124349 --||-- NODE 1 P. Write (T/s):     262559 --|
|-- NODE 0 Memory (MB/s):      185.04 --||-- NODE 1 Memory (MB/s):    51245.05 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      27318.87                --|
            |--                System Write Throughput(MB/s):      24111.22                --|
            |--               System Memory Throughput(MB/s):      51430.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2b7b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8616          12     842 K   429 K    288       0      72  
 1     184 M      1112 K    73 M   466 M    196 M   372    1741 K
-----------------------------------------------------------------------
 *     184 M      1112 K    74 M   467 M    196 M   372    1741 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.22        Core1: 31.82        
Core2: 26.22        Core3: 35.45        
Core4: 27.70        Core5: 29.70        
Core6: 26.26        Core7: 27.29        
Core8: 24.46        Core9: 29.85        
Core10: 26.51        Core11: 17.59        
Core12: 25.80        Core13: 15.03        
Core14: 26.11        Core15: 11.78        
Core16: 27.44        Core17: 28.11        
Core18: 26.55        Core19: 26.98        
Core20: 27.99        Core21: 30.58        
Core22: 25.85        Core23: 27.99        
Core24: 26.87        Core25: 29.10        
Core26: 29.46        Core27: 18.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 25.10
DDR read Latency(ns)
Socket0: 87100.12
Socket1: 289.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.74        Core1: 32.00        
Core2: 28.05        Core3: 35.35        
Core4: 27.55        Core5: 29.61        
Core6: 26.68        Core7: 26.77        
Core8: 25.61        Core9: 29.52        
Core10: 26.45        Core11: 18.54        
Core12: 28.02        Core13: 14.91        
Core14: 26.12        Core15: 11.73        
Core16: 27.86        Core17: 28.09        
Core18: 28.30        Core19: 27.10        
Core20: 27.49        Core21: 31.07        
Core22: 27.58        Core23: 27.93        
Core24: 26.94        Core25: 28.82        
Core26: 28.50        Core27: 18.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.01
Socket1: 25.14
DDR read Latency(ns)
Socket0: 89547.09
Socket1: 293.67
irq_total: 380565.980109214
cpu_total: 29.23
cpu_0: 0.86
cpu_1: 64.63
cpu_2: 0.07
cpu_3: 93.68
cpu_4: 0.07
cpu_5: 90.56
cpu_6: 0.20
cpu_7: 56.65
cpu_8: 0.13
cpu_9: 23.54
cpu_10: 0.13
cpu_11: 57.91
cpu_12: 0.13
cpu_13: 39.23
cpu_14: 0.13
cpu_15: 55.45
cpu_16: 0.07
cpu_17: 52.99
cpu_18: 0.07
cpu_19: 60.84
cpu_20: 0.07
cpu_21: 45.61
cpu_22: 0.07
cpu_23: 66.16
cpu_24: 0.07
cpu_25: 62.43
cpu_26: 0.13
cpu_27: 46.48
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11550394110
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11550394110
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11544630799
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11544630799
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12396843166
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12396843166
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1641316
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1641316
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12316716924
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12316716924
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1423273
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1423273
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1641342
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1641342
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1423286
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1423286


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.05        Core1: 32.71        
Core2: 29.35        Core3: 35.46        
Core4: 21.91        Core5: 30.80        
Core6: 16.10        Core7: 26.83        
Core8: 21.98        Core9: 29.37        
Core10: 19.60        Core11: 15.03        
Core12: 27.59        Core13: 15.36        
Core14: 27.41        Core15: 11.73        
Core16: 27.47        Core17: 28.01        
Core18: 27.32        Core19: 26.36        
Core20: 27.39        Core21: 31.68        
Core22: 27.20        Core23: 27.77        
Core24: 27.51        Core25: 28.25        
Core26: 28.29        Core27: 18.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.46
Socket1: 24.85
DDR read Latency(ns)
Socket0: 83155.67
Socket1: 293.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.51        Core1: 32.28        
Core2: 29.49        Core3: 34.95        
Core4: 27.42        Core5: 29.16        
Core6: 26.97        Core7: 26.19        
Core8: 25.70        Core9: 28.84        
Core10: 25.73        Core11: 13.59        
Core12: 25.72        Core13: 15.30        
Core14: 27.44        Core15: 11.66        
Core16: 25.21        Core17: 27.44        
Core18: 26.07        Core19: 25.89        
Core20: 26.76        Core21: 31.69        
Core22: 26.49        Core23: 27.51        
Core24: 28.12        Core25: 27.57        
Core26: 27.78        Core27: 17.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.28
Socket1: 24.15
DDR read Latency(ns)
Socket0: 85895.15
Socket1: 302.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.73        Core1: 31.73        
Core2: 28.19        Core3: 35.68        
Core4: 27.16        Core5: 29.59        
Core6: 27.50        Core7: 27.26        
Core8: 26.23        Core9: 29.79        
Core10: 26.31        Core11: 15.54        
Core12: 26.48        Core13: 15.49        
Core14: 26.57        Core15: 11.89        
Core16: 25.19        Core17: 28.27        
Core18: 28.85        Core19: 27.57        
Core20: 27.85        Core21: 29.96        
Core22: 28.49        Core23: 28.21        
Core24: 28.75        Core25: 28.50        
Core26: 28.85        Core27: 17.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.10
Socket1: 24.84
DDR read Latency(ns)
Socket0: 89331.23
Socket1: 294.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.76        Core1: 32.54        
Core2: 27.79        Core3: 35.43        
Core4: 28.97        Core5: 30.20        
Core6: 26.20        Core7: 27.25        
Core8: 25.80        Core9: 29.24        
Core10: 25.50        Core11: 13.74        
Core12: 25.12        Core13: 15.76        
Core14: 25.54        Core15: 11.80        
Core16: 25.29        Core17: 27.93        
Core18: 25.55        Core19: 25.92        
Core20: 27.34        Core21: 31.62        
Core22: 25.04        Core23: 27.62        
Core24: 25.33        Core25: 27.52        
Core26: 26.77        Core27: 17.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.36
Socket1: 24.53
DDR read Latency(ns)
Socket0: 85905.53
Socket1: 295.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11548
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411748094; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411751298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205939145; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205939145; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205943755; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205943755; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205948048; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205948048; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205951906; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205951906; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004997650; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4156450; Consumed Joules: 253.69; Watts: 42.25; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2324268; Consumed DRAM Joules: 35.56; DRAM Watts: 5.92
S1P0; QPIClocks: 14411851862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411854374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206008349; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206008349; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206008444; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206008444; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206008466; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206008466; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206008523; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206008523; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004606349; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8296752; Consumed Joules: 506.39; Watts: 84.34; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6330099; Consumed DRAM Joules: 96.85; DRAM Watts: 16.13
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2dee
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     275 K    980 K    0.72    0.08    0.01    0.02    10192        1        7     70
   1    1     0.11   0.15   0.74    1.18     107 M    128 M    0.16    0.22    0.10    0.12     3248    16139      114     52
   2    0     0.00   0.40   0.00    0.60      57 K    246 K    0.77    0.10    0.01    0.02      504        0        1     69
   3    1     0.22   0.19   1.14    1.20     168 M    201 M    0.16    0.21    0.08    0.09     5320    21004      119     51
   4    0     0.00   0.44   0.00    0.60      29 K    138 K    0.79    0.11    0.00    0.02     1344        2        1     70
   5    1     0.18   0.16   1.11    1.20     147 M    182 M    0.19    0.28    0.08    0.10     6104    21221       37     51
   6    0     0.00   0.41   0.00    0.60      11 K     62 K    0.81    0.10    0.00    0.02     3752        0        0     69
   7    1     0.12   0.17   0.71    1.20      78 M     97 M    0.19    0.27    0.06    0.08     3808    16380       13     52
   8    0     0.00   0.41   0.00    0.60      16 K     84 K    0.80    0.12    0.00    0.02      840        0        0     68
   9    1     0.18   0.91   0.19    0.62    6507 K     10 M    0.36    0.32    0.00    0.01      280      755       26     52
  10    0     0.00   0.34   0.00    0.60    6559       35 K    0.82    0.13    0.00    0.02      280        0        0     68
  11    1     0.29   0.38   0.77    1.20      34 M     75 M    0.54    0.52    0.01    0.03      392     1561       20     51
  12    0     0.00   0.34   0.00    0.60    6853       45 K    0.85    0.16    0.00    0.02      224        0        0     70
  13    1     0.22   0.49   0.45    0.94      14 M     34 M    0.58    0.59    0.01    0.02      728     1085      150     51
  14    0     0.00   0.33   0.00    0.60    5106       35 K    0.85    0.16    0.00    0.02       56        0        0     70
  15    1     0.34   0.47   0.73    1.20      19 M     56 M    0.65    0.64    0.01    0.02     1512      954       20     51
  16    0     0.00   0.34   0.00    0.60    7659       42 K    0.82    0.15    0.00    0.02      224        0        0     69
  17    1     0.13   0.20   0.65    1.17      76 M     94 M    0.20    0.25    0.06    0.07      896    15068       17     51
  18    0     0.00   0.49   0.00    0.60    8933       55 K    0.84    0.17    0.00    0.01      504        1        0     70
  19    1     0.19   0.25   0.76    1.19      76 M     95 M    0.20    0.29    0.04    0.05     4200    15413       34     53
  20    0     0.00   0.54   0.00    0.60      11 K     59 K    0.81    0.17    0.00    0.01      392        1        0     70
  21    1     0.08   0.16   0.47    1.01      69 M     83 M    0.16    0.23    0.09    0.11     2296    13197       98     53
  22    0     0.00   0.51   0.00    0.60    8137       53 K    0.85    0.18    0.00    0.01       56        0        0     70
  23    1     0.29   0.34   0.84    1.20      78 M     98 M    0.20    0.29    0.03    0.03     3360    14692       10     52
  24    0     0.00   0.53   0.00    0.60      10 K     56 K    0.82    0.17    0.00    0.01     1288        0        0     70
  25    1     0.25   0.32   0.80    1.20      72 M     92 M    0.22    0.30    0.03    0.04      560    13233      149     52
  26    0     0.00   0.50   0.00    0.60    9613       55 K    0.83    0.16    0.00    0.01     3192        0        0     70
  27    1     0.33   0.57   0.57    1.12      22 M     47 M    0.52    0.47    0.01    0.01      728      979        9     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     465 K   1952 K    0.76    0.11    0.00    0.02    22848        5        8     61
 SKT    1     0.21   0.29   0.71    1.15     973 M   1296 M    0.25    0.33    0.03    0.04    33432   151681      816     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.29   0.36    1.14     973 M   1298 M    0.25    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   99 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.06 %

 C1 core residency: 20.69 %; C3 core residency: 0.51 %; C6 core residency: 47.73 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.29 => corresponds to 7.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.61 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       15 G     15 G   |   16%    16%   
 SKT    1       15 G     15 G   |   16%    16%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   62 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.71     0.21     212.94      29.56         141.77
 SKT   1    135.27    120.33     423.81      80.73         142.91
---------------------------------------------------------------------------------------------------------------
       *    135.98    120.55     636.74     110.30         142.92
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ed6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    45.72 --||-- Mem Ch  0: Reads (MB/s):  7990.68 --|
|--            Writes(MB/s):    17.60 --||--            Writes(MB/s):  5840.90 --|
|-- Mem Ch  1: Reads (MB/s):    39.14 --||-- Mem Ch  1: Reads (MB/s):  7987.70 --|
|--            Writes(MB/s):    13.45 --||--            Writes(MB/s):  5836.83 --|
|-- Mem Ch  2: Reads (MB/s):    40.49 --||-- Mem Ch  2: Reads (MB/s):  7989.84 --|
|--            Writes(MB/s):    17.26 --||--            Writes(MB/s):  5841.13 --|
|-- Mem Ch  3: Reads (MB/s):    42.79 --||-- Mem Ch  3: Reads (MB/s):  7987.38 --|
|--            Writes(MB/s):    13.35 --||--            Writes(MB/s):  5837.40 --|
|-- NODE 0 Mem Read (MB/s) :   168.15 --||-- NODE 1 Mem Read (MB/s) : 31955.60 --|
|-- NODE 0 Mem Write(MB/s) :    61.66 --||-- NODE 1 Mem Write(MB/s) : 23356.27 --|
|-- NODE 0 P. Write (T/s):     124347 --||-- NODE 1 P. Write (T/s):     322337 --|
|-- NODE 0 Memory (MB/s):      229.81 --||-- NODE 1 Memory (MB/s):    55311.86 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32123.75                --|
            |--                System Write Throughput(MB/s):      23417.93                --|
            |--               System Memory Throughput(MB/s):      55541.68                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2fab
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9312          72    1177 K   462 K    300       0      72  
 1     168 M      1100 K    50 M   422 M    193 M     0    1758 K
-----------------------------------------------------------------------
 *     168 M      1100 K    51 M   422 M    193 M     0    1759 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.71        Core1: 39.14        
Core2: 25.94        Core3: 33.31        
Core4: 24.12        Core5: 38.59        
Core6: 24.02        Core7: 31.72        
Core8: 26.25        Core9: 28.06        
Core10: 24.58        Core11: 33.13        
Core12: 28.08        Core13: 43.50        
Core14: 25.93        Core15: 38.15        
Core16: 26.38        Core17: 33.62        
Core18: 27.00        Core19: 32.60        
Core20: 28.43        Core21: 33.85        
Core22: 28.24        Core23: 34.70        
Core24: 28.68        Core25: 33.19        
Core26: 28.61        Core27: 41.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.07
Socket1: 36.34
DDR read Latency(ns)
Socket0: 72705.15
Socket1: 217.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.99        Core1: 39.77        
Core2: 28.71        Core3: 34.81        
Core4: 25.55        Core5: 39.51        
Core6: 25.74        Core7: 32.13        
Core8: 26.83        Core9: 31.43        
Core10: 25.82        Core11: 34.05        
Core12: 26.45        Core13: 43.82        
Core14: 25.66        Core15: 40.03        
Core16: 26.21        Core17: 34.47        
Core18: 26.27        Core19: 33.46        
Core20: 26.31        Core21: 33.72        
Core22: 26.27        Core23: 34.84        
Core24: 25.86        Core25: 33.76        
Core26: 27.52        Core27: 44.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.24
Socket1: 37.36
DDR read Latency(ns)
Socket0: 76182.07
Socket1: 214.07
irq_total: 295366.372041113
cpu_total: 30.45
cpu_0: 0.86
cpu_1: 97.87
cpu_2: 0.07
cpu_3: 86.49
cpu_4: 0.07
cpu_5: 90.49
cpu_6: 0.07
cpu_7: 58.55
cpu_8: 0.07
cpu_9: 18.43
cpu_10: 0.07
cpu_11: 45.78
cpu_12: 0.07
cpu_13: 44.58
cpu_14: 0.07
cpu_15: 58.68
cpu_16: 0.00
cpu_17: 66.07
cpu_18: 0.00
cpu_19: 61.61
cpu_20: 0.07
cpu_21: 67.80
cpu_22: 0.00
cpu_23: 50.70
cpu_24: 0.00
cpu_25: 57.15
cpu_26: 0.07
cpu_27: 46.91
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12261912392
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12261912392
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10735040081
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10735040081
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1611225
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1611225
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10729593034
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10729593034
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12181481086
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12181481086
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1251103
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1251103
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1611094
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1611094
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1251171
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1251171


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.83        Core1: 41.12        
Core2: 22.04        Core3: 36.13        
Core4: 22.87        Core5: 40.89        
Core6: 27.18        Core7: 34.15        
Core8: 20.16        Core9: 29.30        
Core10: 26.27        Core11: 34.18        
Core12: 22.21        Core13: 44.49        
Core14: 24.20        Core15: 46.75        
Core16: 24.83        Core17: 35.28        
Core18: 25.34        Core19: 34.50        
Core20: 27.56        Core21: 35.06        
Core22: 27.12        Core23: 36.17        
Core24: 27.70        Core25: 34.66        
Core26: 24.29        Core27: 44.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.19
Socket1: 38.94
DDR read Latency(ns)
Socket0: 69244.69
Socket1: 208.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.33        Core1: 40.45        
Core2: 25.02        Core3: 33.75        
Core4: 24.95        Core5: 41.06        
Core6: 23.46        Core7: 32.96        
Core8: 25.35        Core9: 32.21        
Core10: 25.94        Core11: 32.07        
Core12: 26.08        Core13: 43.59        
Core14: 25.86        Core15: 44.12        
Core16: 26.62        Core17: 34.59        
Core18: 26.07        Core19: 33.91        
Core20: 27.35        Core21: 34.34        
Core22: 25.87        Core23: 35.45        
Core24: 25.79        Core25: 34.00        
Core26: 26.12        Core27: 44.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.50
Socket1: 37.90
DDR read Latency(ns)
Socket0: 74841.88
Socket1: 213.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.97        Core1: 39.56        
Core2: 28.17        Core3: 34.44        
Core4: 25.68        Core5: 39.88        
Core6: 26.09        Core7: 32.06        
Core8: 26.39        Core9: 29.60        
Core10: 25.53        Core11: 30.27        
Core12: 24.99        Core13: 44.00        
Core14: 25.60        Core15: 37.96        
Core16: 24.95        Core17: 34.31        
Core18: 26.03        Core19: 33.48        
Core20: 26.01        Core21: 33.66        
Core22: 27.56        Core23: 34.87        
Core24: 26.75        Core25: 33.54        
Core26: 27.00        Core27: 43.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 36.73
DDR read Latency(ns)
Socket0: 75135.60
Socket1: 218.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.94        Core1: 40.23        
Core2: 25.55        Core3: 34.98        
Core4: 26.25        Core5: 40.83        
Core6: 25.17        Core7: 32.77        
Core8: 26.52        Core9: 32.68        
Core10: 26.13        Core11: 30.62        
Core12: 25.99        Core13: 44.55        
Core14: 25.64        Core15: 47.00        
Core16: 25.95        Core17: 34.26        
Core18: 24.99        Core19: 33.80        
Core20: 24.20        Core21: 34.50        
Core22: 26.23        Core23: 35.22        
Core24: 25.45        Core25: 34.01        
Core26: 25.44        Core27: 42.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.72
Socket1: 38.04
DDR read Latency(ns)
Socket0: 75658.11
Socket1: 211.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12618
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411801874; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411805066; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205970481; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205970481; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205975942; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205975942; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205974777; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205974777; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205978637; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205978637; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005020192; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4157905; Consumed Joules: 253.78; Watts: 42.27; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2334267; Consumed DRAM Joules: 35.71; DRAM Watts: 5.95
S1P0; QPIClocks: 14411907042; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411908934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206035770; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206035770; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206035669; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206035669; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206035717; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206035717; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206035748; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206035748; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004553094; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8366444; Consumed Joules: 510.65; Watts: 85.05; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6503803; Consumed DRAM Joules: 99.51; DRAM Watts: 16.57
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 321b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     242 K    923 K    0.74    0.09    0.01    0.02    10472        0       11     69
   1    1     0.17   0.14   1.18    1.20     166 M    197 M    0.16    0.21    0.10    0.11     3248    20075       41     52
   2    0     0.00   0.43   0.00    0.60      11 K     77 K    0.85    0.13    0.00    0.02      504        0        0     69
   3    1     0.20   0.19   1.05    1.20     128 M    158 M    0.19    0.24    0.06    0.08     4200    18212      224     51
   4    0     0.00   0.37   0.00    0.60    3831       50 K    0.92    0.11    0.00    0.02     1400        0        0     69
   5    1     0.14   0.13   1.10    1.20     161 M    190 M    0.15    0.20    0.12    0.14     3640    22067       53     51
   6    0     0.00   0.36   0.00    0.60    4729       41 K    0.89    0.09    0.00    0.02      280        0        0     69
   7    1     0.15   0.20   0.71    1.20      75 M     91 M    0.18    0.23    0.05    0.06     2856    16154      222     52
   8    0     0.00   0.42   0.01    0.60     107 K    528 K    0.80    0.10    0.01    0.02     1456        1        1     68
   9    1     0.13   0.76   0.17    0.62    4563 K   7111 K    0.36    0.35    0.00    0.01      168      466        9     52
  10    0     0.00   0.43   0.01    0.60     166 K    810 K    0.79    0.13    0.00    0.02      280        1        1     68
  11    1     0.15   0.29   0.53    1.03      55 M     74 M    0.25    0.33    0.04    0.05     1456     4162       20     51
  12    0     0.00   0.42   0.00    0.60      29 K    169 K    0.82    0.14    0.00    0.02      392        0        0     69
  13    1     0.10   0.21   0.46    0.94      80 M     94 M    0.15    0.20    0.08    0.10     1624     6717       95     51
  14    0     0.00   0.42   0.00    0.60      11 K     79 K    0.85    0.14    0.00    0.02      392        1        0     69
  15    1     0.12   0.16   0.74    1.20     112 M    134 M    0.16    0.20    0.10    0.11     2240     9099      163     50
  16    0     0.00   0.35   0.00    0.60    5847       43 K    0.87    0.15    0.00    0.02      504        0        0     69
  17    1     0.23   0.29   0.80    1.19      80 M     98 M    0.18    0.22    0.03    0.04     2016    15421      333     51
  18    0     0.00   0.38   0.00    0.60    5870       53 K    0.89    0.14    0.00    0.02      336        0        1     70
  19    1     0.21   0.28   0.75    1.18      75 M     92 M    0.18    0.23    0.04    0.04     1232    14362       23     52
  20    0     0.00   0.35   0.00    0.60    3638       45 K    0.92    0.11    0.00    0.02      840        0        0     70
  21    1     0.24   0.29   0.83    1.20      82 M    101 M    0.18    0.23    0.03    0.04     1848    14584      138     52
  22    0     0.00   0.39   0.00    0.60    6093       58 K    0.89    0.10    0.00    0.02      224        0        0     70
  23    1     0.12   0.21   0.58    1.13      66 M     81 M    0.18    0.22    0.05    0.07     4872    13386       25     53
  24    0     0.00   0.36   0.00    0.60    5612       49 K    0.89    0.10    0.00    0.02       56        0        0     70
  25    1     0.16   0.23   0.71    1.18      73 M     89 M    0.18    0.25    0.04    0.05     1736    14228      105     53
  26    0     0.00   0.40   0.00    0.60    5326       53 K    0.90    0.12    0.00    0.02     3360        0        0     69
  27    1     0.13   0.26   0.52    1.04      76 M     93 M    0.18    0.21    0.06    0.07     1512     5941       12     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     611 K   2984 K    0.80    0.11    0.00    0.02    20496        3       13     61
 SKT    1     0.16   0.22   0.72    1.14    1241 M   1506 M    0.18    0.23    0.05    0.07    32648   174874     1463     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.22   0.36    1.14    1242 M   1508 M    0.18    0.22    0.05    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  102 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.91 %

 C1 core residency: 19.31 %; C3 core residency: 0.37 %; C6 core residency: 48.41 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.56 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.02 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   17%    17%   
 SKT    1       16 G     16 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.81     0.31     214.77      30.02         148.18
 SKT   1    162.30    117.59     429.47      83.37         159.78
---------------------------------------------------------------------------------------------------------------
       *    163.11    117.89     644.23     113.39         159.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3302
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    35.08 --||-- Mem Ch  0: Reads (MB/s):  6726.68 --|
|--            Writes(MB/s):    10.11 --||--            Writes(MB/s):  5910.75 --|
|-- Mem Ch  1: Reads (MB/s):    25.19 --||-- Mem Ch  1: Reads (MB/s):  6723.32 --|
|--            Writes(MB/s):     5.85 --||--            Writes(MB/s):  5907.24 --|
|-- Mem Ch  2: Reads (MB/s):    29.32 --||-- Mem Ch  2: Reads (MB/s):  6725.39 --|
|--            Writes(MB/s):     9.79 --||--            Writes(MB/s):  5911.42 --|
|-- Mem Ch  3: Reads (MB/s):    31.70 --||-- Mem Ch  3: Reads (MB/s):  6725.10 --|
|--            Writes(MB/s):     5.69 --||--            Writes(MB/s):  5908.25 --|
|-- NODE 0 Mem Read (MB/s) :   121.29 --||-- NODE 1 Mem Read (MB/s) : 26900.49 --|
|-- NODE 0 Mem Write(MB/s) :    31.44 --||-- NODE 1 Mem Write(MB/s) : 23637.68 --|
|-- NODE 0 P. Write (T/s):     124332 --||-- NODE 1 P. Write (T/s):     263775 --|
|-- NODE 0 Memory (MB/s):      152.73 --||-- NODE 1 Memory (MB/s):    50538.16 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      27021.78                --|
            |--                System Write Throughput(MB/s):      23669.12                --|
            |--               System Memory Throughput(MB/s):      50690.89                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 33d8
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8580          36    1786 K  1016 K    348       0      60  
 1     194 M      1133 K    86 M   491 M    196 M     0    2136 K
-----------------------------------------------------------------------
 *     194 M      1133 K    88 M   492 M    196 M     0    2136 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.28        Core1: 25.04        
Core2: 29.01        Core3: 32.14        
Core4: 26.67        Core5: 27.43        
Core6: 23.41        Core7: 25.40        
Core8: 26.57        Core9: 21.89        
Core10: 27.06        Core11: 35.09        
Core12: 27.64        Core13: 14.45        
Core14: 25.24        Core15: 16.16        
Core16: 25.98        Core17: 26.20        
Core18: 25.46        Core19: 26.65        
Core20: 26.83        Core21: 27.09        
Core22: 26.37        Core23: 27.35        
Core24: 31.23        Core25: 30.25        
Core26: 26.67        Core27: 23.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.01
Socket1: 25.95
DDR read Latency(ns)
Socket0: 99322.05
Socket1: 294.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.17        Core1: 23.92        
Core2: 26.93        Core3: 33.78        
Core4: 26.76        Core5: 25.85        
Core6: 25.53        Core7: 24.39        
Core8: 24.11        Core9: 21.99        
Core10: 24.82        Core11: 39.34        
Core12: 26.73        Core13: 15.27        
Core14: 26.41        Core15: 16.58        
Core16: 28.39        Core17: 25.30        
Core18: 27.35        Core19: 26.17        
Core20: 27.39        Core21: 25.44        
Core22: 27.79        Core23: 26.98        
Core24: 30.37        Core25: 31.34        
Core26: 27.60        Core27: 20.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.16
Socket1: 25.85
DDR read Latency(ns)
Socket0: 102387.19
Socket1: 300.72
irq_total: 391309.909987441
cpu_total: 28.74
cpu_0: 0.93
cpu_1: 62.43
cpu_2: 0.20
cpu_3: 88.23
cpu_4: 0.27
cpu_5: 76.40
cpu_6: 0.13
cpu_7: 55.98
cpu_8: 0.13
cpu_9: 25.40
cpu_10: 0.20
cpu_11: 66.29
cpu_12: 0.07
cpu_13: 42.62
cpu_14: 0.07
cpu_15: 60.77
cpu_16: 0.13
cpu_17: 57.91
cpu_18: 0.13
cpu_19: 69.75
cpu_20: 0.07
cpu_21: 56.78
cpu_22: 0.07
cpu_23: 53.06
cpu_24: 0.33
cpu_25: 41.95
cpu_26: 0.20
cpu_27: 44.41
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1409795
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1409795
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12339828238
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12339828238
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11616182966
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11616182966
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1409800
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1409800
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1584174
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1584174
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1584131
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1584131
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12421153573
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12421153573
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11610592902
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11610592902


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.52        Core1: 24.96        
Core2: 27.64        Core3: 34.56        
Core4: 27.18        Core5: 28.96        
Core6: 25.44        Core7: 26.41        
Core8: 22.84        Core9: 21.41        
Core10: 14.29        Core11: 40.73        
Core12: 21.97        Core13: 14.22        
Core14: 20.96        Core15: 12.46        
Core16: 25.97        Core17: 27.55        
Core18: 28.02        Core19: 28.13        
Core20: 26.69        Core21: 30.41        
Core22: 26.64        Core23: 28.03        
Core24: 29.72        Core25: 31.84        
Core26: 28.11        Core27: 28.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.42
Socket1: 27.21
DDR read Latency(ns)
Socket0: 97856.87
Socket1: 278.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.25        Core1: 21.34        
Core2: 28.03        Core3: 30.42        
Core4: 27.98        Core5: 22.75        
Core6: 27.55        Core7: 22.58        
Core8: 26.19        Core9: 22.54        
Core10: 25.07        Core11: 37.48        
Core12: 29.36        Core13: 18.72        
Core14: 28.73        Core15: 15.72        
Core16: 28.50        Core17: 23.77        
Core18: 24.81        Core19: 23.98        
Core20: 27.46        Core21: 21.76        
Core22: 27.43        Core23: 24.43        
Core24: 28.01        Core25: 32.76        
Core26: 28.28        Core27: 12.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.89
Socket1: 23.27
DDR read Latency(ns)
Socket0: 105800.38
Socket1: 336.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.18        Core1: 23.64        
Core2: 28.48        Core3: 30.90        
Core4: 30.63        Core5: 24.48        
Core6: 25.85        Core7: 26.32        
Core8: 25.82        Core9: 22.51        
Core10: 24.85        Core11: 38.28        
Core12: 26.74        Core13: 19.73        
Core14: 26.46        Core15: 20.88        
Core16: 27.79        Core17: 24.70        
Core18: 26.67        Core19: 27.14        
Core20: 28.31        Core21: 22.21        
Core22: 28.32        Core23: 23.12        
Core24: 30.34        Core25: 32.72        
Core26: 27.48        Core27: 15.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.52
Socket1: 25.05
DDR read Latency(ns)
Socket0: 105331.82
Socket1: 317.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.42        Core1: 23.27        
Core2: 25.85        Core3: 33.96        
Core4: 26.61        Core5: 27.48        
Core6: 25.48        Core7: 26.07        
Core8: 25.09        Core9: 21.33        
Core10: 24.68        Core11: 37.57        
Core12: 26.13        Core13: 14.28        
Core14: 25.81        Core15: 17.92        
Core16: 25.85        Core17: 26.29        
Core18: 25.97        Core19: 27.35        
Core20: 25.78        Core21: 27.26        
Core22: 25.67        Core23: 27.89        
Core24: 27.40        Core25: 30.23        
Core26: 26.00        Core27: 16.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.96
Socket1: 25.84
DDR read Latency(ns)
Socket0: 103015.19
Socket1: 292.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13687
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410711286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410714590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205424022; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205424022; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205423944; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205423944; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205427770; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205427770; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205431790; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205431790; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004557773; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4157630; Consumed Joules: 253.76; Watts: 42.27; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2313815; Consumed DRAM Joules: 35.40; DRAM Watts: 5.90
S1P0; QPIClocks: 14410796010; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410797578; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205479838; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205479838; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205479556; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205479556; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205479583; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205479583; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205479654; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205479654; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004508359; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8225514; Consumed Joules: 502.05; Watts: 83.62; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6295501; Consumed DRAM Joules: 96.32; DRAM Watts: 16.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3648
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     257 K    833 K    0.69    0.08    0.01    0.02    11424        1        6     70
   1    1     0.19   0.24   0.80    1.20      84 M    111 M    0.24    0.34    0.04    0.06     1008    12419       55     52
   2    0     0.00   0.34   0.00    0.60    8648       49 K    0.83    0.10    0.00    0.02      336        0        0     69
   3    1     0.18   0.17   1.07    1.20     159 M    190 M    0.16    0.22    0.09    0.10     3976    20941       32     52
   4    0     0.00   0.34   0.00    0.60    5229       39 K    0.87    0.11    0.00    0.02      952        0        0     70
   5    1     0.24   0.24   0.98    1.20     114 M    146 M    0.22    0.30    0.05    0.06     5936    15279       52     52
   6    0     0.00   0.33   0.00    0.60    2776       30 K    0.91    0.10    0.00    0.02      952        0        0     69
   7    1     0.11   0.16   0.68    1.17      77 M     94 M    0.19    0.27    0.07    0.09      840    16485       43     52
   8    0     0.00   0.36   0.00    0.60    7288       37 K    0.81    0.11    0.00    0.02      392        0        0     69
   9    1     0.19   0.73   0.26    0.71    4789 K     12 M    0.61    0.51    0.00    0.01      168      459       20     53
  10    0     0.00   0.35   0.00    0.60    3610       31 K    0.88    0.13    0.00    0.02     1680        0        0     68
  11    1     0.23   0.28   0.83    1.20     119 M    146 M    0.18    0.20    0.05    0.06     2856    10017       27     50
  12    0     0.00   0.39   0.00    0.60      10 K     66 K    0.84    0.17    0.00    0.02      392        0        0     70
  13    1     0.23   0.50   0.47    0.94      15 M     35 M    0.57    0.60    0.01    0.02      616     1127      184     51
  14    0     0.00   0.44   0.00    0.60      10 K     52 K    0.80    0.18    0.00    0.02      280        0        0     69
  15    1     0.38   0.47   0.81    1.20      33 M     69 M    0.52    0.57    0.01    0.02     2240     2714       54     51
  16    0     0.00   0.34   0.00    0.60    6647       43 K    0.85    0.15    0.00    0.02     1512        0        0     69
  17    1     0.16   0.22   0.72    1.20      79 M     97 M    0.19    0.26    0.05    0.06      896    15368       25     51
  18    0     0.00   0.34   0.00    0.60    4305       42 K    0.90    0.10    0.00    0.02      224        0        0     70
  19    1     0.26   0.31   0.85    1.20      83 M    105 M    0.21    0.27    0.03    0.04     2856    15956      108     53
  20    0     0.00   0.33   0.00    0.60    3678       37 K    0.90    0.11    0.00    0.02      336        0        0     70
  21    1     0.14   0.22   0.63    1.11      72 M     90 M    0.20    0.27    0.05    0.06      560    14225       13     53
  22    0     0.00   0.33   0.00    0.60    3894       38 K    0.90    0.10    0.00    0.02      168        0        0     70
  23    1     0.13   0.20   0.64    1.13      73 M     90 M    0.19    0.27    0.06    0.07     3584    14561       14     54
  24    0     0.00   0.56   0.00    0.61      69 K    119 K    0.42    0.19    0.01    0.02     5096        1        4     70
  25    1     0.11   0.23   0.47    0.99      62 M     73 M    0.16    0.25    0.06    0.07     5320    11305       10     53
  26    0     0.00   0.37   0.00    0.60    8604       44 K    0.81    0.10    0.00    0.02     3136        0        0     70
  27    1     0.18   0.34   0.55    1.08      47 M     69 M    0.32    0.45    0.03    0.04     1904     3030       11     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     402 K   1466 K    0.73    0.11    0.01    0.02    26880        2       10     61
 SKT    1     0.20   0.28   0.70    1.13    1025 M   1334 M    0.23    0.32    0.04    0.05    32760   153886      648     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.28   0.35    1.13    1025 M   1335 M    0.23    0.32    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:   98 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.91 %

 C1 core residency: 19.64 %; C3 core residency: 0.25 %; C6 core residency: 49.20 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 7.00 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.45 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       15 G     15 G   |   16%    16%   
 SKT    1       15 G     15 G   |   16%    16%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   62 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.59     0.16     212.48      29.69         148.49
 SKT   1    138.75    119.20     422.79      81.11         144.60
---------------------------------------------------------------------------------------------------------------
       *    139.34    119.36     635.27     110.80         144.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3734
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    43.08 --||-- Mem Ch  0: Reads (MB/s):  6931.80 --|
|--            Writes(MB/s):    14.22 --||--            Writes(MB/s):  5875.98 --|
|-- Mem Ch  1: Reads (MB/s):    37.49 --||-- Mem Ch  1: Reads (MB/s):  6926.26 --|
|--            Writes(MB/s):    10.27 --||--            Writes(MB/s):  5871.71 --|
|-- Mem Ch  2: Reads (MB/s):    39.80 --||-- Mem Ch  2: Reads (MB/s):  6931.13 --|
|--            Writes(MB/s):    14.04 --||--            Writes(MB/s):  5876.62 --|
|-- Mem Ch  3: Reads (MB/s):    41.41 --||-- Mem Ch  3: Reads (MB/s):  6928.79 --|
|--            Writes(MB/s):     9.91 --||--            Writes(MB/s):  5872.68 --|
|-- NODE 0 Mem Read (MB/s) :   161.78 --||-- NODE 1 Mem Read (MB/s) : 27717.98 --|
|-- NODE 0 Mem Write(MB/s) :    48.45 --||-- NODE 1 Mem Write(MB/s) : 23496.98 --|
|-- NODE 0 P. Write (T/s):     124341 --||-- NODE 1 P. Write (T/s):     269572 --|
|-- NODE 0 Memory (MB/s):      210.23 --||-- NODE 1 Memory (MB/s):    51214.96 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      27879.76                --|
            |--                System Write Throughput(MB/s):      23545.43                --|
            |--               System Memory Throughput(MB/s):      51425.19                --|
            |---------------------------------------||---------------------------------------|
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3808
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8100           0     907 K   472 K    504      36      48  
 1     183 M      1122 K    73 M   458 M    192 M     0    1617 K
-----------------------------------------------------------------------
 *     183 M      1122 K    74 M   458 M    192 M    36    1617 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.28        Core1: 30.22        
Core2: 24.19        Core3: 25.21        
Core4: 24.00        Core5: 28.46        
Core6: 26.80        Core7: 27.40        
Core8: 26.54        Core9: 28.81        
Core10: 25.43        Core11: 14.08        
Core12: 25.02        Core13: 35.22        
Core14: 24.80        Core15: 40.79        
Core16: 24.85        Core17: 27.29        
Core18: 25.46        Core19: 26.91        
Core20: 26.21        Core21: 30.30        
Core22: 27.04        Core23: 27.62        
Core24: 26.15        Core25: 29.51        
Core26: 29.41        Core27: 17.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.36
Socket1: 27.43
DDR read Latency(ns)
Socket0: 75566.84
Socket1: 283.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.56        Core1: 29.31        
Core2: 25.79        Core3: 24.71        
Core4: 24.76        Core5: 26.32        
Core6: 26.46        Core7: 26.39        
Core8: 28.84        Core9: 28.41        
Core10: 25.31        Core11: 13.67        
Core12: 24.76        Core13: 29.19        
Core14: 25.24        Core15: 40.68        
Core16: 26.40        Core17: 26.11        
Core18: 25.98        Core19: 26.67        
Core20: 26.09        Core21: 29.03        
Core22: 25.00        Core23: 26.79        
Core24: 30.86        Core25: 28.87        
Core26: 30.21        Core27: 18.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.95
Socket1: 26.24
DDR read Latency(ns)
Socket0: 78478.34
Socket1: 299.68
irq_total: 356360.398540963
cpu_total: 28.69
cpu_0: 0.86
cpu_1: 76.53
cpu_2: 0.13
cpu_3: 89.69
cpu_4: 0.13
cpu_5: 76.66
cpu_6: 0.13
cpu_7: 50.66
cpu_8: 0.07
cpu_9: 24.67
cpu_10: 0.07
cpu_11: 64.03
cpu_12: 0.13
cpu_13: 57.51
cpu_14: 0.07
cpu_15: 56.65
cpu_16: 0.13
cpu_17: 50.00
cpu_18: 0.07
cpu_19: 66.56
cpu_20: 0.13
cpu_21: 54.39
cpu_22: 0.13
cpu_23: 49.20
cpu_24: 0.07
cpu_25: 49.07
cpu_26: 0.20
cpu_27: 35.24
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1372621
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1372621
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11462739692
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11462739692
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12283793606
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12283793606
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12203366912
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12203366912
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1547750
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1547750
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11468561696
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11468561696
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1372659
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1372659
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1547823
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1547823


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.71        Core1: 29.55        
Core2: 26.03        Core3: 25.86        
Core4: 25.90        Core5: 27.09        
Core6: 26.53        Core7: 26.68        
Core8: 27.04        Core9: 28.55        
Core10: 24.79        Core11: 14.57        
Core12: 25.51        Core13: 34.99        
Core14: 23.04        Core15: 40.64        
Core16: 19.39        Core17: 26.72        
Core18: 23.97        Core19: 26.79        
Core20: 23.19        Core21: 29.18        
Core22: 19.78        Core23: 27.35        
Core24: 26.25        Core25: 30.11        
Core26: 22.88        Core27: 17.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.84
Socket1: 27.06
DDR read Latency(ns)
Socket0: 74960.88
Socket1: 292.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.64        Core1: 30.01        
Core2: 25.38        Core3: 25.66        
Core4: 24.42        Core5: 27.16        
Core6: 25.55        Core7: 29.26        
Core8: 26.27        Core9: 30.38        
Core10: 23.71        Core11: 15.44        
Core12: 23.29        Core13: 39.84        
Core14: 25.03        Core15: 41.86        
Core16: 25.51        Core17: 27.68        
Core18: 24.73        Core19: 26.33        
Core20: 24.36        Core21: 29.54        
Core22: 25.84        Core23: 28.40        
Core24: 26.28        Core25: 29.00        
Core26: 23.90        Core27: 15.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 27.85
DDR read Latency(ns)
Socket0: 77074.88
Socket1: 281.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.32        Core1: 30.47        
Core2: 25.87        Core3: 27.98        
Core4: 24.43        Core5: 28.15        
Core6: 25.60        Core7: 30.44        
Core8: 27.27        Core9: 30.06        
Core10: 26.62        Core11: 15.02        
Core12: 23.86        Core13: 40.53        
Core14: 25.22        Core15: 42.04        
Core16: 24.26        Core17: 28.10        
Core18: 24.32        Core19: 26.70        
Core20: 25.95        Core21: 29.51        
Core22: 27.22        Core23: 28.60        
Core24: 26.10        Core25: 29.34        
Core26: 26.02        Core27: 17.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.90
Socket1: 28.55
DDR read Latency(ns)
Socket0: 77499.06
Socket1: 274.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.41        Core1: 29.23        
Core2: 26.69        Core3: 26.72        
Core4: 25.60        Core5: 29.54        
Core6: 28.11        Core7: 30.45        
Core8: 25.88        Core9: 27.61        
Core10: 25.87        Core11: 15.03        
Core12: 24.21        Core13: 38.70        
Core14: 24.47        Core15: 40.87        
Core16: 24.55        Core17: 26.68        
Core18: 24.34        Core19: 26.28        
Core20: 25.97        Core21: 29.78        
Core22: 25.63        Core23: 27.25        
Core24: 26.97        Core25: 29.25        
Core26: 26.69        Core27: 18.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.74
Socket1: 28.09
DDR read Latency(ns)
Socket0: 77721.05
Socket1: 284.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14761
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409848290; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409852030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204989300; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204989300; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204992347; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204992347; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204997449; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204997449; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205001491; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205001491; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004203041; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4152641; Consumed Joules: 253.46; Watts: 42.21; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2324527; Consumed DRAM Joules: 35.57; DRAM Watts: 5.92
S1P0; QPIClocks: 14409947298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409949910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205056153; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205056153; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205056404; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205056404; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205056619; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205056619; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205056624; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205056624; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004224961; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8167274; Consumed Joules: 498.49; Watts: 83.03; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6342326; Consumed DRAM Joules: 97.04; DRAM Watts: 16.16
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3a7a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     255 K    816 K    0.69    0.08    0.01    0.02     9520        0        8     70
   1    1     0.23   0.25   0.94    1.20     104 M    135 M    0.23    0.28    0.04    0.06     2800    15097       48     52
   2    0     0.00   0.51   0.00    0.60      20 K    106 K    0.81    0.14    0.00    0.02      504        1        0     69
   3    1     0.23   0.22   1.08    1.20     118 M    158 M    0.25    0.30    0.05    0.07     4760    17583       35     51
   4    0     0.00   0.46   0.00    0.60    9410       69 K    0.86    0.18    0.00    0.02      168        0        0     69
   5    1     0.18   0.20   0.92    1.20     110 M    140 M    0.22    0.28    0.06    0.08     1568    14465       42     53
   6    0     0.00   0.44   0.00    0.60    6243       60 K    0.90    0.14    0.00    0.02     2408        0        1     69
   7    1     0.08   0.16   0.52    1.06      69 M     84 M    0.17    0.25    0.08    0.10     2072    14723       98     53
   8    0     0.00   0.43   0.00    0.60      23 K     81 K    0.71    0.18    0.01    0.02     1904        1        1     68
   9    1     0.19   0.85   0.22    0.65    7020 K     10 M    0.36    0.34    0.00    0.01      112      769       22     53
  10    0     0.00   0.35   0.00    0.60    2873       37 K    0.92    0.13    0.00    0.02     1456        0        0     68
  11    1     0.44   0.51   0.86    1.20      34 M     71 M    0.51    0.56    0.01    0.02      616     1689       18     51
  12    0     0.00   0.34   0.00    0.60    4823       45 K    0.89    0.14    0.00    0.02      224        0        0     69
  13    1     0.19   0.25   0.76    1.20     103 M    128 M    0.19    0.23    0.06    0.07     2296     7791       69     51
  14    0     0.00   0.35   0.00    0.60    3760       33 K    0.89    0.14    0.00    0.02      616        0        0     69
  15    1     0.15   0.22   0.69    1.18     110 M    130 M    0.16    0.18    0.07    0.09     1120     8565       99     51
  16    0     0.00   0.33   0.00    0.61    6236       38 K    0.84    0.17    0.00    0.02      392        0        0     69
  17    1     0.07   0.12   0.56    1.10      77 M     91 M    0.16    0.24    0.11    0.13     4480    14512      232     52
  18    0     0.00   0.70   0.00    0.60      26 K     71 K    0.62    0.17    0.00    0.01     1792        0        2     69
  19    1     0.22   0.25   0.86    1.20      81 M    103 M    0.21    0.30    0.04    0.05     2632    15474      130     53
  20    0     0.00   0.43   0.01    0.60     123 K    561 K    0.78    0.08    0.01    0.03      560        1        0     69
  21    1     0.18   0.28   0.65    1.13      69 M     86 M    0.20    0.26    0.04    0.05     3192    12167       76     53
  22    0     0.00   0.48   0.00    0.60      30 K    163 K    0.81    0.09    0.00    0.02      280        0        0     70
  23    1     0.09   0.15   0.56    1.11      73 M     88 M    0.17    0.24    0.09    0.10     6216    14463       21     53
  24    0     0.00   0.63   0.00    0.60    9085       66 K    0.86    0.19    0.00    0.01      392        0        0     70
  25    1     0.12   0.21   0.57    1.08      70 M     84 M    0.17    0.26    0.06    0.07     1848    13556        8     54
  26    0     0.00   0.52   0.00    0.60      15 K     90 K    0.82    0.12    0.00    0.02     1120        1        0     70
  27    1     0.15   0.41   0.36    0.83      18 M     34 M    0.47    0.58    0.01    0.02      280      687        8     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.46   0.00    0.60     538 K   2243 K    0.76    0.11    0.00    0.02    21336        4       11     61
 SKT    1     0.18   0.26   0.68    1.13    1049 M   1350 M    0.22    0.30    0.04    0.05    33992   151541      906     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.26   0.34    1.12    1050 M   1352 M    0.22    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:   96 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.50 %

 C1 core residency: 20.20 %; C3 core residency: 0.58 %; C6 core residency: 48.71 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.61 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.26 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       15 G     15 G   |   16%    16%   
 SKT    1       15 G     15 G   |   16%    16%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   62 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.79     0.23     213.25      29.63         145.95
 SKT   1    139.07    118.18     417.30      80.89         146.13
---------------------------------------------------------------------------------------------------------------
       *    139.86    118.40     630.55     110.52         146.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b62
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    34.87 --||-- Mem Ch  0: Reads (MB/s):  6874.35 --|
|--            Writes(MB/s):    12.16 --||--            Writes(MB/s):  5937.28 --|
|-- Mem Ch  1: Reads (MB/s):    28.63 --||-- Mem Ch  1: Reads (MB/s):  6871.35 --|
|--            Writes(MB/s):     8.04 --||--            Writes(MB/s):  5933.36 --|
|-- Mem Ch  2: Reads (MB/s):    31.59 --||-- Mem Ch  2: Reads (MB/s):  6873.85 --|
|--            Writes(MB/s):    11.80 --||--            Writes(MB/s):  5938.23 --|
|-- Mem Ch  3: Reads (MB/s):    33.96 --||-- Mem Ch  3: Reads (MB/s):  6871.43 --|
|--            Writes(MB/s):     7.90 --||--            Writes(MB/s):  5934.83 --|
|-- NODE 0 Mem Read (MB/s) :   129.06 --||-- NODE 1 Mem Read (MB/s) : 27490.96 --|
|-- NODE 0 Mem Write(MB/s) :    39.90 --||-- NODE 1 Mem Write(MB/s) : 23743.70 --|
|-- NODE 0 P. Write (T/s):     124334 --||-- NODE 1 P. Write (T/s):     269082 --|
|-- NODE 0 Memory (MB/s):      168.96 --||-- NODE 1 Memory (MB/s):    51234.67 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      27620.02                --|
            |--                System Write Throughput(MB/s):      23783.60                --|
            |--               System Memory Throughput(MB/s):      51403.62                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c38
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8376          12    1021 K   330 K    252       0     216  
 1     187 M      1140 K    70 M   459 M    194 M     0    1629 K
-----------------------------------------------------------------------
 *     187 M      1140 K    71 M   459 M    194 M     0    1630 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.10        Core1: 23.71        
Core2: 27.61        Core3: 24.17        
Core4: 25.12        Core5: 27.27        
Core6: 24.65        Core7: 28.87        
Core8: 25.24        Core9: 20.42        
Core10: 24.65        Core11: 12.46        
Core12: 24.54        Core13: 40.06        
Core14: 24.78        Core15: 41.32        
Core16: 25.32        Core17: 25.12        
Core18: 26.44        Core19: 26.17        
Core20: 26.59        Core21: 31.57        
Core22: 26.67        Core23: 32.08        
Core24: 26.74        Core25: 32.83        
Core26: 27.67        Core27: 15.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.21
Socket1: 26.61
DDR read Latency(ns)
Socket0: 95258.46
Socket1: 288.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.08        Core1: 23.72        
Core2: 29.35        Core3: 23.90        
Core4: 25.79        Core5: 27.46        
Core6: 27.16        Core7: 28.72        
Core8: 25.67        Core9: 20.57        
Core10: 25.39        Core11: 12.21        
Core12: 24.32        Core13: 39.82        
Core14: 25.80        Core15: 41.56        
Core16: 25.94        Core17: 24.84        
Core18: 25.81        Core19: 25.76        
Core20: 26.11        Core21: 31.71        
Core22: 23.63        Core23: 32.19        
Core24: 27.15        Core25: 32.98        
Core26: 27.63        Core27: 15.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.94
Socket1: 26.51
DDR read Latency(ns)
Socket0: 95130.47
Socket1: 291.36
irq_total: 343770.975568782
cpu_total: 28.41
cpu_0: 0.86
cpu_1: 62.83
cpu_2: 0.07
cpu_3: 66.82
cpu_4: 0.07
cpu_5: 71.28
cpu_6: 0.20
cpu_7: 57.65
cpu_8: 0.13
cpu_9: 27.19
cpu_10: 0.07
cpu_11: 51.99
cpu_12: 0.07
cpu_13: 76.26
cpu_14: 0.07
cpu_15: 63.36
cpu_16: 0.07
cpu_17: 58.64
cpu_18: 0.13
cpu_19: 70.94
cpu_20: 0.07
cpu_21: 44.81
cpu_22: 0.07
cpu_23: 45.88
cpu_24: 0.07
cpu_25: 41.69
cpu_26: 0.13
cpu_27: 53.79
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1387392
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1387392
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1550044
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1550044
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11486431810
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11486431810
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1387326
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1387326
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12244917781
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12244917781
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1550006
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1550006
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11481487177
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11481487177
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12325136921
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12325136921


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.74        Core1: 23.67        
Core2: 26.67        Core3: 23.37        
Core4: 25.62        Core5: 26.80        
Core6: 26.65        Core7: 29.03        
Core8: 24.27        Core9: 19.93        
Core10: 26.36        Core11: 12.54        
Core12: 24.31        Core13: 39.99        
Core14: 25.02        Core15: 41.49        
Core16: 25.15        Core17: 24.83        
Core18: 22.23        Core19: 25.93        
Core20: 25.00        Core21: 31.28        
Core22: 20.23        Core23: 31.97        
Core24: 21.76        Core25: 33.10        
Core26: 24.29        Core27: 15.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.76
Socket1: 26.50
DDR read Latency(ns)
Socket0: 89940.10
Socket1: 292.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 23.40        
Core2: 26.18        Core3: 23.93        
Core4: 25.40        Core5: 27.74        
Core6: 26.04        Core7: 28.91        
Core8: 26.09        Core9: 20.60        
Core10: 27.02        Core11: 12.45        
Core12: 25.52        Core13: 40.05        
Core14: 26.81        Core15: 41.61        
Core16: 26.40        Core17: 25.12        
Core18: 26.88        Core19: 26.11        
Core20: 27.83        Core21: 31.40        
Core22: 27.09        Core23: 31.82        
Core24: 27.14        Core25: 33.08        
Core26: 28.37        Core27: 15.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 26.58
DDR read Latency(ns)
Socket0: 98417.02
Socket1: 289.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.96        Core1: 23.57        
Core2: 28.13        Core3: 24.21        
Core4: 25.61        Core5: 27.81        
Core6: 26.30        Core7: 28.73        
Core8: 25.32        Core9: 20.67        
Core10: 23.25        Core11: 12.46        
Core12: 25.58        Core13: 40.14        
Core14: 25.39        Core15: 41.72        
Core16: 24.58        Core17: 24.99        
Core18: 25.25        Core19: 26.19        
Core20: 27.19        Core21: 31.33        
Core22: 28.90        Core23: 32.04        
Core24: 29.07        Core25: 32.94        
Core26: 28.51        Core27: 15.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.44
Socket1: 26.69
DDR read Latency(ns)
Socket0: 100070.28
Socket1: 287.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.84        Core1: 23.29        
Core2: 25.59        Core3: 23.94        
Core4: 24.73        Core5: 27.24        
Core6: 25.98        Core7: 28.64        
Core8: 24.79        Core9: 20.25        
Core10: 23.84        Core11: 12.43        
Core12: 25.40        Core13: 40.06        
Core14: 23.65        Core15: 41.36        
Core16: 24.54        Core17: 25.23        
Core18: 25.51        Core19: 25.76        
Core20: 25.73        Core21: 31.46        
Core22: 24.89        Core23: 31.92        
Core24: 25.24        Core25: 32.77        
Core26: 24.85        Core27: 15.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 26.53
DDR read Latency(ns)
Socket0: 97914.91
Socket1: 292.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15832
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409902958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409906262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205026986; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205026986; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205027019; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205027019; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205026017; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205026017; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205029416; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205029416; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004227536; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4162013; Consumed Joules: 254.03; Watts: 42.31; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2318980; Consumed DRAM Joules: 35.48; DRAM Watts: 5.91
S1P0; QPIClocks: 14410000666; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410001766; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205081698; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205081698; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205081663; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205081663; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205081807; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205081807; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205081664; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205081664; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004183599; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8213188; Consumed Joules: 501.29; Watts: 83.49; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6317699; Consumed DRAM Joules: 96.66; DRAM Watts: 16.10
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3eaa
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     267 K    844 K    0.68    0.08    0.01    0.02    10472        1        7     70
   1    1     0.18   0.23   0.78    1.19      75 M    101 M    0.26    0.34    0.04    0.05     2184    12826       44     53
   2    0     0.00   0.44   0.00    0.60      10 K     63 K    0.83    0.15    0.00    0.02      504        0        0     68
   3    1     0.15   0.18   0.82    1.20      89 M    116 M    0.23    0.32    0.06    0.08     3528    16018       25     52
   4    0     0.00   0.44   0.00    0.60    6700       54 K    0.88    0.14    0.00    0.02     1736        0        0     69
   5    1     0.24   0.27   0.87    1.20      94 M    119 M    0.21    0.27    0.04    0.05     2688    14899       25     53
   6    0     0.00   0.41   0.00    0.60    4791       45 K    0.90    0.11    0.00    0.02      504        0        0     69
   7    1     0.14   0.20   0.72    1.20      78 M     96 M    0.19    0.25    0.06    0.07     3304    16077       37     52
   8    0     0.00   0.40   0.00    0.60    7257       45 K    0.84    0.12    0.00    0.02      840        0        0     68
   9    1     0.20   0.78   0.25    0.69    4035 K     11 M    0.65    0.54    0.00    0.01      224      438       39     53
  10    0     0.00   0.41   0.00    0.60    6033       47 K    0.87    0.15    0.00    0.02      784        0        0     68
  11    1     0.27   0.37   0.73    1.20      19 M     56 M    0.67    0.61    0.01    0.02      504      961       47     51
  12    0     0.00   0.43   0.00    0.60    9242       71 K    0.87    0.20    0.00    0.02      280        0        0     69
  13    1     0.31   0.33   0.95    1.20     134 M    163 M    0.18    0.19    0.04    0.05     3752    10894      239     50
  14    0     0.00   0.46   0.00    0.60    9380       63 K    0.85    0.20    0.00    0.02      224        0        0     69
  15    1     0.20   0.25   0.79    1.20     126 M    148 M    0.15    0.16    0.06    0.08     2240     8637      104     50
  16    0     0.00   0.46   0.00    0.60    6564       52 K    0.88    0.21    0.00    0.01     1176        0        0     70
  17    1     0.12   0.16   0.73    1.20      78 M     98 M    0.20    0.28    0.07    0.08     3584    15475       17     51
  18    0     0.00   0.42   0.00    0.60      16 K     91 K    0.82    0.12    0.00    0.02      840        0        0     69
  19    1     0.25   0.28   0.88    1.20      83 M    109 M    0.23    0.30    0.03    0.04     3752    16110       62     53
  20    0     0.00   0.44   0.00    0.60      15 K     92 K    0.83    0.10    0.00    0.02      336        0        0     70
  21    1     0.09   0.19   0.49    1.03      68 M     81 M    0.16    0.22    0.07    0.09     2800    12394        8     53
  22    0     0.00   0.44   0.00    0.60      16 K     87 K    0.81    0.08    0.00    0.02      448        0        1     70
  23    1     0.06   0.14   0.45    0.96      72 M     84 M    0.15    0.22    0.11    0.13     2520    13640       58     54
  24    0     0.00   0.33   0.00    0.60    3728       31 K    0.88    0.09    0.00    0.02      336        0        0     71
  25    1     0.11   0.24   0.43    0.94      60 M     70 M    0.15    0.24    0.06    0.07     2352    10909        7     53
  26    0     0.00   0.33   0.00    0.60    5744       30 K    0.81    0.10    0.00    0.02     2072        0        0     70
  27    1     0.25   0.33   0.73    1.20      29 M     67 M    0.56    0.54    0.01    0.03      448     1553       31     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     386 K   1622 K    0.76    0.11    0.00    0.02    20552        1        8     61
 SKT    1     0.18   0.27   0.69    1.14    1014 M   1325 M    0.23    0.31    0.04    0.05    33880   150831      743     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.27   0.34    1.14    1014 M   1326 M    0.24    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.29 %

 C1 core residency: 20.45 %; C3 core residency: 0.94 %; C6 core residency: 48.32 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.65 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.29 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       15 G     15 G   |   16%    16%   
 SKT    1       15 G     15 G   |   16%    16%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   62 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.63     0.20     213.40      29.74         142.08
 SKT   1    138.39    118.93     420.81      80.93         146.61
---------------------------------------------------------------------------------------------------------------
       *    139.01    119.13     634.21     110.67         146.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3f8f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    44.97 --||-- Mem Ch  0: Reads (MB/s):  7260.99 --|
|--            Writes(MB/s):    17.23 --||--            Writes(MB/s):  5796.33 --|
|-- Mem Ch  1: Reads (MB/s):    36.70 --||-- Mem Ch  1: Reads (MB/s):  7258.60 --|
|--            Writes(MB/s):    13.12 --||--            Writes(MB/s):  5791.47 --|
|-- Mem Ch  2: Reads (MB/s):    39.83 --||-- Mem Ch  2: Reads (MB/s):  7258.91 --|
|--            Writes(MB/s):    16.77 --||--            Writes(MB/s):  5796.59 --|
|-- Mem Ch  3: Reads (MB/s):    41.63 --||-- Mem Ch  3: Reads (MB/s):  7260.13 --|
|--            Writes(MB/s):    12.82 --||--            Writes(MB/s):  5792.29 --|
|-- NODE 0 Mem Read (MB/s) :   163.13 --||-- NODE 1 Mem Read (MB/s) : 29038.63 --|
|-- NODE 0 Mem Write(MB/s) :    59.94 --||-- NODE 1 Mem Write(MB/s) : 23176.68 --|
|-- NODE 0 P. Write (T/s):     124346 --||-- NODE 1 P. Write (T/s):     267503 --|
|-- NODE 0 Memory (MB/s):      223.07 --||-- NODE 1 Memory (MB/s):    52215.30 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      29201.76                --|
            |--                System Write Throughput(MB/s):      23236.62                --|
            |--               System Memory Throughput(MB/s):      52438.38                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4064
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8076         108     999 K   418 K    264       0      36  
 1     182 M       738 K    59 M   471 M    196 M     0    1837 K
-----------------------------------------------------------------------
 *     182 M       738 K    60 M   471 M    196 M     0    1837 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.15        Core1: 33.60        
Core2: 26.04        Core3: 38.75        
Core4: 25.46        Core5: 31.82        
Core6: 23.46        Core7: 30.53        
Core8: 27.47        Core9: 20.49        
Core10: 24.58        Core11: 18.25        
Core12: 22.56        Core13: 37.25        
Core14: 23.63        Core15: 39.59        
Core16: 24.83        Core17: 31.06        
Core18: 25.39        Core19: 29.14        
Core20: 25.31        Core21: 32.04        
Core22: 25.09        Core23: 30.57        
Core24: 24.87        Core25: 29.87        
Core26: 25.00        Core27: 17.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.19
Socket1: 31.65
DDR read Latency(ns)
Socket0: 73009.95
Socket1: 242.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.81        Core1: 32.47        
Core2: 25.51        Core3: 37.49        
Core4: 24.94        Core5: 30.36        
Core6: 26.02        Core7: 29.58        
Core8: 25.06        Core9: 20.22        
Core10: 24.80        Core11: 18.13        
Core12: 24.13        Core13: 36.08        
Core14: 25.19        Core15: 35.53        
Core16: 23.92        Core17: 30.00        
Core18: 24.62        Core19: 28.64        
Core20: 25.23        Core21: 31.38        
Core22: 26.37        Core23: 30.47        
Core24: 24.40        Core25: 29.06        
Core26: 25.25        Core27: 17.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.28
Socket1: 30.55
DDR read Latency(ns)
Socket0: 74777.23
Socket1: 251.75
irq_total: 344719.950032706
cpu_total: 30.68
cpu_0: 0.86
cpu_1: 84.30
cpu_2: 0.13
cpu_3: 96.74
cpu_4: 0.07
cpu_5: 95.14
cpu_6: 0.07
cpu_7: 57.29
cpu_8: 0.40
cpu_9: 31.40
cpu_10: 0.07
cpu_11: 51.96
cpu_12: 0.07
cpu_13: 71.92
cpu_14: 0.13
cpu_15: 56.55
cpu_16: 0.07
cpu_17: 56.55
cpu_18: 0.13
cpu_19: 67.60
cpu_20: 0.07
cpu_21: 50.37
cpu_22: 0.00
cpu_23: 50.90
cpu_24: 0.07
cpu_25: 48.70
cpu_26: 0.07
cpu_27: 37.39
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12282777012
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12282777012
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1554026
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1554026
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1334950
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1334950
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1553983
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1553983
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1334919
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1334919
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12344666754
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12344666754
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11189623815
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11189623815
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11184378001
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11184378001


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.02        Core1: 34.06        
Core2: 27.17        Core3: 37.15        
Core4: 25.27        Core5: 26.30        
Core6: 27.08        Core7: 29.33        
Core8: 27.64        Core9: 21.14        
Core10: 25.70        Core11: 15.96        
Core12: 23.81        Core13: 35.97        
Core14: 25.77        Core15: 38.26        
Core16: 25.54        Core17: 29.48        
Core18: 23.28        Core19: 28.29        
Core20: 23.70        Core21: 30.99        
Core22: 21.06        Core23: 30.30        
Core24: 22.42        Core25: 31.71        
Core26: 22.58        Core27: 18.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.38
Socket1: 30.25
DDR read Latency(ns)
Socket0: 71475.90
Socket1: 255.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.79        Core1: 32.65        
Core2: 26.94        Core3: 36.66        
Core4: 25.41        Core5: 25.42        
Core6: 25.38        Core7: 28.57        
Core8: 26.33        Core9: 20.78        
Core10: 25.37        Core11: 16.67        
Core12: 26.00        Core13: 35.17        
Core14: 23.67        Core15: 41.38        
Core16: 24.74        Core17: 28.58        
Core18: 27.34        Core19: 26.80        
Core20: 25.86        Core21: 30.15        
Core22: 30.15        Core23: 32.67        
Core24: 26.35        Core25: 30.18        
Core26: 27.36        Core27: 18.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.97
Socket1: 30.00
DDR read Latency(ns)
Socket0: 75504.70
Socket1: 260.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.85        Core1: 31.41        
Core2: 25.73        Core3: 38.17        
Core4: 26.65        Core5: 29.40        
Core6: 26.90        Core7: 30.06        
Core8: 27.40        Core9: 19.62        
Core10: 25.76        Core11: 16.74        
Core12: 24.44        Core13: 36.01        
Core14: 24.53        Core15: 39.44        
Core16: 26.24        Core17: 29.59        
Core18: 25.32        Core19: 28.34        
Core20: 26.32        Core21: 31.66        
Core22: 26.37        Core23: 29.50        
Core24: 26.61        Core25: 30.36        
Core26: 27.28        Core27: 16.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.41
Socket1: 30.63
DDR read Latency(ns)
Socket0: 73282.32
Socket1: 249.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.89        Core1: 34.15        
Core2: 25.90        Core3: 37.83        
Core4: 25.06        Core5: 29.25        
Core6: 24.83        Core7: 30.24        
Core8: 26.69        Core9: 20.65        
Core10: 24.39        Core11: 17.41        
Core12: 24.94        Core13: 36.35        
Core14: 23.29        Core15: 42.41        
Core16: 23.78        Core17: 30.70        
Core18: 24.44        Core19: 28.41        
Core20: 24.88        Core21: 31.84        
Core22: 25.56        Core23: 30.31        
Core24: 25.73        Core25: 30.68        
Core26: 26.78        Core27: 18.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.82
Socket1: 31.24
DDR read Latency(ns)
Socket0: 73714.21
Socket1: 247.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16899
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418330658; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418334446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209308333; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209308333; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7209313251; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7209313251; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209318071; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209318071; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7209246832; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7209246832; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007715384; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4171666; Consumed Joules: 254.62; Watts: 42.39; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2332015; Consumed DRAM Joules: 35.68; DRAM Watts: 5.94
S1P0; QPIClocks: 14418355494; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418357470; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209261131; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209261131; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7209260960; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7209260960; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209260965; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209260965; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7209261009; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7209261009; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007724517; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8383673; Consumed Joules: 511.70; Watts: 85.18; Thermal headroom below TjMax: 46
S1; Consumed DRAM energy units: 6385139; Consumed DRAM Joules: 97.69; DRAM Watts: 16.26
----------------------------------------------------------------------------------------------

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 42d4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     244 K    804 K    0.70    0.08    0.01    0.02     9016        1        9     70
   1    1     0.21   0.21   1.00    1.20     125 M    152 M    0.18    0.24    0.06    0.07     2912    16335       55     52
   2    0     0.00   0.61   0.00    0.61      33 K     94 K    0.65    0.16    0.00    0.01     5432        1        2     68
   3    1     0.22   0.18   1.18    1.20     168 M    200 M    0.16    0.20    0.08    0.09     4648    13818       93     51
   4    0     0.00   0.72   0.00    0.60      10 K     61 K    0.83    0.21    0.00    0.01      560        0        1     70
   5    1     0.48   0.42   1.15    1.20     116 M    154 M    0.24    0.23    0.02    0.03     4648    12883       31     51
   6    0     0.00   0.35   0.00    0.60      21 K     63 K    0.66    0.39    0.01    0.03     3920        3        1     69
   7    1     0.15   0.21   0.72    1.20      74 M     92 M    0.19    0.25    0.05    0.06     2240    13880      109     51
   8    0     0.00   0.35   0.00    0.60    6702       39 K    0.83    0.10    0.00    0.02      280        0        0     68
   9    1     0.27   0.80   0.33    0.82    6628 K     16 M    0.59    0.47    0.00    0.01       56      507       17     52
  10    0     0.00   0.40   0.00    0.60    4879       40 K    0.88    0.12    0.00    0.02      392        0        0     68
  11    1     0.32   0.46   0.70    1.20      27 M     55 M    0.50    0.49    0.01    0.02      392     1196       21     50
  12    0     0.00   0.37   0.00    0.60    6609       50 K    0.87    0.13    0.00    0.02      168        0        0     69
  13    1     0.18   0.20   0.92    1.20     138 M    172 M    0.19    0.20    0.08    0.10     1624     5214       17     50
  14    0     0.00   0.38   0.00    0.60    3573       36 K    0.90    0.13    0.00    0.02        0        0        0     69
  15    1     0.12   0.16   0.73    1.19     116 M    138 M    0.16    0.19    0.10    0.12      280     8633       14     50
  16    0     0.00   0.35   0.00    0.60    6883       45 K    0.85    0.13    0.00    0.02      448        1        0     69
  17    1     0.13   0.19   0.68    1.16      74 M     91 M    0.18    0.25    0.06    0.07     3752    12907      108     51
  18    0     0.00   0.52   0.00    0.60    8209       51 K    0.84    0.15    0.00    0.01      672        0        0     70
  19    1     0.22   0.26   0.85    1.20      77 M    100 M    0.23    0.29    0.04    0.05     2800    13980       30     53
  20    0     0.00   0.51   0.00    0.60    5414       46 K    0.88    0.16    0.00    0.01      448        0        1     70
  21    1     0.13   0.22   0.61    1.13      67 M     82 M    0.18    0.24    0.05    0.06     3136    11459       13     53
  22    0     0.00   0.35   0.00    0.60    3685       36 K    0.90    0.08    0.00    0.02      168        0        0     70
  23    1     0.09   0.14   0.62    1.15      74 M     90 M    0.17    0.24    0.09    0.11     4424    13629       41     53
  24    0     0.00   0.52   0.00    0.60    5795       47 K    0.88    0.15    0.00    0.01      224        0        0     71
  25    1     0.11   0.19   0.58    1.08      68 M     83 M    0.17    0.25    0.06    0.08     4200    12686       28     53
  26    0     0.00   0.38   0.00    0.60    7395       43 K    0.83    0.08    0.00    0.02     5488        1        0     70
  27    1     0.15   0.40   0.38    0.85      16 M     34 M    0.52    0.59    0.01    0.02      224      652        8     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.46   0.00    0.60     369 K   1461 K    0.75    0.13    0.00    0.02    27216        7       12     61
 SKT    1     0.20   0.27   0.75    1.15    1155 M   1465 M    0.21    0.26    0.04    0.05    35336   137779      585     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.27   0.37    1.15    1155 M   1466 M    0.21    0.26    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:  104 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.63 %

 C1 core residency: 17.46 %; C3 core residency: 0.40 %; C6 core residency: 49.50 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.64 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.49 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   16%    16%   
 SKT    1       15 G     15 G   |   16%    16%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.80     0.30     211.53      29.73         147.23
 SKT   1    147.40    116.15     428.18      81.49         152.52
---------------------------------------------------------------------------------------------------------------
       *    148.20    116.44     639.71     111.23         152.50
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
