Release 12.2 - xst M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: SDCard.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SDCard.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SDCard"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : SDCard
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/SDtempRAM.v" in library work
Compiling verilog file "sendSD.v" in library work
Module <SDtempRAM> compiled
Compiling verilog file "receiveSD.v" in library work
Module <sendSD> compiled
Compiling verilog file "blockReceiveSD.v" in library work
Module <receiveSD> compiled
Compiling verilog file "ExecuteCommand.v" in library work
Module <blockReceiveSD> compiled
Compiling verilog file "SDCardReader.v" in library work
Module <ExecuteCommand> compiled
Compiling verilog file "LEDDriver.v" in library work
Module <SDCardReader> compiled
Compiling verilog file "SDCard.v" in library work
Module <LEDDriver> compiled
Module <SDCard> compiled
No errors in compilation
Analysis of file <"SDCard.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SDCard> in library <work> with parameters.
	maxClock = "11001000"
	maxDelay = "010111110101111000010000000"

Analyzing hierarchy for module <SDCardReader> in library <work>.

Analyzing hierarchy for module <LEDDriver> in library <work>.

Analyzing hierarchy for module <ExecuteCommand> in library <work>.

Analyzing hierarchy for module <sendSD> in library <work>.

Analyzing hierarchy for module <receiveSD> in library <work>.

Analyzing hierarchy for module <blockReceiveSD> in library <work> with parameters.
	maxCount = "111111111111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SDCard>.
	maxClock = 8'b11001000
	maxDelay = 27'b010111110101111000010000000
WARNING:Xst:2211 - "ipcore_dir/SDtempRAM.v" line 45: Instantiating black box module <SDtempRAM>.
Module <SDCard> is correct for synthesis.
 
Analyzing module <SDCardReader> in library <work>.
Module <SDCardReader> is correct for synthesis.
 
Analyzing module <ExecuteCommand> in library <work>.
Module <ExecuteCommand> is correct for synthesis.
 
Analyzing module <sendSD> in library <work>.
Module <sendSD> is correct for synthesis.
 
Analyzing module <receiveSD> in library <work>.
Module <receiveSD> is correct for synthesis.
 
Analyzing module <blockReceiveSD> in library <work>.
	maxCount = 12'b111111111111
Module <blockReceiveSD> is correct for synthesis.
 
Analyzing module <LEDDriver> in library <work>.
Module <LEDDriver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LEDDriver>.
    Related source file is "LEDDriver.v".
    Found 16x8-bit ROM for signal <LedOut>.
    Found 4-bit register for signal <LedSync>.
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <LEDDriver> synthesized.


Synthesizing Unit <sendSD>.
    Related source file is "sendSD.v".
    Found 1-bit 48-to-1 multiplexer for signal <$varindex0000> created at line 28.
    Found 6-bit register for signal <count>.
    Found 6-bit subtractor for signal <count$addsub0000> created at line 40.
    Found 48-bit register for signal <dataOut>.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <sendSD> synthesized.


Synthesizing Unit <receiveSD>.
    Related source file is "receiveSD.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 51 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <received>.
    Found 3-bit register for signal <count>.
    Found 3-bit subtractor for signal <count$addsub0000> created at line 47.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <receiveSD> synthesized.


Synthesizing Unit <blockReceiveSD>.
    Related source file is "blockReceiveSD.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk400                    (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit up counter for signal <count>.
    Found 16-bit register for signal <value>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <blockReceiveSD> synthesized.


Synthesizing Unit <ExecuteCommand>.
    Related source file is "ExecuteCommand.v".
WARNING:Xst:1780 - Signal <blockReceive> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk400                    (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ExecuteCommand> synthesized.


Synthesizing Unit <SDCardReader>.
    Related source file is "SDCardReader.v".
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <SDcs>.
    Found 8-bit register for signal <delayCounter>.
    Found 8-bit subtractor for signal <delayCounter$addsub0000> created at line 68.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <SDCardReader> synthesized.


Synthesizing Unit <SDCard>.
    Related source file is "SDCard.v".
WARNING:Xst:646 - Signal <state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clk400>.
    Found 8-bit up counter for signal <clockCounter>.
    Found 27-bit up counter for signal <delayCount>.
    Found 8-bit up counter for signal <testAddress>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <SDCard> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 3-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Counters                                             : 5
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 27-bit up counter                                     : 1
 8-bit up counter                                      : 2
# Registers                                            : 10
 1-bit register                                        : 2
 16-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 48-bit register                                       : 1
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 1
 1-bit 48-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <u0/u0/state/FSM> on signal <state[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000001
 0001  | 000010
 0010  | 000100
 0011  | 001000
 0100  | 010000
 0101  | 100000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <u0/u0/u2/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u0/u0/u1/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Reading core <ipcore_dir/SDtempRAM.ngc>.
Loading core <SDtempRAM> for timing and area information for instance <u2>.
INFO:Xst:2261 - The FF/Latch <dataOut_1> in Unit <u0> is equivalent to the following 36 FFs/Latches, which will be removed : <dataOut_3> <dataOut_5> <dataOut_6> <dataOut_8> <dataOut_9> <dataOut_10> <dataOut_11> <dataOut_12> <dataOut_13> <dataOut_14> <dataOut_15> <dataOut_16> <dataOut_17> <dataOut_18> <dataOut_19> <dataOut_20> <dataOut_21> <dataOut_22> <dataOut_23> <dataOut_24> <dataOut_25> <dataOut_26> <dataOut_27> <dataOut_28> <dataOut_29> <dataOut_30> <dataOut_31> <dataOut_32> <dataOut_33> <dataOut_34> <dataOut_35> <dataOut_36> <dataOut_37> <dataOut_38> <dataOut_39> <dataOut_47> 
INFO:Xst:2261 - The FF/Latch <dataOut_0> in Unit <u0> is equivalent to the following 4 FFs/Latches, which will be removed : <dataOut_2> <dataOut_4> <dataOut_7> <dataOut_46> 
WARNING:Xst:1710 - FF/Latch <dataOut_1> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <dataOut<47:47>> (without init value) have a constant value of 0 in block <sendSD>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 3-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Counters                                             : 5
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 27-bit up counter                                     : 1
 8-bit up counter                                      : 2
# Registers                                            : 99
 Flip-Flops                                            : 99
# Multiplexers                                         : 1
 1-bit 48-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dataOut_22> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_23> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_24> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_25> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_26> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_27> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_28> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_29> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_30> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_31> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_32> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_33> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_34> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_35> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_36> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_37> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_38> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_39> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_1> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_3> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_5> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_6> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_8> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_9> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_10> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_11> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_12> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_13> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_14> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_15> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_16> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_17> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_18> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_19> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_20> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataOut_21> (without init value) has a constant value of 0 in block <sendSD>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dataOut_0> in Unit <sendSD> is equivalent to the following 4 FFs/Latches, which will be removed : <dataOut_2> <dataOut_4> <dataOut_7> <dataOut_46> 
INFO:Xst:2261 - The FF/Latch <dataOut_41> in Unit <sendSD> is equivalent to the following FF/Latch, which will be removed : <dataOut_42> 

Optimizing unit <SDCard> ...

Optimizing unit <LEDDriver> ...

Optimizing unit <sendSD> ...

Optimizing unit <receiveSD> ...

Optimizing unit <blockReceiveSD> ...

Optimizing unit <SDCardReader> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SDCard, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 139
 Flip-Flops                                            : 139

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SDCard.ngr
Top Level Output File Name         : SDCard
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 411
#      GND                         : 2
#      INV                         : 6
#      LUT1                        : 54
#      LUT2                        : 43
#      LUT2_D                      : 3
#      LUT2_L                      : 2
#      LUT3                        : 42
#      LUT3_L                      : 2
#      LUT4                        : 89
#      LUT4_D                      : 7
#      LUT4_L                      : 7
#      MUXCY                       : 73
#      MUXF5                       : 8
#      VCC                         : 2
#      XORCY                       : 71
# FlipFlops/Latches                : 139
#      FDC                         : 78
#      FDC_1                       : 16
#      FDCE                        : 23
#      FDP                         : 1
#      FDPE                        : 1
#      FDR                         : 16
#      FDRE                        : 4
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 2
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      136  out of   4656     2%  
 Number of Slice Flip Flops:            139  out of   9312     1%  
 Number of 4 input LUTs:                255  out of   9312     2%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk4001                            | BUFG                   | 76    |
clk50                              | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 119   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.577ns (Maximum Frequency: 152.045MHz)
   Minimum input arrival time before clock: 5.333ns
   Maximum output required time after clock: 10.677ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk4001'
  Clock period: 6.299ns (frequency: 158.755MHz)
  Total number of paths / destination ports: 671 / 113
-------------------------------------------------------------------------
Delay:               6.299ns (Levels of Logic = 4)
  Source:            u0/delayCounter_1 (FF)
  Destination:       u0/delayCounter_7 (FF)
  Source Clock:      clk4001 rising
  Destination Clock: clk4001 rising

  Data Path: u0/delayCounter_1 to u0/delayCounter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.762  u0/delayCounter_1 (u0/delayCounter_1)
     LUT2_D:I0->O          3   0.704   0.535  u0/Msub_delayCounter_addsub0000_cy<1>11 (u0/Msub_delayCounter_addsub0000_cy<1>)
     LUT4:I3->O            8   0.704   0.836  u0/delayDone (u0/delayDone)
     LUT2:I1->O            2   0.704   0.451  u0/delayCounter_mux0000<4>11 (u0/N26)
     LUT4:I3->O            1   0.704   0.000  u0/delayCounter_mux0000<6>1 (u0/delayCounter_mux0000<6>)
     FDC:D                     0.308          u0/delayCounter_6
    ----------------------------------------
    Total                      6.299ns (3.715ns logic, 2.584ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 6.577ns (frequency: 152.045MHz)
  Total number of paths / destination ports: 1940 / 93
-------------------------------------------------------------------------
Delay:               6.577ns (Levels of Logic = 3)
  Source:            u1/counter_12 (FF)
  Destination:       u1/counter_15 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: u1/counter_12 to u1/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  u1/counter_12 (u1/counter_12)
     LUT4:I0->O            1   0.704   0.595  u1/counter_or000018 (u1/counter_or000018)
     LUT4:I0->O            5   0.704   0.712  u1/counter_or0000167 (u1/LedSync_cmp_eq0000)
     LUT2:I1->O           16   0.704   1.034  u1/counter_or00002 (u1/counter_or0000)
     FDR:R                     0.911          u1/counter_0
    ----------------------------------------
    Total                      6.577ns (3.614ns logic, 2.963ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              5.333ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       u1/counter_15 (FF)
  Destination Clock: clk50 rising

  Data Path: reset to u1/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           124   1.218   1.466  reset_IBUF (reset_IBUF)
     LUT2:I0->O           16   0.704   1.034  u1/counter_or00002 (u1/counter_or0000)
     FDR:R                     0.911          u1/counter_0
    ----------------------------------------
    Total                      5.333ns (2.833ns logic, 2.500ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk4001'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.038ns (Levels of Logic = 2)
  Source:            SDin (PAD)
  Destination:       u0/u0/u1/received_0 (FF)
  Destination Clock: clk4001 rising

  Data Path: SDin to u0/u0/u1/received_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  SDin_IBUF (SDin_IBUF)
     LUT3:I0->O            1   0.704   0.000  u0/u0/u1/received_mux0000<7>1 (u0/u0/u1/received_mux0000<7>)
     FDCE:D                    0.308          u0/u0/u1/received_0
    ----------------------------------------
    Total                      3.038ns (2.230ns logic, 0.808ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk4001'
  Total number of paths / destination ports: 141 / 9
-------------------------------------------------------------------------
Offset:              10.677ns (Levels of Logic = 5)
  Source:            u2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram (RAM)
  Destination:       LEDout<7> (PAD)
  Source Clock:      clk4001 rising

  Data Path: u2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram to LEDout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB24    1   2.800   0.595  U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram (doutb(12))
     end scope: 'BU2'
     end scope: 'u2'
     LUT4:I0->O            1   0.704   0.595  u1/nibble<0>7 (u1/nibble<0>7)
     LUT2:I0->O            7   0.704   0.883  u1/nibble<0>19 (u1/nibble<0>)
     LUT4:I0->O            1   0.704   0.420  u1/Mrom_LedOut41 (LEDout_4_OBUF)
     OBUF:I->O                 3.272          LEDout_4_OBUF (LEDout<4>)
    ----------------------------------------
    Total                     10.677ns (8.184ns logic, 2.493ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 453 / 12
-------------------------------------------------------------------------
Offset:              10.133ns (Levels of Logic = 5)
  Source:            u1/LedSync_1 (FF)
  Destination:       LEDout<7> (PAD)
  Source Clock:      clk50 rising

  Data Path: u1/LedSync_1 to LEDout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.844  u1/LedSync_1 (u1/LedSync_1)
     LUT4:I0->O            5   0.704   0.712  u1/LedSync_mux0000<2>1 (u1/LedSync_mux0000<2>)
     LUT4:I1->O            1   0.704   0.595  u1/nibble<1>7 (u1/nibble<1>7)
     LUT2:I0->O            7   0.704   0.883  u1/nibble<1>19 (u1/nibble<1>)
     LUT4:I0->O            1   0.704   0.420  u1/Mrom_LedOut51 (LEDout_5_OBUF)
     OBUF:I->O                 3.272          LEDout_5_OBUF (LEDout<5>)
    ----------------------------------------
    Total                     10.133ns (6.679ns logic, 3.454ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.79 secs
 
--> 

Total memory usage is 201324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :    5 (   0 filtered)

