{
  "circuit_name": "s953",
  "total_implementations": 400,
  "generated_at": "2025-12-27T00:41:38.147922",
  "implementations": [
    {
      "circuit_name": "s953",
      "implementation_id": 1,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "4bd45d977823e9c7"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 2,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "c872f0ba9dc29c75"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 3,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "7b62a8b0736724eb"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 4,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "3e0a50c1fbe49460"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 5,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "bb4aa5af17fd1f10"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 6,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "9d16070674d34ccf"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 7,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "e6f140dbc5ed0a51"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 8,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "63929ca72aaabbe3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 9,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "0f06eeb7cb09457f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 10,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "f47ae174bef3b1fd"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 11,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "92cd302a10a83155"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 12,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "e921639036dd4397"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 13,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "a1bb46ed9d142222"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 14,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "2c17cc3110c32e1f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 15,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "a6224f8c266a5a07"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 16,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "42d964e35635b7c4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 17,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "071201354655dff1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 18,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "896f804741b8fee4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 19,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "a3862b10b489cb38"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 20,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "ff36e198f8607809"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 21,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "ee8d2b617bffd545"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 22,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "5c645e73c978174c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 23,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "5c349dd0d0b4cd54"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 24,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "ec3810cfc24966d5"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 25,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "fc731ac2649e29e5"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 26,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "da84d193398bebad"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 27,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "d5fec28abd8fbb3e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 28,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "23ee4d747e9db6d3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 29,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "5d73ba1143e251c5"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 30,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "367e579436ef0620"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 31,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "bd97dbd653de59bf"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 32,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "ad5e94a9c5a09f28"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 33,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "aacf3ec74b0582f1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 34,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "6a70d64a3b98953e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 35,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "3851a006d9e1f866"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 36,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "bc7a2fb03cb91b65"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 37,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "65982b152926a5a4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 38,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "8874d953c9216f76"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 39,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "3f4549d0756d3e56"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 40,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "d079cf948abed443"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 41,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "79724db7eb505a3d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 42,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "1b7c8c0e62d18237"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 43,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "e14e9e815be9446b"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 44,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "d9ca2c71cca6ccc9"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 45,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "3b44dfcdf2477ff4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 46,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "b8a8c83fbffbf838"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 47,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "36b7ca297ee03360"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 48,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "b71b8aa3ad8e2eff"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 49,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "deb6eae9ab92aa2e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 50,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "1e435e5c22fb88a1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 51,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "e0839cebcb6860a1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 52,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "cccee7e007d83a3f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 53,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "857fae19fd25bd7e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 54,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "f770b4a510d64219"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 55,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "47dc54c6e521a2cd"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 56,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "3835cb27f066e082"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 57,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "a3252aac3f491314"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 58,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "05b7912e3ac7918e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 59,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "8a9e42d0cb147b30"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 60,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "44913f5534b4a3c1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 61,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "76c3852fab9071cf"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 62,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.143898",
      "config_hash": "2eec5f944204669f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 63,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "48c39f87f66ebd93"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 64,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "68e16f501c2e6638"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 65,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "94800f9889bfd94b"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 66,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "39c59cc0c30ad8c7"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 67,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "05e73deefff55ded"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 68,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "8bf609bfb6b337a5"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 69,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "985b493c4a838df2"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 70,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "03c5985789eda076"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 71,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "cbe1fe1c5313c9f1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 72,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "cedad26391b1aa4f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 73,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "7e26448cc0d47b85"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 74,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "9d9d31c8787f79ae"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 75,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "05acec0a6bbe1423"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 76,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "bd3f1e7c725e73af"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 77,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "848ad36888bb42ba"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 78,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "0309f4f2a8678890"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 79,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "0a123c51b64d11df"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 80,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "ff4dd1fe2fddbd93"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 81,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "cc1003f9a06a1a26"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 82,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "23840d0a1c667151"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 83,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "524e76a70cee2d6c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 84,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "38f541863dee7897"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 85,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "a136c1a67c927ac9"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 86,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "39e0b8f1ae7af320"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 87,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "51e8a45086b11989"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 88,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "e1af40a9f92bce89"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 89,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "4ee126fc35a93534"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 90,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "c04f79599e927b97"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 91,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "365bf3908250ed9a"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 92,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "0edf4f5b8a523da0"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 93,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "d446d1db2cd8372b"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 94,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "45ddd466481f26e3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 95,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "f721232f11b2359d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 96,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "a8b48f71639f2bfd"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 97,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "0c6acc8913ffec13"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 98,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "e7e931a5fca3e51d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 99,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "51b47005ac28c00f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 100,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "33a0161c9fad5ad2"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 101,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "b8d2804b7afc420e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 102,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "a70924ca76da7ff3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 103,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "2eef5d23f29f3e8c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 104,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "0ac00522c6bdb6ad"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 105,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "06cd4c976f50f932"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 106,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "5b783c1d386c1601"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 107,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "dac24b851923a41a"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 108,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "3c71333b306d0eed"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 109,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "0e015da11dba9b2a"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 110,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "1499b2871319c6ee"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 111,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "d65fffdb8f4e2561"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 112,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "b57c13edd2dcb54a"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 113,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "afc40ca3a8e1c756"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 114,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "b6b554ef3bcad1a3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 115,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "66691fcc4b5f89fd"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 116,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "ce9c80e6bce7000d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 117,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "86e96fa2fafabc89"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 118,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "5bb2e69c8ba7337f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 119,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "7df8a3d916bb7c17"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 120,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "21b98437f90ed687"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 121,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "65e0f703f24d9b55"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 122,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "6aeec1d1465d5618"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 123,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "3513740aa97f4aee"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 124,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "1f2d5274fa21467e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 125,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "64eb1c665efe46d2"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 126,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "1b8ad5b53da08a2a"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 127,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "5e27e209555d6d76"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 128,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "b00784409da7b65c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 129,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "c71e20655e7af48e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 130,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "f3d6874f04001e1c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 131,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "c8c91e2182e7a0e8"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 132,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "7021b9a189d5f604"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 133,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "15f00a73091329ca"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 134,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "4bc2f0f0b1802f48"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 135,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "1e53450103c3ec47"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 136,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "035b8353540b90e0"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 137,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "172d29004ecb3d05"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 138,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "d661fecea53e5586"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 139,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "869b90f87903abfe"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 140,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "ec2c2c8fa6d74537"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 141,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "947facd181544436"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 142,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "727ce072c33bae82"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 143,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "f79c2512d4934051"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 144,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "6a00d5003126a886"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 145,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "d189c82b6a6d2596"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 146,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "685f31cf81bd320e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 147,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "17d4f145906f2343"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 148,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "c4ba587059d26a51"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 149,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "1a3268b67f9e6876"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 150,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "10d134a6b1d24770"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 151,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "b00f93898e0bde5d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 152,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "120e5cdbe406db82"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 153,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "640f1938e892f218"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 154,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "987c97f0900affb6"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 155,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "e6e717b8487b3b4a"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 156,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "5409cd6777b5ed38"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 157,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "6934479b844a570a"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 158,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "925b1995ad8801c2"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 159,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "36797c2edcf5119f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 160,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "2dc5ae8fe9be7359"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 161,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "f61777b22c41f9db"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 162,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "e8ed5b124156e0a8"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 163,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "d3ea7cacce994961"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 164,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "aab996d6cef87531"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 165,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "66448abb2137c63d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 166,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.144922",
      "config_hash": "7694403580e88fc3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 167,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "ca25f6bd83bf3d6f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 168,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "e302755fb6d02ade"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 169,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "2a86760f71acc600"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 170,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "66121ccbe763a3ad"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 171,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "5a9b7143e7e2edc9"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 172,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "ba2b8b391d86d66a"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 173,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "c5657fd5f5b229d8"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 174,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "eac461fe5fdbae54"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 175,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "3e02b13c2a9e3cec"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 176,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "37ae92899727565c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 177,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "e307aaf9659b19be"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 178,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "203fcdd817d4b296"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 179,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "53963c001ddbf4aa"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 180,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "93cd3ab3bc2c10fd"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 181,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "24bf4d8643b96410"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 182,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "ee0537ada4949914"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 183,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "b574bd625c1e3541"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 184,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "d10ecfd16232431f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 185,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "a56959438591400d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 186,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "901edabd47bdc1ce"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 187,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "c6a09d1809bb6b7f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 188,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "24c29ef11f871c59"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 189,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "0fe05a0b26ae01c3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 190,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "4b15bc8b2decd5fe"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 191,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "fe8445d657c81219"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 192,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "dee49683ded6eb68"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 193,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "a97e48a0e991fea3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 194,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "13d32bb518a0a86c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 195,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "dfdd6f2b98e4d639"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 196,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "728af5183db29440"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 197,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "acb2d83391d8d58d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 198,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "ce88c980ea6cd5a5"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 199,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "33c49ca1a9f92e07"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 200,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "88e8d4badae3c172"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 201,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "af82c907f4cbac4c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 202,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "381e981b3240149b"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 203,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "154b0325eb74741c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 204,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "1f7cb92303fc0646"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 205,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "88dac2ec7e958fe6"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 206,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "e44909f73f19a7f8"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 207,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "9dece31a1bd62f5d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 208,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "eeb4c60c3d8e00d8"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 209,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "943c30f920163809"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 210,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "557bbe677e690a3e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 211,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "600a8e0b6faac9b1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 212,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "cbd3361f56ccfc98"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 213,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "6d8152a1b22f4cc1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 214,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "3a02eebf6a5bce49"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 215,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "207355937fd2e924"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 216,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "6255311cb6831b95"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 217,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "7d6dd19924a5fef3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 218,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "122ced8f35d3d540"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 219,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "daf729b0936107af"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 220,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "41a0fd27c90e9f50"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 221,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "bc44c9926a133ad7"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 222,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "934cd3bb643136c4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 223,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "5286eab8284d291b"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 224,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "c82d57498197e774"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 225,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "62cfd72b9f2d23ae"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 226,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "0fde4030477713fd"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 227,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "76b105bd84baa449"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 228,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "8cd4039d2162e36e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 229,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "f0b9605f4dad53ae"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 230,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "9a6662075a1051b8"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 231,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "4cb997df1bb04e0b"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 232,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "e69c6cb76ce4eabc"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 233,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "c86029f177992752"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 234,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "43e320b9735067e1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 235,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "fa6a8945a9dae199"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 236,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "6c454e8ac4b626b9"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 237,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "0c383c4dac3f38e4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 238,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "ebf0ec8ab407a7d6"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 239,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "ff2d29799342f969"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 240,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "6594459f5e698a95"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 241,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "af73aea4f9ef05da"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 242,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "39d5f725ea13d7e0"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 243,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "8993b9a0ac3ee017"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 244,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "dafba98928278bd9"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 245,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "6c1e4ef1b0cd49d5"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 246,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "57c95aad84305377"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 247,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "d0369a867f7663f0"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 248,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "3fb9beff0a513b4d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 249,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "4ebb03d38e7993b5"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 250,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "cf7baaa0566d0b34"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 251,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "92289e7b672c7864"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 252,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "4f5737af4e8ac202"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 253,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "71ca1101ee58838c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 254,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "53f9300bf9752772"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 255,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "e6ff2b9f46b1a0f4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 256,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "49032bd49c93d0a0"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 257,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "5f4bd3203f341d47"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 258,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "1bb71f518264b5aa"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 259,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "dd4bed269cac0831"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 260,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "8f186e7d47735c26"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 261,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "607fb04d4c5d51ca"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 262,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "28d71402b5aaea39"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 263,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "3d71fb62c88450ca"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 264,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "a43b2896816372d5"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 265,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "469ff86bda4a6db6"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 266,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "07673f4c13635052"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 267,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "bab69292db75862d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 268,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "15335c1c468531f1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 269,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "b3cf66d11c17cdcc"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 270,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "3c3e8b80d3169dff"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 271,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "980987fb074459f7"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 272,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "ae44e918fa70615c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 273,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.145921",
      "config_hash": "74bbc55a6616c4e4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 274,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "0d4dd986582ef05d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 275,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "8ee15db4610bd237"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 276,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "2d960340ff1bdf45"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 277,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "a9be91ada68981cc"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 278,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "238344c1b3d584b0"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 279,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "ebbda282bdb4ff76"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 280,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "d1be8ab301424a40"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 281,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "7e9b717da2733bbe"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 282,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "8ab8cec2df0028dc"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 283,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "d42824351f90e660"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 284,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "bfcf985e0f0bf726"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 285,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "cea697063efc277c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 286,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "b9d69720073ddab2"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 287,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "7b2935c2c41e0b66"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 288,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "0cebc162a8448af6"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 289,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "3c33d5f4ed0bf4bd"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 290,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "7f0a082b9f2b857a"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 291,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "d7629a3d66c27ecb"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 292,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "a46f59a5607dee2f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 293,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "ed9e95201e07b3ba"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 294,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "d466a7ee13235f06"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 295,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "e9e3744ccd0da384"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 296,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "0a1a47019888891d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 297,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "ece9fdd2f3dd9751"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 298,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "f2a8dd121980f783"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 299,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "7049d8578fb5203b"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 300,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "e1ca31a88f4eb408"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 301,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "7e57945cef96fdcb"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 302,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "692c37be90fa6cb3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 303,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "c6e9a2b6f0bee837"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 304,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "090573af2456c826"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 305,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "7eb62fcd70a51a74"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 306,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "7b552969614e7fdc"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 307,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "293a59efc81f8789"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 308,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "d1994c4d380c168d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 309,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "bb450c858e2d3ef4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 310,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "702e2c24e6927098"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 311,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "31a36dce8a4d0ee3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 312,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "c8a324fc1d96026d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 313,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "8cb5c0fb5ee962cb"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 314,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "611104bd6de06ca7"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 315,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "e314b238bdf2e1e1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 316,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "3e05daef7db89391"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 317,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "cd6923da0a709e2b"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 318,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "81b30ddbaec238b1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 319,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "0bf09296f892118c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 320,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "f568f847a933b591"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 321,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "a3e183644b3b54a4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 322,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "87d1a36e62de9cb5"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 323,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "b05356c452254c05"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 324,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "a40dcc23146b56a2"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 325,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "1e147d71aaf5f441"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 326,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "32c47663fa1619ae"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 327,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "ca0207d80a31da0e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 328,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "6de94f1d8d435661"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 329,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "40d589499af11351"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 330,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "3783c140125412f3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 331,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "4ca5e90aba9ed652"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 332,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "b5325cc4d3e139c0"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 333,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "76c1dab55d64b6f2"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 334,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "6cffb50e6ebbdcef"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 335,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "a95c9ca087b3a6dc"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 336,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "70d59752d08345cc"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 337,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "97128d1f53162969"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 338,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "c4bbfb5723e76862"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 339,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "d4f9b3cb4a9de7cc"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 340,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "ba61ad2d788fe945"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 341,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "a1e74d57aa0b17d5"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 342,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "48147d77ed56604d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 343,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "c8b18f24e20d8020"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 344,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "10df268fe62283dd"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 345,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "5f60649f4611b602"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 346,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "f3b3c363716c35f6"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 347,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "1f4d1a2d020ef683"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 348,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "0ddd73d2d83d9a2d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 349,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "626ae20770927fa5"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 350,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "c6085c9485d9246f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 351,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "e9854a38bc61c1a8"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 352,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "00c5812a491876b9"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 353,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "bba4191bcd5f6ee4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 354,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "6a240aad742cbb62"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 355,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "185338e081d0cf5b"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 356,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "4c989da5270ca5cc"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 357,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "4ee08b38d0abf077"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 358,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "6bc936354997dc88"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 359,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.146921",
      "config_hash": "d5e5657676a2b44c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 360,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "af709025b8f9c860"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 361,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "77015d87da559a59"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 362,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "ae7f957741ab6480"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 363,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "48673f5f05407d6c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 364,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "bd1baa5c85d702fd"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 365,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "44f7411eb135148d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 366,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "fc16485de95b25bf"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 367,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "25d3aa015965027e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 368,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "a21c7d2a789a0736"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 369,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "7f1718a39bccacab"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 370,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "0977eb026d4afbb9"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 371,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "b575ebaa49b24b8f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 372,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "14ca73ef2d482eac"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 373,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "92a42aacabd5652f"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 374,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "598e300ee81e48a0"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 375,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "8e851d351e0f72b8"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 376,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "73d0b706be7f6114"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 377,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "bae346bb61c2a3c4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 378,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "27036c1cdfd20cfe"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 379,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "520709178f1f1d92"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 380,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "2a89c4b12f0015fd"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 381,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "668093f71874e058"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 382,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "e23814dd24057eed"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 383,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "e4cb1d208513ad85"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 384,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "eb3588e3edf3fb8e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 385,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "1a0f76ccbca38e3c"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 386,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "681370082da047c4"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 387,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "0ebad5c60c3c38e3"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 388,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "ba3e6ce7cc4fecba"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 389,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "215ed87e7f3f7130"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 390,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "3c48de3dc5394753"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 391,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "8e66d36e84a9725d"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 392,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "10942ac66ef57b9e"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 393,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "69b295fbe7b40260"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 394,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "fef7d37efc0a2308"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 395,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "41d1dfdcd7f5c747"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 396,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "81974900395a05c1"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 397,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "c69bea8964b82cd7"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 398,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "496fe8e14a0e8fc6"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 399,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "03f65b3f65e20bd5"
    },
    {
      "circuit_name": "s953",
      "implementation_id": 400,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:38.147922",
      "config_hash": "88514bc8924b4642"
    }
  ]
}