date tue jan gmt server apache content type text html content length last modified wed nov gmt b b lab syllabus fall digital design b b lab syllabus fall contents associate instructor newsgroup format lab laboratory grading lab info lab schedule friendly ai david wilson office lindley hall x office hours tuesday wednesday e mail davwils cs indiana edu newsgroup newsgroup set course ac csci b recommended post questions newsgroup want know answer question chances someone else also know answer question someone posted encourage post answer discuss possible solutions course assumes following guidelines academic honesty format lab first nine weeks lab except first lab assignment due beginning lab assignment typically consist written work working circuit logic engine since pdp wiring intensive project divided three parts extended deadlines addition lab assignments given laboratory exam relating pdp exam come end semester test practical depth knowledge circuit please note general working pairs written exercises handed individually graded individual work partner co operate circuits however given single grade circuitry wiring experience shared responsibility make sure understand wiring partner done make sure fair share may divide work however partner prefer see one consistently enough work may re arrange groups laboratory grading lab grade broken following way lab assignments working pdp final exam lab info software tools documentation man pages sample diglog configuration file getting started diglog manual asm control pdp lab pdp faq pdp info web laboratory schedule digital design b b fall week manual section topic september lab introduction laboratory equipment procedures simulation september september lab mixed logic september lab three state logic lab programmable logic plds october lab synthesis combinational elements muxes encoders comparators october lab alu october lab sequential circuits counters october lab register transfer concepts october lab building pdp data path pals lab manual asm control pdp lab building pdp controller november november november week completed design wiring pdp processor installed wired supplied o interface november thanksgiving recess december lab debugging testing pdp processor december final pdp test lab checkout december finals week scheduled lab activity dcw