Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar  2 21:38:45 2020
| Host         : DESKTOP-JKIHMQQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              55 |           17 |
| Yes          | No                    | No                     |              68 |           29 |
| Yes          | No                    | Yes                    |              32 |           17 |
| Yes          | Yes                   | No                     |              16 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------------------+---------------------------------------------+------------------+----------------+
|         Clock Signal        |                  Enable Signal                  |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-----------------------------+-------------------------------------------------+---------------------------------------------+------------------+----------------+
|  SSG_DISP/CathMod/s_clk_500 |                                                 | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0    |                2 |              2 |
|  SSG_DISP/CathMod/s_clk_500 |                                                 | SSG_DISP/CathMod/r_disp_digit[0]            |                2 |              2 |
|  CLK_IBUF_BUFG              |                                                 |                                             |                2 |              3 |
|  sclk_BUFG                  | Otter_MCU/CU_FSM_OTTER/memRDEN1_net             |                                             |                4 |              4 |
|  sclk_BUFG                  |                                                 |                                             |                5 |              7 |
|  SSG_DISP/CathMod/s_clk_500 |                                                 |                                             |                6 |              9 |
|  sclk_BUFG                  | Otter_MCU/MEMORY_OTTER/FSM_sequential_PS_reg[0] | Otter_MCU/MEMORY_OTTER/ioBuffer[15]_i_1_n_0 |                9 |             16 |
|  sclk_BUFG                  | Otter_MCU/MEMORY_OTTER/LEDS[15]_i_3_0[0]        |                                             |                6 |             16 |
|  sclk_BUFG                  | Otter_MCU/MEMORY_OTTER/ioBuffer[15]_i_4_0[0]    |                                             |                8 |             16 |
|  CLK_IBUF_BUFG              |                                                 | SSG_DISP/CathMod/clear                      |                5 |             20 |
|  CLK_IBUF_BUFG              |                                                 | clk_div/sclk_0                              |                8 |             31 |
|  sclk_BUFG                  | reg_file_reg_r1_0_31_0_5_i_121_n_0              |                                             |               11 |             32 |
|  sclk_BUFG                  | Otter_MCU/MEMORY_OTTER/E[0]                     | BTNC_IBUF                                   |               17 |             32 |
|  sclk_BUFG                  | Otter_MCU/MEMORY_OTTER/p_0_in                   |                                             |               12 |             96 |
+-----------------------------+-------------------------------------------------+---------------------------------------------+------------------+----------------+


