

================================================================
== Vitis HLS Report for 'dpu_func'
================================================================
* Date:           Thu Dec 29 12:30:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     7803|  10.000 ns|  78.030 us|    1|  7803|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- FUNC_MATMUL_LOOP0  |     5208|     6186|  868 ~ 1031|          -|          -|     6|        no|
        |- FUNC_NTT_LOOP0     |     6536|     7800|   817 ~ 975|          -|          -|     8|        no|
        |- FUNC_INTT_LOOP0    |     6528|     7792|   816 ~ 974|          -|          -|     8|        no|
        +---------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 310
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 18 36 136 194 252 253 2 94 
2 --> 3 252 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 19 
19 --> 20 252 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 19 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 252 
94 --> 95 252 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 94 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 252 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 252 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 311 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%itr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %itr"   --->   Operation 312 'read' 'itr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%type_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %type_r"   --->   Operation 313 'read' 'type_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%addr3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr3"   --->   Operation 314 'read' 'addr3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%addr2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr2"   --->   Operation 315 'read' 'addr2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 316 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%p_read_16 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 317 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%p_read_17 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 318 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%p_read_18 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 319 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%p_read45 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 320 'read' 'p_read45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%this_1_29_loc = alloca i64 1"   --->   Operation 321 'alloca' 'this_1_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%this_4_30_loc = alloca i64 1"   --->   Operation 322 'alloca' 'this_4_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%this_3_30_loc = alloca i64 1"   --->   Operation 323 'alloca' 'this_3_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%this_1_28_loc = alloca i64 1"   --->   Operation 324 'alloca' 'this_1_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%this_4_29_loc = alloca i64 1"   --->   Operation 325 'alloca' 'this_4_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%this_3_29_loc = alloca i64 1"   --->   Operation 326 'alloca' 'this_3_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%this_1_27_loc = alloca i64 1"   --->   Operation 327 'alloca' 'this_1_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%this_4_28_loc = alloca i64 1"   --->   Operation 328 'alloca' 'this_4_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%this_3_28_loc = alloca i64 1"   --->   Operation 329 'alloca' 'this_3_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%this_1_26_loc = alloca i64 1"   --->   Operation 330 'alloca' 'this_1_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%this_4_27_loc = alloca i64 1"   --->   Operation 331 'alloca' 'this_4_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%this_3_27_loc = alloca i64 1"   --->   Operation 332 'alloca' 'this_3_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%this_2_11_loc = alloca i64 1"   --->   Operation 333 'alloca' 'this_2_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%this_1_22_loc = alloca i64 1"   --->   Operation 334 'alloca' 'this_1_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%this_4_23_loc = alloca i64 1"   --->   Operation 335 'alloca' 'this_4_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%this_3_23_loc = alloca i64 1"   --->   Operation 336 'alloca' 'this_3_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%this_1_21_loc = alloca i64 1"   --->   Operation 337 'alloca' 'this_1_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%this_4_22_loc = alloca i64 1"   --->   Operation 338 'alloca' 'this_4_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%this_3_22_loc = alloca i64 1"   --->   Operation 339 'alloca' 'this_3_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%this_1_20_loc = alloca i64 1"   --->   Operation 340 'alloca' 'this_1_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%this_4_21_loc = alloca i64 1"   --->   Operation 341 'alloca' 'this_4_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%this_3_21_loc = alloca i64 1"   --->   Operation 342 'alloca' 'this_3_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%this_1_19_loc = alloca i64 1"   --->   Operation 343 'alloca' 'this_1_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%this_4_20_loc = alloca i64 1"   --->   Operation 344 'alloca' 'this_4_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%this_3_20_loc = alloca i64 1"   --->   Operation 345 'alloca' 'this_3_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%this_1_17_loc = alloca i64 1"   --->   Operation 346 'alloca' 'this_1_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%this_4_18_loc = alloca i64 1"   --->   Operation 347 'alloca' 'this_4_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%this_3_18_loc = alloca i64 1"   --->   Operation 348 'alloca' 'this_3_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%this_1_16_loc = alloca i64 1"   --->   Operation 349 'alloca' 'this_1_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%this_4_17_loc = alloca i64 1"   --->   Operation 350 'alloca' 'this_4_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%this_3_17_loc = alloca i64 1"   --->   Operation 351 'alloca' 'this_3_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%this_2_7_loc = alloca i64 1"   --->   Operation 352 'alloca' 'this_2_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%this_1_13_loc = alloca i64 1"   --->   Operation 353 'alloca' 'this_1_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%this_4_13_loc = alloca i64 1"   --->   Operation 354 'alloca' 'this_4_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%this_3_13_loc = alloca i64 1"   --->   Operation 355 'alloca' 'this_3_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%this_1_12_loc = alloca i64 1"   --->   Operation 356 'alloca' 'this_1_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%this_4_12_loc = alloca i64 1"   --->   Operation 357 'alloca' 'this_4_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%this_3_12_loc = alloca i64 1"   --->   Operation 358 'alloca' 'this_3_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%this_1_11_loc = alloca i64 1"   --->   Operation 359 'alloca' 'this_1_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%this_4_11_loc = alloca i64 1"   --->   Operation 360 'alloca' 'this_4_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%this_3_11_loc = alloca i64 1"   --->   Operation 361 'alloca' 'this_3_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%this_1_10_loc = alloca i64 1"   --->   Operation 362 'alloca' 'this_1_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%this_4_10_loc = alloca i64 1"   --->   Operation 363 'alloca' 'this_4_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%this_3_10_loc = alloca i64 1"   --->   Operation 364 'alloca' 'this_3_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%this_2_4_loc = alloca i64 1"   --->   Operation 365 'alloca' 'this_2_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%this_1_8_loc = alloca i64 1"   --->   Operation 366 'alloca' 'this_1_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%this_4_8_loc = alloca i64 1"   --->   Operation 367 'alloca' 'this_4_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%this_3_8_loc = alloca i64 1"   --->   Operation 368 'alloca' 'this_3_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%this_1_7_loc = alloca i64 1"   --->   Operation 369 'alloca' 'this_1_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%this_4_7_loc = alloca i64 1"   --->   Operation 370 'alloca' 'this_4_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%this_3_7_loc = alloca i64 1"   --->   Operation 371 'alloca' 'this_3_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%this_1_6_loc = alloca i64 1"   --->   Operation 372 'alloca' 'this_1_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%this_4_6_loc = alloca i64 1"   --->   Operation 373 'alloca' 'this_4_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%this_3_6_loc = alloca i64 1"   --->   Operation 374 'alloca' 'this_3_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%this_1_5_loc = alloca i64 1"   --->   Operation 375 'alloca' 'this_1_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%this_4_5_loc = alloca i64 1"   --->   Operation 376 'alloca' 'this_4_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%this_3_5_loc = alloca i64 1"   --->   Operation 377 'alloca' 'this_3_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%this_2_1_loc = alloca i64 1"   --->   Operation 378 'alloca' 'this_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%this_1_3_loc = alloca i64 1"   --->   Operation 379 'alloca' 'this_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%this_4_3_loc = alloca i64 1"   --->   Operation 380 'alloca' 'this_4_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%this_3_3_loc = alloca i64 1"   --->   Operation 381 'alloca' 'this_3_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%this_1_2_loc = alloca i64 1"   --->   Operation 382 'alloca' 'this_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%this_4_2_loc = alloca i64 1"   --->   Operation 383 'alloca' 'this_4_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%this_3_2_loc = alloca i64 1"   --->   Operation 384 'alloca' 'this_3_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%this_1_1_loc = alloca i64 1"   --->   Operation 385 'alloca' 'this_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%this_4_1_loc = alloca i64 1"   --->   Operation 386 'alloca' 'this_4_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%this_3_1_loc = alloca i64 1"   --->   Operation 387 'alloca' 'this_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%this_2_0_loc = alloca i64 1"   --->   Operation 388 'alloca' 'this_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%this_1_0_loc = alloca i64 1"   --->   Operation 389 'alloca' 'this_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%this_4_0_loc = alloca i64 1"   --->   Operation 390 'alloca' 'this_4_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%this_3_0_loc = alloca i64 1"   --->   Operation 391 'alloca' 'this_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%empty = trunc i8 %addr3_read"   --->   Operation 392 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%addr3_cast_cast = zext i6 %empty"   --->   Operation 393 'zext' 'addr3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%empty_135 = trunc i8 %addr2_read"   --->   Operation 394 'trunc' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%empty_136 = trunc i8 %type_read"   --->   Operation 395 'trunc' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 396 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%specresourcelimit_ln132 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_70, void @empty_70, void @function13, void @empty_70" [HLS_Final_vitis_src/dpu.cpp:132]   --->   Operation 397 'specresourcelimit' 'specresourcelimit_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%specresourcelimit_ln133 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_70, void @empty_70, void @function14, void @empty_70" [HLS_Final_vitis_src/dpu.cpp:133]   --->   Operation 398 'specresourcelimit' 'specresourcelimit_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%specresourcelimit_ln134 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_70, void @empty_70, void @function15, void @empty_70" [HLS_Final_vitis_src/dpu.cpp:134]   --->   Operation 399 'specresourcelimit' 'specresourcelimit_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%specresourcelimit_ln135 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_70, void @empty_70, void @function16, void @empty_70" [HLS_Final_vitis_src/dpu.cpp:135]   --->   Operation 400 'specresourcelimit' 'specresourcelimit_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%specresourcelimit_ln136 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_70, void @empty_70, void @function17, void @empty_70" [HLS_Final_vitis_src/dpu.cpp:136]   --->   Operation 401 'specresourcelimit' 'specresourcelimit_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.75ns)   --->   "%switch_ln137 = switch i4 %empty_136, void %sw.epilog, i4 0, void %FUNC_ADD_LOOP1, i4 2, void %FUNC_RD_LOOP1, i4 3, void %FUNC_MONTMUL_LOOP1, i4 4, void %FUNC_MATMUL_LOOP0, i4 5, void %FUNC_CADDQ_LOOP1, i4 6, void %FUNC_POW2ROUND_LOOP1, i4 7, void %FUNC_NTT_LOOP0, i4 8, void %FUNC_INTT_LOOP0" [HLS_Final_vitis_src/dpu.cpp:137]   --->   Operation 402 'switch' 'switch_ln137' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%k_10 = alloca i32 1"   --->   Operation 403 'alloca' 'k_10' <Predicate = (empty_136 == 8)> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%this_2_14 = alloca i32 1"   --->   Operation 404 'alloca' 'this_2_14' <Predicate = (empty_136 == 8)> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%this_1_25 = alloca i32 1"   --->   Operation 405 'alloca' 'this_1_25' <Predicate = (empty_136 == 8)> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%this_4_26 = alloca i32 1"   --->   Operation 406 'alloca' 'this_4_26' <Predicate = (empty_136 == 8)> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%this_3_26 = alloca i32 1"   --->   Operation 407 'alloca' 'this_3_26' <Predicate = (empty_136 == 8)> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln344 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 408 'trunc' 'trunc_ln344' <Predicate = (empty_136 == 8)> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%store_ln344 = store i8192 %p_read_17, i8192 %this_3_26" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 409 'store' 'store_ln344' <Predicate = (empty_136 == 8)> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%store_ln344 = store i8192 %p_read_16, i8192 %this_4_26" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 410 'store' 'store_ln344' <Predicate = (empty_136 == 8)> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%store_ln344 = store i8192 %p_read45, i8192 %this_1_25" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 411 'store' 'store_ln344' <Predicate = (empty_136 == 8)> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%store_ln344 = store i8192 %p_read_18, i8192 %this_2_14" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 412 'store' 'store_ln344' <Predicate = (empty_136 == 8)> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.46ns)   --->   "%store_ln344 = store i4 0, i4 %k_10" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 413 'store' 'store_ln344' <Predicate = (empty_136 == 8)> <Delay = 0.46>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln344 = br void %FUNC_INTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 414 'br' 'br_ln344' <Predicate = (empty_136 == 8)> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 415 'alloca' 'k' <Predicate = (empty_136 == 4)> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%this_2_5 = alloca i32 1"   --->   Operation 416 'alloca' 'this_2_5' <Predicate = (empty_136 == 4)> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%this_1_9 = alloca i32 1"   --->   Operation 417 'alloca' 'this_1_9' <Predicate = (empty_136 == 4)> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%this_4_9 = alloca i32 1"   --->   Operation 418 'alloca' 'this_4_9' <Predicate = (empty_136 == 4)> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%this_3_9 = alloca i32 1"   --->   Operation 419 'alloca' 'this_3_9' <Predicate = (empty_136 == 4)> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln227 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 420 'trunc' 'trunc_ln227' <Predicate = (empty_136 == 4)> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%store_ln227 = store i8192 %p_read_17, i8192 %this_3_9" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 421 'store' 'store_ln227' <Predicate = (empty_136 == 4)> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%store_ln227 = store i8192 %p_read_16, i8192 %this_4_9" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 422 'store' 'store_ln227' <Predicate = (empty_136 == 4)> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%store_ln227 = store i8192 %p_read45, i8192 %this_1_9" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 423 'store' 'store_ln227' <Predicate = (empty_136 == 4)> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%store_ln227 = store i8192 %p_read_18, i8192 %this_2_5" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 424 'store' 'store_ln227' <Predicate = (empty_136 == 4)> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.46ns)   --->   "%store_ln227 = store i3 0, i3 %k" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 425 'store' 'store_ln227' <Predicate = (empty_136 == 4)> <Delay = 0.46>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln227 = br void %FUNC_MATMUL_LOOP1" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 426 'br' 'br_ln227' <Predicate = (empty_136 == 4)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%k_15 = load i4 %k_10" [HLS_Final_vitis_src/dpu.cpp:353]   --->   Operation 427 'load' 'k_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%this_2_14_load = load i8192 %this_2_14"   --->   Operation 428 'load' 'this_2_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%this_1_25_load = load i8192 %this_1_25"   --->   Operation 429 'load' 'this_1_25_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%this_4_26_load = load i8192 %this_4_26"   --->   Operation 430 'load' 'this_4_26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%this_3_26_load = load i8192 %this_3_26"   --->   Operation 431 'load' 'this_3_26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.72ns)   --->   "%icmp_ln344 = icmp_eq  i4 %k_15, i4 8" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 432 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 433 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.80ns)   --->   "%k_16 = add i4 %k_15, i4 1" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 434 'add' 'k_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln344 = br i1 %icmp_ln344, void %FUNC_INTT_LOOP1.split, void %sw.epilog.loopexit" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 435 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [2/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP1, i8192 %this_3_26_load, i8192 %this_4_26_load, i8192 %this_1_25_load, i3 %trunc_ln344, i8192 %this_0, i8 %addr1_read, i8192 %this_3_27_loc, i8192 %this_4_27_loc, i8192 %this_1_26_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 436 'call' 'call_ln344' <Predicate = (!icmp_ln344)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln353 = trunc i4 %k_15" [HLS_Final_vitis_src/dpu.cpp:353]   --->   Operation 437 'trunc' 'trunc_ln353' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.46ns)   --->   "%store_ln344 = store i4 %k_16, i4 %k_10" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 438 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.46>
ST_2 : Operation 439 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 439 'br' 'br_ln0' <Predicate = (icmp_ln344)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 440 [1/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP1, i8192 %this_3_26_load, i8192 %this_4_26_load, i8192 %this_1_25_load, i3 %trunc_ln344, i8192 %this_0, i8 %addr1_read, i8192 %this_3_27_loc, i8192 %this_4_27_loc, i8192 %this_1_26_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 440 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i3 %trunc_ln353" [HLS_Final_vitis_src/dpu.cpp:353]   --->   Operation 441 'zext' 'zext_ln353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.87ns)   --->   "%add_ln353 = add i8 %zext_ln353, i8 146" [HLS_Final_vitis_src/dpu.cpp:353]   --->   Operation 442 'add' 'add_ln353' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [2/2] (1.29ns)   --->   "%call_ret28 = call i8192 @read_p2, i8192 %this_0, i8 %add_ln353" [HLS_Final_vitis_src/dpu.cpp:353]   --->   Operation 443 'call' 'call_ret28' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 444 [1/2] (1.29ns)   --->   "%call_ret28 = call i8192 @read_p2, i8192 %this_0, i8 %add_ln353" [HLS_Final_vitis_src/dpu.cpp:353]   --->   Operation 444 'call' 'call_ret28' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.02>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%this_3_27_loc_load = load i8192 %this_3_27_loc"   --->   Operation 445 'load' 'this_3_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%this_4_27_loc_load = load i8192 %this_4_27_loc"   --->   Operation 446 'load' 'this_4_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%this_1_26_loc_load = load i8192 %this_1_26_loc"   --->   Operation 447 'load' 'this_1_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 448 [2/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP2, i8192 %this_3_27_loc_load, i8192 %this_4_27_loc_load, i8192 %this_1_26_loc_load, i3 %trunc_ln344, i8192 %this_0, i8 %addr1_read, i8192 %call_ret28, i8192 %this_3_28_loc, i8192 %this_4_28_loc, i8192 %this_1_27_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 448 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.02>
ST_7 : Operation 449 [1/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP2, i8192 %this_3_27_loc_load, i8192 %this_4_27_loc_load, i8192 %this_1_26_loc_load, i3 %trunc_ln344, i8192 %this_0, i8 %addr1_read, i8192 %call_ret28, i8192 %this_3_28_loc, i8192 %this_4_28_loc, i8192 %this_1_27_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 449 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 450 [2/2] (1.29ns)   --->   "%call_ret31 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:363]   --->   Operation 450 'call' 'call_ret31' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 451 [1/2] (1.29ns)   --->   "%call_ret31 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:363]   --->   Operation 451 'call' 'call_ret31' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.02>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%this_3_28_loc_load = load i8192 %this_3_28_loc"   --->   Operation 452 'load' 'this_3_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 453 [1/1] (0.00ns)   --->   "%this_4_28_loc_load = load i8192 %this_4_28_loc"   --->   Operation 453 'load' 'this_4_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 454 [1/1] (0.00ns)   --->   "%this_1_27_loc_load = load i8192 %this_1_27_loc"   --->   Operation 454 'load' 'this_1_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 455 [2/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP3, i8192 %this_3_28_loc_load, i8192 %this_4_28_loc_load, i8192 %this_1_27_loc_load, i3 %trunc_ln344, i8192 %this_0, i8192 %call_ret31, i8192 %this_3_29_loc, i8192 %this_4_29_loc, i8192 %this_1_28_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 455 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.02>
ST_11 : Operation 456 [1/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP3, i8192 %this_3_28_loc_load, i8192 %this_4_28_loc_load, i8192 %this_1_27_loc_load, i3 %trunc_ln344, i8192 %this_0, i8192 %call_ret31, i8192 %this_3_29_loc, i8192 %this_4_29_loc, i8192 %this_1_28_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 456 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 457 [2/2] (1.29ns)   --->   "%call_ret32 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 457 'call' 'call_ret32' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 458 [1/2] (1.29ns)   --->   "%call_ret32 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 458 'call' 'call_ret32' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.02>
ST_14 : Operation 459 [1/1] (0.00ns)   --->   "%this_3_29_loc_load = load i8192 %this_3_29_loc"   --->   Operation 459 'load' 'this_3_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 460 [1/1] (0.00ns)   --->   "%this_4_29_loc_load = load i8192 %this_4_29_loc"   --->   Operation 460 'load' 'this_4_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%this_1_28_loc_load = load i8192 %this_1_28_loc"   --->   Operation 461 'load' 'this_1_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 462 [2/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP4, i8192 %this_3_29_loc_load, i8192 %this_4_29_loc_load, i8192 %this_1_28_loc_load, i3 %trunc_ln344, i8192 %this_0, i8192 %call_ret32, i8192 %this_3_30_loc, i8192 %this_4_30_loc, i8192 %this_1_29_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 462 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.02>
ST_15 : Operation 463 [1/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP4, i8192 %this_3_29_loc_load, i8192 %this_4_29_loc_load, i8192 %this_1_28_loc_load, i3 %trunc_ln344, i8192 %this_0, i8192 %call_ret32, i8192 %this_3_30_loc, i8192 %this_4_30_loc, i8192 %this_1_29_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 463 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.02>
ST_16 : Operation 464 [1/1] (0.00ns)   --->   "%this_3_30_loc_load = load i8192 %this_3_30_loc"   --->   Operation 464 'load' 'this_3_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 465 [1/1] (0.00ns)   --->   "%this_4_30_loc_load = load i8192 %this_4_30_loc"   --->   Operation 465 'load' 'this_4_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 466 [1/1] (0.00ns)   --->   "%this_1_29_loc_load = load i8192 %this_1_29_loc"   --->   Operation 466 'load' 'this_1_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 467 [2/2] (1.02ns)   --->   "%call_ln372 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP5, i8192 %this_3_30_loc_load, i8192 %this_4_30_loc_load, i8192 %this_1_29_loc_load, i8192 %call_ret32, i3 %trunc_ln344, i8192 %this_0, i8 %addr1_read, i8192 %this_3_26, i8192 %this_4_26, i8192 %this_1_25, i8192 %this_2_14" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 467 'call' 'call_ln372' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 468 [1/1] (0.00ns)   --->   "%specloopname_ln344 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 468 'specloopname' 'specloopname_ln344' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 469 [1/2] (0.00ns)   --->   "%call_ln372 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP5, i8192 %this_3_30_loc_load, i8192 %this_4_30_loc_load, i8192 %this_1_29_loc_load, i8192 %call_ret32, i3 %trunc_ln344, i8192 %this_0, i8 %addr1_read, i8192 %this_3_26, i8192 %this_4_26, i8192 %this_1_25, i8192 %this_2_14" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 469 'call' 'call_ln372' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln344 = br void %FUNC_INTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 470 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>

State 18 <SV = 1> <Delay = 0.46>
ST_18 : Operation 471 [1/1] (0.00ns)   --->   "%k_9 = alloca i32 1"   --->   Operation 471 'alloca' 'k_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 472 [1/1] (0.00ns)   --->   "%this_2_10 = alloca i32 1"   --->   Operation 472 'alloca' 'this_2_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 473 [1/1] (0.00ns)   --->   "%this_1_18 = alloca i32 1"   --->   Operation 473 'alloca' 'this_1_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 474 [1/1] (0.00ns)   --->   "%this_4_19 = alloca i32 1"   --->   Operation 474 'alloca' 'this_4_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 475 [1/1] (0.00ns)   --->   "%this_3_19 = alloca i32 1"   --->   Operation 475 'alloca' 'this_3_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 476 'trunc' 'trunc_ln296' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 477 [1/1] (0.00ns)   --->   "%store_ln296 = store i8192 %p_read_17, i8192 %this_3_19" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 477 'store' 'store_ln296' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 478 [1/1] (0.00ns)   --->   "%store_ln296 = store i8192 %p_read_16, i8192 %this_4_19" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 478 'store' 'store_ln296' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 479 [1/1] (0.00ns)   --->   "%store_ln296 = store i8192 %p_read45, i8192 %this_1_18" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 479 'store' 'store_ln296' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 480 [1/1] (0.00ns)   --->   "%store_ln296 = store i8192 %p_read_18, i8192 %this_2_10" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 480 'store' 'store_ln296' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 481 [1/1] (0.46ns)   --->   "%store_ln296 = store i4 0, i4 %k_9" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 481 'store' 'store_ln296' <Predicate = true> <Delay = 0.46>
ST_18 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln296 = br void %FUNC_NTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 482 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>

State 19 <SV = 16> <Delay = 1.26>
ST_19 : Operation 483 [1/1] (0.00ns)   --->   "%k_13 = load i4 %k_9" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 483 'load' 'k_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 484 [1/1] (0.00ns)   --->   "%this_2_10_load = load i8192 %this_2_10"   --->   Operation 484 'load' 'this_2_10_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 485 [1/1] (0.00ns)   --->   "%this_1_18_load = load i8192 %this_1_18"   --->   Operation 485 'load' 'this_1_18_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 486 [1/1] (0.00ns)   --->   "%this_4_19_load = load i8192 %this_4_19"   --->   Operation 486 'load' 'this_4_19_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 487 [1/1] (0.00ns)   --->   "%this_3_19_load = load i8192 %this_3_19"   --->   Operation 487 'load' 'this_3_19_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 488 [1/1] (0.72ns)   --->   "%icmp_ln296 = icmp_eq  i4 %k_13, i4 8" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 488 'icmp' 'icmp_ln296' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 489 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 489 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 490 [1/1] (0.80ns)   --->   "%k_14 = add i4 %k_13, i4 1" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 490 'add' 'k_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296, void %FUNC_NTT_LOOP1.split, void %sw.epilog.loopexit56" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 491 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i4 %k_13" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 492 'trunc' 'trunc_ln297' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_19 : Operation 493 [1/1] (0.46ns)   --->   "%store_ln296 = store i4 %k_14, i4 %k_9" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 493 'store' 'store_ln296' <Predicate = (!icmp_ln296)> <Delay = 0.46>
ST_19 : Operation 494 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 494 'br' 'br_ln0' <Predicate = (icmp_ln296)> <Delay = 0.75>

State 20 <SV = 17> <Delay = 2.16>
ST_20 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i3 %trunc_ln297" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 495 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 496 [1/1] (0.87ns)   --->   "%add_ln297 = add i8 %zext_ln297, i8 138" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 496 'add' 'add_ln297' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 497 [2/2] (1.29ns)   --->   "%call_ret15 = call i8192 @read_p2, i8192 %this_0, i8 %add_ln297" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 497 'call' 'call_ret15' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 1.29>
ST_21 : Operation 498 [1/2] (1.29ns)   --->   "%call_ret15 = call i8192 @read_p2, i8192 %this_0, i8 %add_ln297" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 498 'call' 'call_ret15' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 19> <Delay = 1.02>
ST_22 : Operation 499 [2/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP1, i8192 %this_3_19_load, i8192 %this_4_19_load, i8192 %this_1_18_load, i3 %trunc_ln296, i8192 %this_0, i8 %addr1_read, i8192 %call_ret15, i8192 %this_3_20_loc, i8192 %this_4_20_loc, i8192 %this_1_19_loc" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 499 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 1.02>
ST_23 : Operation 500 [1/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP1, i8192 %this_3_19_load, i8192 %this_4_19_load, i8192 %this_1_18_load, i3 %trunc_ln296, i8192 %this_0, i8 %addr1_read, i8192 %call_ret15, i8192 %this_3_20_loc, i8192 %this_4_20_loc, i8192 %this_1_19_loc" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 500 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 21> <Delay = 1.29>
ST_24 : Operation 501 [2/2] (1.29ns)   --->   "%call_ret25 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:307]   --->   Operation 501 'call' 'call_ret25' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 22> <Delay = 1.29>
ST_25 : Operation 502 [1/2] (1.29ns)   --->   "%call_ret25 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:307]   --->   Operation 502 'call' 'call_ret25' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 23> <Delay = 1.02>
ST_26 : Operation 503 [1/1] (0.00ns)   --->   "%this_3_20_loc_load = load i8192 %this_3_20_loc"   --->   Operation 503 'load' 'this_3_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 504 [1/1] (0.00ns)   --->   "%this_4_20_loc_load = load i8192 %this_4_20_loc"   --->   Operation 504 'load' 'this_4_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 505 [1/1] (0.00ns)   --->   "%this_1_19_loc_load = load i8192 %this_1_19_loc"   --->   Operation 505 'load' 'this_1_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 506 [2/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP2, i8192 %this_3_20_loc_load, i8192 %this_4_20_loc_load, i8192 %this_1_19_loc_load, i3 %trunc_ln296, i8192 %this_0, i8192 %call_ret25, i8192 %this_3_21_loc, i8192 %this_4_21_loc, i8192 %this_1_20_loc" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 506 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 24> <Delay = 1.02>
ST_27 : Operation 507 [1/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP2, i8192 %this_3_20_loc_load, i8192 %this_4_20_loc_load, i8192 %this_1_19_loc_load, i3 %trunc_ln296, i8192 %this_0, i8192 %call_ret25, i8192 %this_3_21_loc, i8192 %this_4_21_loc, i8192 %this_1_20_loc" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 507 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 25> <Delay = 1.29>
ST_28 : Operation 508 [2/2] (1.29ns)   --->   "%call_ret30 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:316]   --->   Operation 508 'call' 'call_ret30' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 26> <Delay = 1.29>
ST_29 : Operation 509 [1/2] (1.29ns)   --->   "%call_ret30 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:316]   --->   Operation 509 'call' 'call_ret30' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 27> <Delay = 1.02>
ST_30 : Operation 510 [1/1] (0.00ns)   --->   "%this_3_21_loc_load = load i8192 %this_3_21_loc"   --->   Operation 510 'load' 'this_3_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 511 [1/1] (0.00ns)   --->   "%this_4_21_loc_load = load i8192 %this_4_21_loc"   --->   Operation 511 'load' 'this_4_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 512 [1/1] (0.00ns)   --->   "%this_1_20_loc_load = load i8192 %this_1_20_loc"   --->   Operation 512 'load' 'this_1_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 513 [2/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP3, i8192 %this_3_21_loc_load, i8192 %this_4_21_loc_load, i8192 %this_1_20_loc_load, i3 %trunc_ln296, i8192 %this_0, i8192 %call_ret30, i8192 %this_3_22_loc, i8192 %this_4_22_loc, i8192 %this_1_21_loc" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 513 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 28> <Delay = 1.02>
ST_31 : Operation 514 [1/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP3, i8192 %this_3_21_loc_load, i8192 %this_4_21_loc_load, i8192 %this_1_20_loc_load, i3 %trunc_ln296, i8192 %this_0, i8192 %call_ret30, i8192 %this_3_22_loc, i8192 %this_4_22_loc, i8192 %this_1_21_loc" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 514 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 29> <Delay = 1.02>
ST_32 : Operation 515 [1/1] (0.00ns)   --->   "%this_3_22_loc_load = load i8192 %this_3_22_loc"   --->   Operation 515 'load' 'this_3_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 516 [1/1] (0.00ns)   --->   "%this_4_22_loc_load = load i8192 %this_4_22_loc"   --->   Operation 516 'load' 'this_4_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 517 [1/1] (0.00ns)   --->   "%this_1_21_loc_load = load i8192 %this_1_21_loc"   --->   Operation 517 'load' 'this_1_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 518 [2/2] (1.02ns)   --->   "%call_ln316 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP4, i8192 %this_3_22_loc_load, i8192 %this_4_22_loc_load, i8192 %this_1_21_loc_load, i8192 %call_ret30, i3 %trunc_ln296, i8192 %this_0, i8 %addr1_read, i8192 %this_3_23_loc, i8192 %this_4_23_loc, i8192 %this_1_22_loc, i8192 %this_2_11_loc" [HLS_Final_vitis_src/dpu.cpp:316]   --->   Operation 518 'call' 'call_ln316' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 30> <Delay = 1.02>
ST_33 : Operation 519 [1/2] (1.02ns)   --->   "%call_ln316 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP4, i8192 %this_3_22_loc_load, i8192 %this_4_22_loc_load, i8192 %this_1_21_loc_load, i8192 %call_ret30, i3 %trunc_ln296, i8192 %this_0, i8 %addr1_read, i8192 %this_3_23_loc, i8192 %this_4_23_loc, i8192 %this_1_22_loc, i8192 %this_2_11_loc" [HLS_Final_vitis_src/dpu.cpp:316]   --->   Operation 519 'call' 'call_ln316' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 31> <Delay = 1.02>
ST_34 : Operation 520 [1/1] (0.00ns)   --->   "%this_3_23_loc_load = load i8192 %this_3_23_loc"   --->   Operation 520 'load' 'this_3_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 521 [1/1] (0.00ns)   --->   "%this_4_23_loc_load = load i8192 %this_4_23_loc"   --->   Operation 521 'load' 'this_4_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 522 [1/1] (0.00ns)   --->   "%this_1_22_loc_load = load i8192 %this_1_22_loc"   --->   Operation 522 'load' 'this_1_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 523 [1/1] (0.00ns)   --->   "%this_2_11_loc_load = load i8192 %this_2_11_loc"   --->   Operation 523 'load' 'this_2_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 524 [2/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP5, i8192 %this_3_23_loc_load, i8192 %this_4_23_loc_load, i8192 %this_1_22_loc_load, i8192 %this_2_11_loc_load, i3 %trunc_ln296, i8192 %this_0, i8 %addr1_read, i8192 %this_3_19, i8192 %this_4_19, i8192 %this_1_18, i8192 %this_2_10" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 524 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 32> <Delay = 0.00>
ST_35 : Operation 525 [1/1] (0.00ns)   --->   "%specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 525 'specloopname' 'specloopname_ln296' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 526 [1/2] (0.00ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP5, i8192 %this_3_23_loc_load, i8192 %this_4_23_loc_load, i8192 %this_1_22_loc_load, i8192 %this_2_11_loc_load, i3 %trunc_ln296, i8192 %this_0, i8 %addr1_read, i8192 %this_3_19, i8192 %this_4_19, i8192 %this_1_18, i8192 %this_2_10" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 526 'call' 'call_ln296' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln296 = br void %FUNC_NTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 527 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>

State 36 <SV = 1> <Delay = 1.02>
ST_36 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln286 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 528 'trunc' 'trunc_ln286' <Predicate = (empty_136 == 6)> <Delay = 0.00>
ST_36 : Operation 529 [2/2] (1.02ns)   --->   "%call_ln286 = call void @dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read45, i3 %trunc_ln286, i8192 %this_0, i8 %addr1_read, i8192 %p_read_18, i6 %empty_135, i6 %empty, i8192 %this_3_18_loc, i8192 %this_4_18_loc, i8192 %this_1_17_loc" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 529 'call' 'call_ln286' <Predicate = (empty_136 == 6)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln277 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:277]   --->   Operation 530 'trunc' 'trunc_ln277' <Predicate = (empty_136 == 5)> <Delay = 0.00>
ST_36 : Operation 531 [2/2] (1.02ns)   --->   "%call_ln277 = call void @dpu_func_Pipeline_FUNC_CADDQ_LOOP1, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read45, i3 %trunc_ln277, i8192 %this_0, i8 %addr1_read, i8192 %p_read_18, i8192 %this_3_17_loc, i8192 %this_4_17_loc, i8192 %this_1_16_loc" [HLS_Final_vitis_src/dpu.cpp:277]   --->   Operation 531 'call' 'call_ln277' <Predicate = (empty_136 == 5)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 2> <Delay = 1.02>
ST_37 : Operation 532 [1/2] (1.02ns)   --->   "%call_ln286 = call void @dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read45, i3 %trunc_ln286, i8192 %this_0, i8 %addr1_read, i8192 %p_read_18, i6 %empty_135, i6 %empty, i8192 %this_3_18_loc, i8192 %this_4_18_loc, i8192 %this_1_17_loc" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 532 'call' 'call_ln286' <Predicate = (empty_136 == 6)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 533 [1/2] (1.02ns)   --->   "%call_ln277 = call void @dpu_func_Pipeline_FUNC_CADDQ_LOOP1, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read45, i3 %trunc_ln277, i8192 %this_0, i8 %addr1_read, i8192 %p_read_18, i8192 %this_3_17_loc, i8192 %this_4_17_loc, i8192 %this_1_16_loc" [HLS_Final_vitis_src/dpu.cpp:277]   --->   Operation 533 'call' 'call_ln277' <Predicate = (empty_136 == 5)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 3> <Delay = 0.00>

State 39 <SV = 4> <Delay = 0.00>

State 40 <SV = 5> <Delay = 0.00>

State 41 <SV = 6> <Delay = 0.00>

State 42 <SV = 7> <Delay = 0.00>

State 43 <SV = 8> <Delay = 0.00>

State 44 <SV = 9> <Delay = 0.00>

State 45 <SV = 10> <Delay = 0.00>

State 46 <SV = 11> <Delay = 0.00>

State 47 <SV = 12> <Delay = 0.00>

State 48 <SV = 13> <Delay = 0.00>

State 49 <SV = 14> <Delay = 0.00>

State 50 <SV = 15> <Delay = 0.00>

State 51 <SV = 16> <Delay = 0.00>

State 52 <SV = 17> <Delay = 0.00>

State 53 <SV = 18> <Delay = 0.00>

State 54 <SV = 19> <Delay = 0.00>

State 55 <SV = 20> <Delay = 0.00>

State 56 <SV = 21> <Delay = 0.00>

State 57 <SV = 22> <Delay = 0.00>

State 58 <SV = 23> <Delay = 0.00>

State 59 <SV = 24> <Delay = 0.00>

State 60 <SV = 25> <Delay = 0.00>

State 61 <SV = 26> <Delay = 0.00>

State 62 <SV = 27> <Delay = 0.00>

State 63 <SV = 28> <Delay = 0.00>

State 64 <SV = 29> <Delay = 0.00>

State 65 <SV = 30> <Delay = 0.00>

State 66 <SV = 31> <Delay = 0.00>

State 67 <SV = 32> <Delay = 0.00>

State 68 <SV = 33> <Delay = 0.00>

State 69 <SV = 34> <Delay = 0.00>

State 70 <SV = 35> <Delay = 0.00>

State 71 <SV = 36> <Delay = 0.00>

State 72 <SV = 37> <Delay = 0.00>

State 73 <SV = 38> <Delay = 0.00>

State 74 <SV = 39> <Delay = 0.00>

State 75 <SV = 40> <Delay = 0.00>

State 76 <SV = 41> <Delay = 0.00>

State 77 <SV = 42> <Delay = 0.00>

State 78 <SV = 43> <Delay = 0.00>

State 79 <SV = 44> <Delay = 0.00>

State 80 <SV = 45> <Delay = 0.00>

State 81 <SV = 46> <Delay = 0.00>

State 82 <SV = 47> <Delay = 0.00>

State 83 <SV = 48> <Delay = 0.00>

State 84 <SV = 49> <Delay = 0.00>

State 85 <SV = 50> <Delay = 0.00>

State 86 <SV = 51> <Delay = 0.00>

State 87 <SV = 52> <Delay = 0.00>

State 88 <SV = 53> <Delay = 0.00>

State 89 <SV = 54> <Delay = 0.00>

State 90 <SV = 55> <Delay = 0.00>

State 91 <SV = 56> <Delay = 0.00>

State 92 <SV = 57> <Delay = 0.00>

State 93 <SV = 58> <Delay = 0.75>
ST_93 : Operation 534 [1/1] (0.00ns)   --->   "%this_3_18_loc_load = load i8192 %this_3_18_loc"   --->   Operation 534 'load' 'this_3_18_loc_load' <Predicate = (empty_136 == 6)> <Delay = 0.00>
ST_93 : Operation 535 [1/1] (0.00ns)   --->   "%this_4_18_loc_load = load i8192 %this_4_18_loc"   --->   Operation 535 'load' 'this_4_18_loc_load' <Predicate = (empty_136 == 6)> <Delay = 0.00>
ST_93 : Operation 536 [1/1] (0.00ns)   --->   "%this_1_17_loc_load = load i8192 %this_1_17_loc"   --->   Operation 536 'load' 'this_1_17_loc_load' <Predicate = (empty_136 == 6)> <Delay = 0.00>
ST_93 : Operation 537 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 537 'br' 'br_ln0' <Predicate = (empty_136 == 6)> <Delay = 0.75>
ST_93 : Operation 538 [1/1] (0.00ns)   --->   "%this_3_17_loc_load = load i8192 %this_3_17_loc"   --->   Operation 538 'load' 'this_3_17_loc_load' <Predicate = (empty_136 == 5)> <Delay = 0.00>
ST_93 : Operation 539 [1/1] (0.00ns)   --->   "%this_4_17_loc_load = load i8192 %this_4_17_loc"   --->   Operation 539 'load' 'this_4_17_loc_load' <Predicate = (empty_136 == 5)> <Delay = 0.00>
ST_93 : Operation 540 [1/1] (0.00ns)   --->   "%this_1_16_loc_load = load i8192 %this_1_16_loc"   --->   Operation 540 'load' 'this_1_16_loc_load' <Predicate = (empty_136 == 5)> <Delay = 0.00>
ST_93 : Operation 541 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 541 'br' 'br_ln0' <Predicate = (empty_136 == 5)> <Delay = 0.75>

State 94 <SV = 1> <Delay = 1.85>
ST_94 : Operation 542 [1/1] (0.00ns)   --->   "%k_11 = load i3 %k" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 542 'load' 'k_11' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 543 [1/1] (0.00ns)   --->   "%this_2_5_load = load i8192 %this_2_5"   --->   Operation 543 'load' 'this_2_5_load' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 544 [1/1] (0.00ns)   --->   "%this_1_9_load = load i8192 %this_1_9"   --->   Operation 544 'load' 'this_1_9_load' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 545 [1/1] (0.00ns)   --->   "%this_4_9_load = load i8192 %this_4_9"   --->   Operation 545 'load' 'this_4_9_load' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 546 [1/1] (0.00ns)   --->   "%this_3_9_load = load i8192 %this_3_9"   --->   Operation 546 'load' 'this_3_9_load' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 547 [1/1] (0.56ns)   --->   "%icmp_ln227 = icmp_eq  i3 %k_11, i3 6" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 547 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 548 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 548 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 549 [1/1] (0.71ns)   --->   "%k_12 = add i3 %k_11, i3 1" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 549 'add' 'k_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %FUNC_MATMUL_LOOP1.split, void %sw.epilog.loopexit57" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 550 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 551 [1/1] (0.00ns)   --->   "%k_cast9 = zext i3 %k_11" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 551 'zext' 'k_cast9' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_94 : Operation 552 [1/1] (0.00ns)   --->   "%k_cast = zext i3 %k_11" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 552 'zext' 'k_cast' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_94 : Operation 553 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %k_11, i2 0" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 553 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_94 : Operation 554 [1/1] (0.82ns)   --->   "%add_ln230 = add i5 %tmp, i5 %k_cast" [HLS_Final_vitis_src/dpu.cpp:230]   --->   Operation 554 'add' 'add_ln230' <Predicate = (!icmp_ln227)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 555 [2/2] (1.02ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP1, i8192 %this_3_9_load, i8192 %this_4_9_load, i8192 %this_1_9_load, i3 %trunc_ln227, i8192 %this_0, i8 %addr1_read, i5 %add_ln230, i6 %empty_135, i8192 %this_3_10_loc, i8192 %this_4_10_loc, i8192 %this_1_10_loc" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 555 'call' 'call_ln227' <Predicate = (!icmp_ln227)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 556 [1/1] (0.84ns)   --->   "%conv207 = add i7 %k_cast9, i7 %addr3_cast_cast" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 556 'add' 'conv207' <Predicate = (!icmp_ln227)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 557 [1/1] (0.46ns)   --->   "%store_ln227 = store i3 %k_12, i3 %k" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 557 'store' 'store_ln227' <Predicate = (!icmp_ln227)> <Delay = 0.46>
ST_94 : Operation 558 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 558 'br' 'br_ln0' <Predicate = (icmp_ln227)> <Delay = 0.75>

State 95 <SV = 2> <Delay = 1.02>
ST_95 : Operation 559 [1/2] (1.02ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP1, i8192 %this_3_9_load, i8192 %this_4_9_load, i8192 %this_1_9_load, i3 %trunc_ln227, i8192 %this_0, i8 %addr1_read, i5 %add_ln230, i6 %empty_135, i8192 %this_3_10_loc, i8192 %this_4_10_loc, i8192 %this_1_10_loc" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 559 'call' 'call_ln227' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 3> <Delay = 0.00>

State 97 <SV = 4> <Delay = 0.00>

State 98 <SV = 5> <Delay = 0.00>

State 99 <SV = 6> <Delay = 0.00>

State 100 <SV = 7> <Delay = 0.00>

State 101 <SV = 8> <Delay = 0.00>

State 102 <SV = 9> <Delay = 0.00>

State 103 <SV = 10> <Delay = 0.00>

State 104 <SV = 11> <Delay = 0.00>

State 105 <SV = 12> <Delay = 0.00>

State 106 <SV = 13> <Delay = 0.00>

State 107 <SV = 14> <Delay = 0.00>

State 108 <SV = 15> <Delay = 0.00>

State 109 <SV = 16> <Delay = 0.00>

State 110 <SV = 17> <Delay = 0.00>

State 111 <SV = 18> <Delay = 0.00>

State 112 <SV = 19> <Delay = 0.00>

State 113 <SV = 20> <Delay = 0.00>

State 114 <SV = 21> <Delay = 0.00>

State 115 <SV = 22> <Delay = 0.00>

State 116 <SV = 23> <Delay = 0.00>

State 117 <SV = 24> <Delay = 0.00>

State 118 <SV = 25> <Delay = 0.00>

State 119 <SV = 26> <Delay = 0.00>

State 120 <SV = 27> <Delay = 0.00>

State 121 <SV = 28> <Delay = 0.00>

State 122 <SV = 29> <Delay = 0.00>

State 123 <SV = 30> <Delay = 0.00>

State 124 <SV = 31> <Delay = 1.29>
ST_124 : Operation 560 [2/2] (1.29ns)   --->   "%call_ret21 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:238]   --->   Operation 560 'call' 'call_ret21' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 32> <Delay = 1.29>
ST_125 : Operation 561 [1/2] (1.29ns)   --->   "%call_ret21 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:238]   --->   Operation 561 'call' 'call_ret21' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 33> <Delay = 1.02>
ST_126 : Operation 562 [1/1] (0.00ns)   --->   "%this_3_10_loc_load = load i8192 %this_3_10_loc"   --->   Operation 562 'load' 'this_3_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 563 [1/1] (0.00ns)   --->   "%this_4_10_loc_load = load i8192 %this_4_10_loc"   --->   Operation 563 'load' 'this_4_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 564 [1/1] (0.00ns)   --->   "%this_1_10_loc_load = load i8192 %this_1_10_loc"   --->   Operation 564 'load' 'this_1_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 565 [2/2] (1.02ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP2, i8192 %this_3_10_loc_load, i8192 %this_4_10_loc_load, i8192 %this_1_10_loc_load, i3 %trunc_ln227, i8192 %this_0, i8192 %call_ret21, i8192 %this_3_11_loc, i8192 %this_4_11_loc, i8192 %this_1_11_loc" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 565 'call' 'call_ln227' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 34> <Delay = 1.02>
ST_127 : Operation 566 [1/2] (1.02ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP2, i8192 %this_3_10_loc_load, i8192 %this_4_10_loc_load, i8192 %this_1_10_loc_load, i3 %trunc_ln227, i8192 %this_0, i8192 %call_ret21, i8192 %this_3_11_loc, i8192 %this_4_11_loc, i8192 %this_1_11_loc" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 566 'call' 'call_ln227' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 35> <Delay = 1.29>
ST_128 : Operation 567 [2/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 567 'call' 'call_ret' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 36> <Delay = 1.29>
ST_129 : Operation 568 [1/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 568 'call' 'call_ret' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 37> <Delay = 1.02>
ST_130 : Operation 569 [1/1] (0.00ns)   --->   "%this_3_11_loc_load = load i8192 %this_3_11_loc"   --->   Operation 569 'load' 'this_3_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 570 [1/1] (0.00ns)   --->   "%this_4_11_loc_load = load i8192 %this_4_11_loc"   --->   Operation 570 'load' 'this_4_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 571 [1/1] (0.00ns)   --->   "%this_1_11_loc_load = load i8192 %this_1_11_loc"   --->   Operation 571 'load' 'this_1_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 572 [2/2] (1.02ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP3, i8192 %this_3_11_loc_load, i8192 %this_4_11_loc_load, i8192 %this_1_11_loc_load, i3 %trunc_ln227, i8192 %this_0, i8192 %call_ret, i8192 %this_3_12_loc, i8192 %this_4_12_loc, i8192 %this_1_12_loc" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 572 'call' 'call_ln227' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 38> <Delay = 1.02>
ST_131 : Operation 573 [1/2] (1.02ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP3, i8192 %this_3_11_loc_load, i8192 %this_4_11_loc_load, i8192 %this_1_11_loc_load, i3 %trunc_ln227, i8192 %this_0, i8192 %call_ret, i8192 %this_3_12_loc, i8192 %this_4_12_loc, i8192 %this_1_12_loc" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 573 'call' 'call_ln227' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 39> <Delay = 1.02>
ST_132 : Operation 574 [1/1] (0.00ns)   --->   "%this_3_12_loc_load = load i8192 %this_3_12_loc"   --->   Operation 574 'load' 'this_3_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 575 [1/1] (0.00ns)   --->   "%this_4_12_loc_load = load i8192 %this_4_12_loc"   --->   Operation 575 'load' 'this_4_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 576 [1/1] (0.00ns)   --->   "%this_1_12_loc_load = load i8192 %this_1_12_loc"   --->   Operation 576 'load' 'this_1_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 577 [2/2] (1.02ns)   --->   "%call_ln247 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP4, i8192 %this_3_12_loc_load, i8192 %this_4_12_loc_load, i8192 %this_1_12_loc_load, i8192 %call_ret, i3 %trunc_ln227, i8192 %this_0, i8192 %this_3_13_loc, i8192 %this_4_13_loc, i8192 %this_1_13_loc, i8192 %this_2_7_loc" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 577 'call' 'call_ln247' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 40> <Delay = 1.02>
ST_133 : Operation 578 [1/2] (1.02ns)   --->   "%call_ln247 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP4, i8192 %this_3_12_loc_load, i8192 %this_4_12_loc_load, i8192 %this_1_12_loc_load, i8192 %call_ret, i3 %trunc_ln227, i8192 %this_0, i8192 %this_3_13_loc, i8192 %this_4_13_loc, i8192 %this_1_13_loc, i8192 %this_2_7_loc" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 578 'call' 'call_ln247' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 41> <Delay = 0.56>
ST_134 : Operation 579 [1/1] (0.00ns)   --->   "%this_3_13_loc_load = load i8192 %this_3_13_loc"   --->   Operation 579 'load' 'this_3_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 580 [1/1] (0.00ns)   --->   "%this_4_13_loc_load = load i8192 %this_4_13_loc"   --->   Operation 580 'load' 'this_4_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 581 [1/1] (0.00ns)   --->   "%this_1_13_loc_load = load i8192 %this_1_13_loc"   --->   Operation 581 'load' 'this_1_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 582 [1/1] (0.00ns)   --->   "%this_2_7_loc_load = load i8192 %this_2_7_loc"   --->   Operation 582 'load' 'this_2_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 583 [2/2] (0.56ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP5, i8192 %this_3_13_loc_load, i8192 %this_4_13_loc_load, i8192 %this_1_13_loc_load, i8192 %this_2_7_loc_load, i3 %trunc_ln227, i8192 %this_0, i7 %conv207, i8192 %this_3_9, i8192 %this_4_9, i8192 %this_1_9, i8192 %this_2_5" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 583 'call' 'call_ln227' <Predicate = true> <Delay = 0.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 42> <Delay = 0.00>
ST_135 : Operation 584 [1/1] (0.00ns)   --->   "%specloopname_ln227 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 584 'specloopname' 'specloopname_ln227' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 585 [1/2] (0.00ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP5, i8192 %this_3_13_loc_load, i8192 %this_4_13_loc_load, i8192 %this_1_13_loc_load, i8192 %this_2_7_loc_load, i3 %trunc_ln227, i8192 %this_0, i7 %conv207, i8192 %this_3_9, i8192 %this_4_9, i8192 %this_1_9, i8192 %this_2_5" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 585 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln227 = br void %FUNC_MATMUL_LOOP1" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 586 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>

State 136 <SV = 1> <Delay = 1.02>
ST_136 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 587 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 588 [2/2] (1.02ns)   --->   "%call_ln188 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP1, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read45, i3 %trunc_ln188, i8192 %this_0, i8 %addr1_read, i6 %empty_135, i8192 %this_3_5_loc, i8192 %this_4_5_loc, i8192 %this_1_5_loc" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 588 'call' 'call_ln188' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 2> <Delay = 1.02>
ST_137 : Operation 589 [1/2] (1.02ns)   --->   "%call_ln188 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP1, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read45, i3 %trunc_ln188, i8192 %this_0, i8 %addr1_read, i6 %empty_135, i8192 %this_3_5_loc, i8192 %this_4_5_loc, i8192 %this_1_5_loc" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 589 'call' 'call_ln188' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 3> <Delay = 0.00>

State 139 <SV = 4> <Delay = 0.00>

State 140 <SV = 5> <Delay = 0.00>

State 141 <SV = 6> <Delay = 0.00>

State 142 <SV = 7> <Delay = 0.00>

State 143 <SV = 8> <Delay = 0.00>

State 144 <SV = 9> <Delay = 0.00>

State 145 <SV = 10> <Delay = 0.00>

State 146 <SV = 11> <Delay = 0.00>

State 147 <SV = 12> <Delay = 0.00>

State 148 <SV = 13> <Delay = 0.00>

State 149 <SV = 14> <Delay = 0.00>

State 150 <SV = 15> <Delay = 0.00>

State 151 <SV = 16> <Delay = 0.00>

State 152 <SV = 17> <Delay = 0.00>

State 153 <SV = 18> <Delay = 0.00>

State 154 <SV = 19> <Delay = 0.00>

State 155 <SV = 20> <Delay = 0.00>

State 156 <SV = 21> <Delay = 0.00>

State 157 <SV = 22> <Delay = 0.00>

State 158 <SV = 23> <Delay = 0.00>

State 159 <SV = 24> <Delay = 0.00>

State 160 <SV = 25> <Delay = 0.00>

State 161 <SV = 26> <Delay = 0.00>

State 162 <SV = 27> <Delay = 0.00>

State 163 <SV = 28> <Delay = 0.00>

State 164 <SV = 29> <Delay = 0.00>

State 165 <SV = 30> <Delay = 0.00>

State 166 <SV = 31> <Delay = 0.00>

State 167 <SV = 32> <Delay = 0.00>

State 168 <SV = 33> <Delay = 0.00>

State 169 <SV = 34> <Delay = 0.00>

State 170 <SV = 35> <Delay = 0.00>

State 171 <SV = 36> <Delay = 0.00>

State 172 <SV = 37> <Delay = 0.00>

State 173 <SV = 38> <Delay = 0.00>

State 174 <SV = 39> <Delay = 0.00>

State 175 <SV = 40> <Delay = 0.00>

State 176 <SV = 41> <Delay = 0.00>

State 177 <SV = 42> <Delay = 0.00>

State 178 <SV = 43> <Delay = 1.29>
ST_178 : Operation 590 [2/2] (1.29ns)   --->   "%call_ret1 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:198]   --->   Operation 590 'call' 'call_ret1' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 179 <SV = 44> <Delay = 1.29>
ST_179 : Operation 591 [1/2] (1.29ns)   --->   "%call_ret1 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:198]   --->   Operation 591 'call' 'call_ret1' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 45> <Delay = 1.02>
ST_180 : Operation 592 [1/1] (0.00ns)   --->   "%this_3_5_loc_load = load i8192 %this_3_5_loc"   --->   Operation 592 'load' 'this_3_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 593 [1/1] (0.00ns)   --->   "%this_4_5_loc_load = load i8192 %this_4_5_loc"   --->   Operation 593 'load' 'this_4_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 594 [1/1] (0.00ns)   --->   "%this_1_5_loc_load = load i8192 %this_1_5_loc"   --->   Operation 594 'load' 'this_1_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 595 [2/2] (1.02ns)   --->   "%call_ln188 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP2, i8192 %this_3_5_loc_load, i8192 %this_4_5_loc_load, i8192 %this_1_5_loc_load, i3 %trunc_ln188, i8192 %this_0, i8192 %call_ret1, i8192 %this_3_6_loc, i8192 %this_4_6_loc, i8192 %this_1_6_loc" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 595 'call' 'call_ln188' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 46> <Delay = 1.02>
ST_181 : Operation 596 [1/2] (1.02ns)   --->   "%call_ln188 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP2, i8192 %this_3_5_loc_load, i8192 %this_4_5_loc_load, i8192 %this_1_5_loc_load, i3 %trunc_ln188, i8192 %this_0, i8192 %call_ret1, i8192 %this_3_6_loc, i8192 %this_4_6_loc, i8192 %this_1_6_loc" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 596 'call' 'call_ln188' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 182 <SV = 47> <Delay = 1.29>
ST_182 : Operation 597 [2/2] (1.29ns)   --->   "%call_ret18 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:207]   --->   Operation 597 'call' 'call_ret18' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 183 <SV = 48> <Delay = 1.29>
ST_183 : Operation 598 [1/2] (1.29ns)   --->   "%call_ret18 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:207]   --->   Operation 598 'call' 'call_ret18' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 49> <Delay = 1.02>
ST_184 : Operation 599 [1/1] (0.00ns)   --->   "%this_3_6_loc_load = load i8192 %this_3_6_loc"   --->   Operation 599 'load' 'this_3_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 600 [1/1] (0.00ns)   --->   "%this_4_6_loc_load = load i8192 %this_4_6_loc"   --->   Operation 600 'load' 'this_4_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 601 [1/1] (0.00ns)   --->   "%this_1_6_loc_load = load i8192 %this_1_6_loc"   --->   Operation 601 'load' 'this_1_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 602 [2/2] (1.02ns)   --->   "%call_ln188 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP3, i8192 %this_3_6_loc_load, i8192 %this_4_6_loc_load, i8192 %this_1_6_loc_load, i3 %trunc_ln188, i8192 %this_0, i8192 %call_ret18, i8192 %this_3_7_loc, i8192 %this_4_7_loc, i8192 %this_1_7_loc" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 602 'call' 'call_ln188' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 185 <SV = 50> <Delay = 1.02>
ST_185 : Operation 603 [1/2] (1.02ns)   --->   "%call_ln188 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP3, i8192 %this_3_6_loc_load, i8192 %this_4_6_loc_load, i8192 %this_1_6_loc_load, i3 %trunc_ln188, i8192 %this_0, i8192 %call_ret18, i8192 %this_3_7_loc, i8192 %this_4_7_loc, i8192 %this_1_7_loc" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 603 'call' 'call_ln188' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 186 <SV = 51> <Delay = 1.02>
ST_186 : Operation 604 [1/1] (0.00ns)   --->   "%this_3_7_loc_load = load i8192 %this_3_7_loc"   --->   Operation 604 'load' 'this_3_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 605 [1/1] (0.00ns)   --->   "%this_4_7_loc_load = load i8192 %this_4_7_loc"   --->   Operation 605 'load' 'this_4_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 606 [1/1] (0.00ns)   --->   "%this_1_7_loc_load = load i8192 %this_1_7_loc"   --->   Operation 606 'load' 'this_1_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 607 [2/2] (1.02ns)   --->   "%call_ln207 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP4, i8192 %this_3_7_loc_load, i8192 %this_4_7_loc_load, i8192 %this_1_7_loc_load, i8192 %call_ret18, i3 %trunc_ln188, i8192 %this_0, i6 %empty, i8192 %this_3_8_loc, i8192 %this_4_8_loc, i8192 %this_1_8_loc, i8192 %this_2_4_loc" [HLS_Final_vitis_src/dpu.cpp:207]   --->   Operation 607 'call' 'call_ln207' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 187 <SV = 52> <Delay = 1.02>
ST_187 : Operation 608 [1/2] (1.02ns)   --->   "%call_ln207 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP4, i8192 %this_3_7_loc_load, i8192 %this_4_7_loc_load, i8192 %this_1_7_loc_load, i8192 %call_ret18, i3 %trunc_ln188, i8192 %this_0, i6 %empty, i8192 %this_3_8_loc, i8192 %this_4_8_loc, i8192 %this_1_8_loc, i8192 %this_2_4_loc" [HLS_Final_vitis_src/dpu.cpp:207]   --->   Operation 608 'call' 'call_ln207' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 188 <SV = 53> <Delay = 0.00>

State 189 <SV = 54> <Delay = 0.00>

State 190 <SV = 55> <Delay = 0.00>

State 191 <SV = 56> <Delay = 0.00>

State 192 <SV = 57> <Delay = 0.00>

State 193 <SV = 58> <Delay = 0.75>
ST_193 : Operation 609 [1/1] (0.00ns)   --->   "%this_3_8_loc_load = load i8192 %this_3_8_loc"   --->   Operation 609 'load' 'this_3_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 610 [1/1] (0.00ns)   --->   "%this_4_8_loc_load = load i8192 %this_4_8_loc"   --->   Operation 610 'load' 'this_4_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 611 [1/1] (0.00ns)   --->   "%this_1_8_loc_load = load i8192 %this_1_8_loc"   --->   Operation 611 'load' 'this_1_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 612 [1/1] (0.00ns)   --->   "%this_2_4_loc_load = load i8192 %this_2_4_loc"   --->   Operation 612 'load' 'this_2_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 613 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 613 'br' 'br_ln0' <Predicate = true> <Delay = 0.75>

State 194 <SV = 1> <Delay = 1.02>
ST_194 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 614 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 615 [2/2] (1.02ns)   --->   "%call_ln160 = call void @dpu_func_Pipeline_FUNC_RD_LOOP1, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read45, i3 %trunc_ln160, i8192 %this_0, i8 %addr1_read, i8192 %p_read_18, i8192 %this_3_1_loc, i8192 %this_4_1_loc, i8192 %this_1_1_loc" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 615 'call' 'call_ln160' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 195 <SV = 2> <Delay = 1.02>
ST_195 : Operation 616 [1/2] (1.02ns)   --->   "%call_ln160 = call void @dpu_func_Pipeline_FUNC_RD_LOOP1, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read45, i3 %trunc_ln160, i8192 %this_0, i8 %addr1_read, i8192 %p_read_18, i8192 %this_3_1_loc, i8192 %this_4_1_loc, i8192 %this_1_1_loc" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 616 'call' 'call_ln160' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 196 <SV = 3> <Delay = 0.00>

State 197 <SV = 4> <Delay = 0.00>

State 198 <SV = 5> <Delay = 0.00>

State 199 <SV = 6> <Delay = 0.00>

State 200 <SV = 7> <Delay = 0.00>

State 201 <SV = 8> <Delay = 0.00>

State 202 <SV = 9> <Delay = 0.00>

State 203 <SV = 10> <Delay = 0.00>

State 204 <SV = 11> <Delay = 0.00>

State 205 <SV = 12> <Delay = 0.00>

State 206 <SV = 13> <Delay = 0.00>

State 207 <SV = 14> <Delay = 0.00>

State 208 <SV = 15> <Delay = 0.00>

State 209 <SV = 16> <Delay = 0.00>

State 210 <SV = 17> <Delay = 0.00>

State 211 <SV = 18> <Delay = 0.00>

State 212 <SV = 19> <Delay = 0.00>

State 213 <SV = 20> <Delay = 0.00>

State 214 <SV = 21> <Delay = 0.00>

State 215 <SV = 22> <Delay = 0.00>

State 216 <SV = 23> <Delay = 0.00>

State 217 <SV = 24> <Delay = 0.00>

State 218 <SV = 25> <Delay = 0.00>

State 219 <SV = 26> <Delay = 0.00>

State 220 <SV = 27> <Delay = 0.00>

State 221 <SV = 28> <Delay = 0.00>

State 222 <SV = 29> <Delay = 0.00>

State 223 <SV = 30> <Delay = 0.00>

State 224 <SV = 31> <Delay = 0.00>

State 225 <SV = 32> <Delay = 0.00>

State 226 <SV = 33> <Delay = 0.00>

State 227 <SV = 34> <Delay = 0.00>

State 228 <SV = 35> <Delay = 0.00>

State 229 <SV = 36> <Delay = 0.00>

State 230 <SV = 37> <Delay = 0.00>

State 231 <SV = 38> <Delay = 0.00>

State 232 <SV = 39> <Delay = 0.00>

State 233 <SV = 40> <Delay = 0.00>

State 234 <SV = 41> <Delay = 0.00>

State 235 <SV = 42> <Delay = 0.00>

State 236 <SV = 43> <Delay = 0.00>

State 237 <SV = 44> <Delay = 0.00>

State 238 <SV = 45> <Delay = 0.00>

State 239 <SV = 46> <Delay = 0.00>

State 240 <SV = 47> <Delay = 0.00>

State 241 <SV = 48> <Delay = 0.00>

State 242 <SV = 49> <Delay = 0.00>

State 243 <SV = 50> <Delay = 0.00>

State 244 <SV = 51> <Delay = 0.00>

State 245 <SV = 52> <Delay = 0.00>

State 246 <SV = 53> <Delay = 1.29>
ST_246 : Operation 617 [2/2] (1.29ns)   --->   "%call_ret7 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:168]   --->   Operation 617 'call' 'call_ret7' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 247 <SV = 54> <Delay = 1.29>
ST_247 : Operation 618 [1/2] (1.29ns)   --->   "%call_ret7 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:168]   --->   Operation 618 'call' 'call_ret7' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 248 <SV = 55> <Delay = 1.02>
ST_248 : Operation 619 [1/1] (0.00ns)   --->   "%this_3_1_loc_load = load i8192 %this_3_1_loc"   --->   Operation 619 'load' 'this_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 620 [1/1] (0.00ns)   --->   "%this_4_1_loc_load = load i8192 %this_4_1_loc"   --->   Operation 620 'load' 'this_4_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 621 [1/1] (0.00ns)   --->   "%this_1_1_loc_load = load i8192 %this_1_1_loc"   --->   Operation 621 'load' 'this_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 622 [2/2] (1.02ns)   --->   "%call_ln160 = call void @dpu_func_Pipeline_FUNC_RD_LOOP2, i8192 %this_3_1_loc_load, i8192 %this_4_1_loc_load, i8192 %this_1_1_loc_load, i3 %trunc_ln160, i8192 %this_0, i8192 %call_ret7, i8192 %this_3_2_loc, i8192 %this_4_2_loc, i8192 %this_1_2_loc" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 622 'call' 'call_ln160' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 249 <SV = 56> <Delay = 1.02>
ST_249 : Operation 623 [1/2] (1.02ns)   --->   "%call_ln160 = call void @dpu_func_Pipeline_FUNC_RD_LOOP2, i8192 %this_3_1_loc_load, i8192 %this_4_1_loc_load, i8192 %this_1_1_loc_load, i3 %trunc_ln160, i8192 %this_0, i8192 %call_ret7, i8192 %this_3_2_loc, i8192 %this_4_2_loc, i8192 %this_1_2_loc" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 623 'call' 'call_ln160' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 250 <SV = 57> <Delay = 1.02>
ST_250 : Operation 624 [1/1] (0.00ns)   --->   "%this_3_2_loc_load = load i8192 %this_3_2_loc"   --->   Operation 624 'load' 'this_3_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 625 [1/1] (0.00ns)   --->   "%this_4_2_loc_load = load i8192 %this_4_2_loc"   --->   Operation 625 'load' 'this_4_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 626 [1/1] (0.00ns)   --->   "%this_1_2_loc_load = load i8192 %this_1_2_loc"   --->   Operation 626 'load' 'this_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 627 [2/2] (1.02ns)   --->   "%call_ln168 = call void @dpu_func_Pipeline_FUNC_RD_LOOP3, i8192 %this_3_2_loc_load, i8192 %this_4_2_loc_load, i8192 %this_1_2_loc_load, i8192 %call_ret7, i3 %trunc_ln160, i8192 %this_0, i8 %addr1_read, i8192 %this_3_3_loc, i8192 %this_4_3_loc, i8192 %this_1_3_loc, i8192 %this_2_1_loc" [HLS_Final_vitis_src/dpu.cpp:168]   --->   Operation 627 'call' 'call_ln168' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 251 <SV = 58> <Delay = 1.02>
ST_251 : Operation 628 [1/2] (1.02ns)   --->   "%call_ln168 = call void @dpu_func_Pipeline_FUNC_RD_LOOP3, i8192 %this_3_2_loc_load, i8192 %this_4_2_loc_load, i8192 %this_1_2_loc_load, i8192 %call_ret7, i3 %trunc_ln160, i8192 %this_0, i8 %addr1_read, i8192 %this_3_3_loc, i8192 %this_4_3_loc, i8192 %this_1_3_loc, i8192 %this_2_1_loc" [HLS_Final_vitis_src/dpu.cpp:168]   --->   Operation 628 'call' 'call_ln168' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 252 <SV = 59> <Delay = 0.75>
ST_252 : Operation 629 [1/1] (0.00ns)   --->   "%this_3_3_loc_load = load i8192 %this_3_3_loc"   --->   Operation 629 'load' 'this_3_3_loc_load' <Predicate = (empty_136 == 2)> <Delay = 0.00>
ST_252 : Operation 630 [1/1] (0.00ns)   --->   "%this_4_3_loc_load = load i8192 %this_4_3_loc"   --->   Operation 630 'load' 'this_4_3_loc_load' <Predicate = (empty_136 == 2)> <Delay = 0.00>
ST_252 : Operation 631 [1/1] (0.00ns)   --->   "%this_1_3_loc_load = load i8192 %this_1_3_loc"   --->   Operation 631 'load' 'this_1_3_loc_load' <Predicate = (empty_136 == 2)> <Delay = 0.00>
ST_252 : Operation 632 [1/1] (0.00ns)   --->   "%this_2_1_loc_load = load i8192 %this_2_1_loc"   --->   Operation 632 'load' 'this_2_1_loc_load' <Predicate = (empty_136 == 2)> <Delay = 0.00>
ST_252 : Operation 633 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 633 'br' 'br_ln0' <Predicate = (empty_136 == 2)> <Delay = 0.75>
ST_252 : Operation 634 [1/1] (0.00ns)   --->   "%this_3_33 = phi i8192 %this_3_18_loc_load, void %FUNC_POW2ROUND_LOOP1, i8192 %this_3_17_loc_load, void %FUNC_CADDQ_LOOP1, i8192 %this_3_8_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_3_3_loc_load, void %FUNC_RD_LOOP1, i8192 %this_3_0_loc_load, void %FUNC_ADD_LOOP1, i8192 %p_read_17, void %entry, i8192 %this_3_26_load, void %sw.epilog.loopexit, i8192 %this_3_19_load, void %sw.epilog.loopexit56, i8192 %this_3_9_load, void %sw.epilog.loopexit57"   --->   Operation 634 'phi' 'this_3_33' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 635 [1/1] (0.00ns)   --->   "%this_4_33 = phi i8192 %this_4_18_loc_load, void %FUNC_POW2ROUND_LOOP1, i8192 %this_4_17_loc_load, void %FUNC_CADDQ_LOOP1, i8192 %this_4_8_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_4_3_loc_load, void %FUNC_RD_LOOP1, i8192 %this_4_0_loc_load, void %FUNC_ADD_LOOP1, i8192 %p_read_16, void %entry, i8192 %this_4_26_load, void %sw.epilog.loopexit, i8192 %this_4_19_load, void %sw.epilog.loopexit56, i8192 %this_4_9_load, void %sw.epilog.loopexit57"   --->   Operation 635 'phi' 'this_4_33' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 636 [1/1] (0.00ns)   --->   "%this_1_32 = phi i8192 %this_1_17_loc_load, void %FUNC_POW2ROUND_LOOP1, i8192 %this_1_16_loc_load, void %FUNC_CADDQ_LOOP1, i8192 %this_1_8_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_1_3_loc_load, void %FUNC_RD_LOOP1, i8192 %this_1_0_loc_load, void %FUNC_ADD_LOOP1, i8192 %p_read45, void %entry, i8192 %this_1_25_load, void %sw.epilog.loopexit, i8192 %this_1_18_load, void %sw.epilog.loopexit56, i8192 %this_1_9_load, void %sw.epilog.loopexit57"   --->   Operation 636 'phi' 'this_1_32' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 637 [1/1] (0.00ns)   --->   "%this_2_18 = phi i8192 %p_read_18, void %FUNC_POW2ROUND_LOOP1, i8192 %p_read_18, void %FUNC_CADDQ_LOOP1, i8192 %this_2_4_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_2_1_loc_load, void %FUNC_RD_LOOP1, i8192 %this_2_0_loc_load, void %FUNC_ADD_LOOP1, i8192 %p_read_18, void %entry, i8192 %this_2_14_load, void %sw.epilog.loopexit, i8192 %this_2_10_load, void %sw.epilog.loopexit56, i8192 %this_2_5_load, void %sw.epilog.loopexit57"   --->   Operation 637 'phi' 'this_2_18' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 638 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i32768 <undef>, i8192 %this_3_33" [HLS_Final_vitis_src/dpu.cpp:529]   --->   Operation 638 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 639 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32768 %mrv_s, i8192 %this_4_33" [HLS_Final_vitis_src/dpu.cpp:529]   --->   Operation 639 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 640 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i32768 %mrv_1, i8192 %this_1_32" [HLS_Final_vitis_src/dpu.cpp:529]   --->   Operation 640 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 641 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i32768 %mrv_2, i8192 %this_2_18" [HLS_Final_vitis_src/dpu.cpp:529]   --->   Operation 641 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 642 [1/1] (0.00ns)   --->   "%ret_ln529 = ret i32768 %mrv_3" [HLS_Final_vitis_src/dpu.cpp:529]   --->   Operation 642 'ret' 'ret_ln529' <Predicate = true> <Delay = 0.00>

State 253 <SV = 1> <Delay = 1.02>
ST_253 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 643 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 644 [2/2] (1.02ns)   --->   "%call_ln139 = call void @dpu_func_Pipeline_FUNC_ADD_LOOP1, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read45, i8192 %p_read_18, i3 %trunc_ln139, i8192 %this_0, i8 %addr1_read, i6 %empty_135, i6 %empty, i8192 %this_3_0_loc, i8192 %this_4_0_loc, i8192 %this_1_0_loc, i8192 %this_2_0_loc" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 644 'call' 'call_ln139' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 254 <SV = 2> <Delay = 1.02>
ST_254 : Operation 645 [1/2] (1.02ns)   --->   "%call_ln139 = call void @dpu_func_Pipeline_FUNC_ADD_LOOP1, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read45, i8192 %p_read_18, i3 %trunc_ln139, i8192 %this_0, i8 %addr1_read, i6 %empty_135, i6 %empty, i8192 %this_3_0_loc, i8192 %this_4_0_loc, i8192 %this_1_0_loc, i8192 %this_2_0_loc" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 645 'call' 'call_ln139' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 255 <SV = 3> <Delay = 0.00>

State 256 <SV = 4> <Delay = 0.00>

State 257 <SV = 5> <Delay = 0.00>

State 258 <SV = 6> <Delay = 0.00>

State 259 <SV = 7> <Delay = 0.00>

State 260 <SV = 8> <Delay = 0.00>

State 261 <SV = 9> <Delay = 0.00>

State 262 <SV = 10> <Delay = 0.00>

State 263 <SV = 11> <Delay = 0.00>

State 264 <SV = 12> <Delay = 0.00>

State 265 <SV = 13> <Delay = 0.00>

State 266 <SV = 14> <Delay = 0.00>

State 267 <SV = 15> <Delay = 0.00>

State 268 <SV = 16> <Delay = 0.00>

State 269 <SV = 17> <Delay = 0.00>

State 270 <SV = 18> <Delay = 0.00>

State 271 <SV = 19> <Delay = 0.00>

State 272 <SV = 20> <Delay = 0.00>

State 273 <SV = 21> <Delay = 0.00>

State 274 <SV = 22> <Delay = 0.00>

State 275 <SV = 23> <Delay = 0.00>

State 276 <SV = 24> <Delay = 0.00>

State 277 <SV = 25> <Delay = 0.00>

State 278 <SV = 26> <Delay = 0.00>

State 279 <SV = 27> <Delay = 0.00>

State 280 <SV = 28> <Delay = 0.00>

State 281 <SV = 29> <Delay = 0.00>

State 282 <SV = 30> <Delay = 0.00>

State 283 <SV = 31> <Delay = 0.00>

State 284 <SV = 32> <Delay = 0.00>

State 285 <SV = 33> <Delay = 0.00>

State 286 <SV = 34> <Delay = 0.00>

State 287 <SV = 35> <Delay = 0.00>

State 288 <SV = 36> <Delay = 0.00>

State 289 <SV = 37> <Delay = 0.00>

State 290 <SV = 38> <Delay = 0.00>

State 291 <SV = 39> <Delay = 0.00>

State 292 <SV = 40> <Delay = 0.00>

State 293 <SV = 41> <Delay = 0.00>

State 294 <SV = 42> <Delay = 0.00>

State 295 <SV = 43> <Delay = 0.00>

State 296 <SV = 44> <Delay = 0.00>

State 297 <SV = 45> <Delay = 0.00>

State 298 <SV = 46> <Delay = 0.00>

State 299 <SV = 47> <Delay = 0.00>

State 300 <SV = 48> <Delay = 0.00>

State 301 <SV = 49> <Delay = 0.00>

State 302 <SV = 50> <Delay = 0.00>

State 303 <SV = 51> <Delay = 0.00>

State 304 <SV = 52> <Delay = 0.00>

State 305 <SV = 53> <Delay = 0.00>

State 306 <SV = 54> <Delay = 0.00>

State 307 <SV = 55> <Delay = 0.00>

State 308 <SV = 56> <Delay = 0.00>

State 309 <SV = 57> <Delay = 0.00>

State 310 <SV = 58> <Delay = 0.75>
ST_310 : Operation 646 [1/1] (0.00ns)   --->   "%this_3_0_loc_load = load i8192 %this_3_0_loc"   --->   Operation 646 'load' 'this_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 647 [1/1] (0.00ns)   --->   "%this_4_0_loc_load = load i8192 %this_4_0_loc"   --->   Operation 647 'load' 'this_4_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 648 [1/1] (0.00ns)   --->   "%this_1_0_loc_load = load i8192 %this_1_0_loc"   --->   Operation 648 'load' 'this_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 649 [1/1] (0.00ns)   --->   "%this_2_0_loc_load = load i8192 %this_2_0_loc"   --->   Operation 649 'load' 'this_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 650 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 650 'br' 'br_ln0' <Predicate = true> <Delay = 0.75>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	wire read operation ('type_read') on port 'type_r' [13]  (0 ns)
	multiplexor before 'phi' operation ('this_3_33') with incoming values : ('p_read_17') ('this_3_26_load') ('this_3_19_load') ('this_3_18_loc_load') ('this_3_17_loc_load') ('this_3_9_load') ('this_3_8_loc_load') ('this_3_3_loc_load') ('this_3_0_loc_load') [324]  (0.755 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/dpu.cpp:353) on local variable 'k' [117]  (0 ns)
	'add' operation ('k', HLS_Final_vitis_src/dpu.cpp:344) [124]  (0.809 ns)
	'store' operation ('store_ln344', HLS_Final_vitis_src/dpu.cpp:344) of variable 'k', HLS_Final_vitis_src/dpu.cpp:344 on local variable 'k' [151]  (0.46 ns)
	blocking operation 0.476 ns on control path)

 <State 3>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP1' [128]  (1.02 ns)

 <State 4>: 2.17ns
The critical path consists of the following:
	'add' operation ('add_ln353', HLS_Final_vitis_src/dpu.cpp:353) [134]  (0.871 ns)
	'call' operation ('call_ret28', HLS_Final_vitis_src/dpu.cpp:353) to 'read_p2' [135]  (1.3 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret28', HLS_Final_vitis_src/dpu.cpp:353) to 'read_p2' [135]  (1.3 ns)

 <State 6>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_27_loc_load') on local variable 'this_3_27_loc' [129]  (0 ns)
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP2' [136]  (1.02 ns)

 <State 7>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP2' [136]  (1.02 ns)

 <State 8>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret31', HLS_Final_vitis_src/dpu.cpp:363) to 'read_p2' [140]  (1.3 ns)

 <State 9>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret31', HLS_Final_vitis_src/dpu.cpp:363) to 'read_p2' [140]  (1.3 ns)

 <State 10>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_28_loc_load') on local variable 'this_3_28_loc' [137]  (0 ns)
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP3' [141]  (1.02 ns)

 <State 11>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP3' [141]  (1.02 ns)

 <State 12>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret32', HLS_Final_vitis_src/dpu.cpp:372) to 'read_p2' [145]  (1.3 ns)

 <State 13>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret32', HLS_Final_vitis_src/dpu.cpp:372) to 'read_p2' [145]  (1.3 ns)

 <State 14>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_29_loc_load') on local variable 'this_3_29_loc' [142]  (0 ns)
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP4' [146]  (1.02 ns)

 <State 15>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP4' [146]  (1.02 ns)

 <State 16>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_30_loc_load') on local variable 'this_3_30_loc' [147]  (0 ns)
	'call' operation ('call_ln372', HLS_Final_vitis_src/dpu.cpp:372) to 'dpu_func_Pipeline_FUNC_INTT_LOOP5' [150]  (1.02 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('k') [156]  (0 ns)
	'store' operation ('store_ln296', HLS_Final_vitis_src/dpu.cpp:296) of constant 0 on local variable 'k' [166]  (0.46 ns)

 <State 19>: 1.27ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/dpu.cpp:297) on local variable 'k' [169]  (0 ns)
	'add' operation ('k', HLS_Final_vitis_src/dpu.cpp:296) [176]  (0.809 ns)
	'store' operation ('store_ln296', HLS_Final_vitis_src/dpu.cpp:296) of variable 'k', HLS_Final_vitis_src/dpu.cpp:296 on local variable 'k' [204]  (0.46 ns)

 <State 20>: 2.17ns
The critical path consists of the following:
	'add' operation ('add_ln297', HLS_Final_vitis_src/dpu.cpp:297) [182]  (0.871 ns)
	'call' operation ('call_ret15', HLS_Final_vitis_src/dpu.cpp:297) to 'read_p2' [183]  (1.3 ns)

 <State 21>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret15', HLS_Final_vitis_src/dpu.cpp:297) to 'read_p2' [183]  (1.3 ns)

 <State 22>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP1' [184]  (1.02 ns)

 <State 23>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP1' [184]  (1.02 ns)

 <State 24>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:307) to 'read_p2' [188]  (1.3 ns)

 <State 25>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:307) to 'read_p2' [188]  (1.3 ns)

 <State 26>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_20_loc_load') on local variable 'this_3_20_loc' [185]  (0 ns)
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP2' [189]  (1.02 ns)

 <State 27>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP2' [189]  (1.02 ns)

 <State 28>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret30', HLS_Final_vitis_src/dpu.cpp:316) to 'read_p2' [193]  (1.3 ns)

 <State 29>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret30', HLS_Final_vitis_src/dpu.cpp:316) to 'read_p2' [193]  (1.3 ns)

 <State 30>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_21_loc_load') on local variable 'this_3_21_loc' [190]  (0 ns)
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP3' [194]  (1.02 ns)

 <State 31>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP3' [194]  (1.02 ns)

 <State 32>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_22_loc_load') on local variable 'this_3_22_loc' [195]  (0 ns)
	'call' operation ('call_ln316', HLS_Final_vitis_src/dpu.cpp:316) to 'dpu_func_Pipeline_FUNC_NTT_LOOP4' [198]  (1.02 ns)

 <State 33>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln316', HLS_Final_vitis_src/dpu.cpp:316) to 'dpu_func_Pipeline_FUNC_NTT_LOOP4' [198]  (1.02 ns)

 <State 34>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_23_loc_load') on local variable 'this_3_23_loc' [199]  (0 ns)
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP5' [203]  (1.02 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln286', HLS_Final_vitis_src/dpu.cpp:286) to 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' [210]  (1.02 ns)

 <State 37>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln286', HLS_Final_vitis_src/dpu.cpp:286) to 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' [210]  (1.02 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 0ns
The critical path consists of the following:

 <State 83>: 0ns
The critical path consists of the following:

 <State 84>: 0ns
The critical path consists of the following:

 <State 85>: 0ns
The critical path consists of the following:

 <State 86>: 0ns
The critical path consists of the following:

 <State 87>: 0ns
The critical path consists of the following:

 <State 88>: 0ns
The critical path consists of the following:

 <State 89>: 0ns
The critical path consists of the following:

 <State 90>: 0ns
The critical path consists of the following:

 <State 91>: 0ns
The critical path consists of the following:

 <State 92>: 0ns
The critical path consists of the following:

 <State 93>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_3_33') with incoming values : ('p_read_17') ('this_3_26_load') ('this_3_19_load') ('this_3_18_loc_load') ('this_3_17_loc_load') ('this_3_9_load') ('this_3_8_loc_load') ('this_3_3_loc_load') ('this_3_0_loc_load') [324]  (0.755 ns)

 <State 94>: 1.85ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/dpu.cpp:227) on local variable 'k' [236]  (0 ns)
	'add' operation ('add_ln230', HLS_Final_vitis_src/dpu.cpp:230) [250]  (0.825 ns)
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' [251]  (1.03 ns)

 <State 95>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' [251]  (1.02 ns)

 <State 96>: 0ns
The critical path consists of the following:

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 0ns
The critical path consists of the following:

 <State 99>: 0ns
The critical path consists of the following:

 <State 100>: 0ns
The critical path consists of the following:

 <State 101>: 0ns
The critical path consists of the following:

 <State 102>: 0ns
The critical path consists of the following:

 <State 103>: 0ns
The critical path consists of the following:

 <State 104>: 0ns
The critical path consists of the following:

 <State 105>: 0ns
The critical path consists of the following:

 <State 106>: 0ns
The critical path consists of the following:

 <State 107>: 0ns
The critical path consists of the following:

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 0ns
The critical path consists of the following:

 <State 110>: 0ns
The critical path consists of the following:

 <State 111>: 0ns
The critical path consists of the following:

 <State 112>: 0ns
The critical path consists of the following:

 <State 113>: 0ns
The critical path consists of the following:

 <State 114>: 0ns
The critical path consists of the following:

 <State 115>: 0ns
The critical path consists of the following:

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 0ns
The critical path consists of the following:

 <State 118>: 0ns
The critical path consists of the following:

 <State 119>: 0ns
The critical path consists of the following:

 <State 120>: 0ns
The critical path consists of the following:

 <State 121>: 0ns
The critical path consists of the following:

 <State 122>: 0ns
The critical path consists of the following:

 <State 123>: 0ns
The critical path consists of the following:

 <State 124>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret21', HLS_Final_vitis_src/dpu.cpp:238) to 'read_p2' [255]  (1.3 ns)

 <State 125>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret21', HLS_Final_vitis_src/dpu.cpp:238) to 'read_p2' [255]  (1.3 ns)

 <State 126>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_10_loc_load') on local variable 'this_3_10_loc' [252]  (0 ns)
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' [256]  (1.02 ns)

 <State 127>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' [256]  (1.02 ns)

 <State 128>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:247) to 'read_p2' [260]  (1.3 ns)

 <State 129>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:247) to 'read_p2' [260]  (1.3 ns)

 <State 130>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_11_loc_load') on local variable 'this_3_11_loc' [257]  (0 ns)
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' [261]  (1.02 ns)

 <State 131>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' [261]  (1.02 ns)

 <State 132>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_12_loc_load') on local variable 'this_3_12_loc' [262]  (0 ns)
	'call' operation ('call_ln247', HLS_Final_vitis_src/dpu.cpp:247) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' [265]  (1.02 ns)

 <State 133>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln247', HLS_Final_vitis_src/dpu.cpp:247) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' [265]  (1.02 ns)

 <State 134>: 0.561ns
The critical path consists of the following:
	'load' operation ('this_3_13_loc_load') on local variable 'this_3_13_loc' [266]  (0 ns)
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' [271]  (0.561 ns)

 <State 135>: 0ns
The critical path consists of the following:

 <State 136>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln188', HLS_Final_vitis_src/dpu.cpp:188) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' [278]  (1.02 ns)

 <State 137>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln188', HLS_Final_vitis_src/dpu.cpp:188) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' [278]  (1.02 ns)

 <State 138>: 0ns
The critical path consists of the following:

 <State 139>: 0ns
The critical path consists of the following:

 <State 140>: 0ns
The critical path consists of the following:

 <State 141>: 0ns
The critical path consists of the following:

 <State 142>: 0ns
The critical path consists of the following:

 <State 143>: 0ns
The critical path consists of the following:

 <State 144>: 0ns
The critical path consists of the following:

 <State 145>: 0ns
The critical path consists of the following:

 <State 146>: 0ns
The critical path consists of the following:

 <State 147>: 0ns
The critical path consists of the following:

 <State 148>: 0ns
The critical path consists of the following:

 <State 149>: 0ns
The critical path consists of the following:

 <State 150>: 0ns
The critical path consists of the following:

 <State 151>: 0ns
The critical path consists of the following:

 <State 152>: 0ns
The critical path consists of the following:

 <State 153>: 0ns
The critical path consists of the following:

 <State 154>: 0ns
The critical path consists of the following:

 <State 155>: 0ns
The critical path consists of the following:

 <State 156>: 0ns
The critical path consists of the following:

 <State 157>: 0ns
The critical path consists of the following:

 <State 158>: 0ns
The critical path consists of the following:

 <State 159>: 0ns
The critical path consists of the following:

 <State 160>: 0ns
The critical path consists of the following:

 <State 161>: 0ns
The critical path consists of the following:

 <State 162>: 0ns
The critical path consists of the following:

 <State 163>: 0ns
The critical path consists of the following:

 <State 164>: 0ns
The critical path consists of the following:

 <State 165>: 0ns
The critical path consists of the following:

 <State 166>: 0ns
The critical path consists of the following:

 <State 167>: 0ns
The critical path consists of the following:

 <State 168>: 0ns
The critical path consists of the following:

 <State 169>: 0ns
The critical path consists of the following:

 <State 170>: 0ns
The critical path consists of the following:

 <State 171>: 0ns
The critical path consists of the following:

 <State 172>: 0ns
The critical path consists of the following:

 <State 173>: 0ns
The critical path consists of the following:

 <State 174>: 0ns
The critical path consists of the following:

 <State 175>: 0ns
The critical path consists of the following:

 <State 176>: 0ns
The critical path consists of the following:

 <State 177>: 0ns
The critical path consists of the following:

 <State 178>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:198) to 'read_p2' [282]  (1.3 ns)

 <State 179>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:198) to 'read_p2' [282]  (1.3 ns)

 <State 180>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_5_loc_load') on local variable 'this_3_5_loc' [279]  (0 ns)
	'call' operation ('call_ln188', HLS_Final_vitis_src/dpu.cpp:188) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' [283]  (1.02 ns)

 <State 181>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln188', HLS_Final_vitis_src/dpu.cpp:188) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' [283]  (1.02 ns)

 <State 182>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:207) to 'read_p2' [287]  (1.3 ns)

 <State 183>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:207) to 'read_p2' [287]  (1.3 ns)

 <State 184>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_6_loc_load') on local variable 'this_3_6_loc' [284]  (0 ns)
	'call' operation ('call_ln188', HLS_Final_vitis_src/dpu.cpp:188) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' [288]  (1.02 ns)

 <State 185>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln188', HLS_Final_vitis_src/dpu.cpp:188) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' [288]  (1.02 ns)

 <State 186>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_7_loc_load') on local variable 'this_3_7_loc' [289]  (0 ns)
	'call' operation ('call_ln207', HLS_Final_vitis_src/dpu.cpp:207) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' [292]  (1.02 ns)

 <State 187>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln207', HLS_Final_vitis_src/dpu.cpp:207) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' [292]  (1.02 ns)

 <State 188>: 0ns
The critical path consists of the following:

 <State 189>: 0ns
The critical path consists of the following:

 <State 190>: 0ns
The critical path consists of the following:

 <State 191>: 0ns
The critical path consists of the following:

 <State 192>: 0ns
The critical path consists of the following:

 <State 193>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_3_33') with incoming values : ('p_read_17') ('this_3_26_load') ('this_3_19_load') ('this_3_18_loc_load') ('this_3_17_loc_load') ('this_3_9_load') ('this_3_8_loc_load') ('this_3_3_loc_load') ('this_3_0_loc_load') [324]  (0.755 ns)

 <State 194>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln160', HLS_Final_vitis_src/dpu.cpp:160) to 'dpu_func_Pipeline_FUNC_RD_LOOP1' [300]  (1.02 ns)

 <State 195>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln160', HLS_Final_vitis_src/dpu.cpp:160) to 'dpu_func_Pipeline_FUNC_RD_LOOP1' [300]  (1.02 ns)

 <State 196>: 0ns
The critical path consists of the following:

 <State 197>: 0ns
The critical path consists of the following:

 <State 198>: 0ns
The critical path consists of the following:

 <State 199>: 0ns
The critical path consists of the following:

 <State 200>: 0ns
The critical path consists of the following:

 <State 201>: 0ns
The critical path consists of the following:

 <State 202>: 0ns
The critical path consists of the following:

 <State 203>: 0ns
The critical path consists of the following:

 <State 204>: 0ns
The critical path consists of the following:

 <State 205>: 0ns
The critical path consists of the following:

 <State 206>: 0ns
The critical path consists of the following:

 <State 207>: 0ns
The critical path consists of the following:

 <State 208>: 0ns
The critical path consists of the following:

 <State 209>: 0ns
The critical path consists of the following:

 <State 210>: 0ns
The critical path consists of the following:

 <State 211>: 0ns
The critical path consists of the following:

 <State 212>: 0ns
The critical path consists of the following:

 <State 213>: 0ns
The critical path consists of the following:

 <State 214>: 0ns
The critical path consists of the following:

 <State 215>: 0ns
The critical path consists of the following:

 <State 216>: 0ns
The critical path consists of the following:

 <State 217>: 0ns
The critical path consists of the following:

 <State 218>: 0ns
The critical path consists of the following:

 <State 219>: 0ns
The critical path consists of the following:

 <State 220>: 0ns
The critical path consists of the following:

 <State 221>: 0ns
The critical path consists of the following:

 <State 222>: 0ns
The critical path consists of the following:

 <State 223>: 0ns
The critical path consists of the following:

 <State 224>: 0ns
The critical path consists of the following:

 <State 225>: 0ns
The critical path consists of the following:

 <State 226>: 0ns
The critical path consists of the following:

 <State 227>: 0ns
The critical path consists of the following:

 <State 228>: 0ns
The critical path consists of the following:

 <State 229>: 0ns
The critical path consists of the following:

 <State 230>: 0ns
The critical path consists of the following:

 <State 231>: 0ns
The critical path consists of the following:

 <State 232>: 0ns
The critical path consists of the following:

 <State 233>: 0ns
The critical path consists of the following:

 <State 234>: 0ns
The critical path consists of the following:

 <State 235>: 0ns
The critical path consists of the following:

 <State 236>: 0ns
The critical path consists of the following:

 <State 237>: 0ns
The critical path consists of the following:

 <State 238>: 0ns
The critical path consists of the following:

 <State 239>: 0ns
The critical path consists of the following:

 <State 240>: 0ns
The critical path consists of the following:

 <State 241>: 0ns
The critical path consists of the following:

 <State 242>: 0ns
The critical path consists of the following:

 <State 243>: 0ns
The critical path consists of the following:

 <State 244>: 0ns
The critical path consists of the following:

 <State 245>: 0ns
The critical path consists of the following:

 <State 246>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret7', HLS_Final_vitis_src/dpu.cpp:168) to 'read_p2' [304]  (1.3 ns)

 <State 247>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret7', HLS_Final_vitis_src/dpu.cpp:168) to 'read_p2' [304]  (1.3 ns)

 <State 248>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_1_loc_load') on local variable 'this_3_1_loc' [301]  (0 ns)
	'call' operation ('call_ln160', HLS_Final_vitis_src/dpu.cpp:160) to 'dpu_func_Pipeline_FUNC_RD_LOOP2' [305]  (1.02 ns)

 <State 249>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln160', HLS_Final_vitis_src/dpu.cpp:160) to 'dpu_func_Pipeline_FUNC_RD_LOOP2' [305]  (1.02 ns)

 <State 250>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_2_loc_load') on local variable 'this_3_2_loc' [306]  (0 ns)
	'call' operation ('call_ln168', HLS_Final_vitis_src/dpu.cpp:168) to 'dpu_func_Pipeline_FUNC_RD_LOOP3' [309]  (1.02 ns)

 <State 251>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln168', HLS_Final_vitis_src/dpu.cpp:168) to 'dpu_func_Pipeline_FUNC_RD_LOOP3' [309]  (1.02 ns)

 <State 252>: 0.755ns
The critical path consists of the following:
	'load' operation ('this_3_3_loc_load') on local variable 'this_3_3_loc' [310]  (0 ns)
	multiplexor before 'phi' operation ('this_3_33') with incoming values : ('p_read_17') ('this_3_26_load') ('this_3_19_load') ('this_3_18_loc_load') ('this_3_17_loc_load') ('this_3_9_load') ('this_3_8_loc_load') ('this_3_3_loc_load') ('this_3_0_loc_load') [324]  (0.755 ns)
	'phi' operation ('this_3_33') with incoming values : ('p_read_17') ('this_3_26_load') ('this_3_19_load') ('this_3_18_loc_load') ('this_3_17_loc_load') ('this_3_9_load') ('this_3_8_loc_load') ('this_3_3_loc_load') ('this_3_0_loc_load') [324]  (0 ns)

 <State 253>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln139', HLS_Final_vitis_src/dpu.cpp:139) to 'dpu_func_Pipeline_FUNC_ADD_LOOP1' [317]  (1.02 ns)

 <State 254>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln139', HLS_Final_vitis_src/dpu.cpp:139) to 'dpu_func_Pipeline_FUNC_ADD_LOOP1' [317]  (1.02 ns)

 <State 255>: 0ns
The critical path consists of the following:

 <State 256>: 0ns
The critical path consists of the following:

 <State 257>: 0ns
The critical path consists of the following:

 <State 258>: 0ns
The critical path consists of the following:

 <State 259>: 0ns
The critical path consists of the following:

 <State 260>: 0ns
The critical path consists of the following:

 <State 261>: 0ns
The critical path consists of the following:

 <State 262>: 0ns
The critical path consists of the following:

 <State 263>: 0ns
The critical path consists of the following:

 <State 264>: 0ns
The critical path consists of the following:

 <State 265>: 0ns
The critical path consists of the following:

 <State 266>: 0ns
The critical path consists of the following:

 <State 267>: 0ns
The critical path consists of the following:

 <State 268>: 0ns
The critical path consists of the following:

 <State 269>: 0ns
The critical path consists of the following:

 <State 270>: 0ns
The critical path consists of the following:

 <State 271>: 0ns
The critical path consists of the following:

 <State 272>: 0ns
The critical path consists of the following:

 <State 273>: 0ns
The critical path consists of the following:

 <State 274>: 0ns
The critical path consists of the following:

 <State 275>: 0ns
The critical path consists of the following:

 <State 276>: 0ns
The critical path consists of the following:

 <State 277>: 0ns
The critical path consists of the following:

 <State 278>: 0ns
The critical path consists of the following:

 <State 279>: 0ns
The critical path consists of the following:

 <State 280>: 0ns
The critical path consists of the following:

 <State 281>: 0ns
The critical path consists of the following:

 <State 282>: 0ns
The critical path consists of the following:

 <State 283>: 0ns
The critical path consists of the following:

 <State 284>: 0ns
The critical path consists of the following:

 <State 285>: 0ns
The critical path consists of the following:

 <State 286>: 0ns
The critical path consists of the following:

 <State 287>: 0ns
The critical path consists of the following:

 <State 288>: 0ns
The critical path consists of the following:

 <State 289>: 0ns
The critical path consists of the following:

 <State 290>: 0ns
The critical path consists of the following:

 <State 291>: 0ns
The critical path consists of the following:

 <State 292>: 0ns
The critical path consists of the following:

 <State 293>: 0ns
The critical path consists of the following:

 <State 294>: 0ns
The critical path consists of the following:

 <State 295>: 0ns
The critical path consists of the following:

 <State 296>: 0ns
The critical path consists of the following:

 <State 297>: 0ns
The critical path consists of the following:

 <State 298>: 0ns
The critical path consists of the following:

 <State 299>: 0ns
The critical path consists of the following:

 <State 300>: 0ns
The critical path consists of the following:

 <State 301>: 0ns
The critical path consists of the following:

 <State 302>: 0ns
The critical path consists of the following:

 <State 303>: 0ns
The critical path consists of the following:

 <State 304>: 0ns
The critical path consists of the following:

 <State 305>: 0ns
The critical path consists of the following:

 <State 306>: 0ns
The critical path consists of the following:

 <State 307>: 0ns
The critical path consists of the following:

 <State 308>: 0ns
The critical path consists of the following:

 <State 309>: 0ns
The critical path consists of the following:

 <State 310>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_3_33') with incoming values : ('p_read_17') ('this_3_26_load') ('this_3_19_load') ('this_3_18_loc_load') ('this_3_17_loc_load') ('this_3_9_load') ('this_3_8_loc_load') ('this_3_3_loc_load') ('this_3_0_loc_load') [324]  (0.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
