
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000091                       # Number of seconds simulated
sim_ticks                                    91459000                       # Number of ticks simulated
final_tick                                   91459000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  49713                       # Simulator instruction rate (inst/s)
host_op_rate                                    92727                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               52583947                       # Simulator tick rate (ticks/s)
host_mem_usage                                 801872                       # Number of bytes of host memory used
host_seconds                                     1.74                       # Real time elapsed on the host
sim_insts                                       86465                       # Number of instructions simulated
sim_ops                                        161278                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           49600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           47488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              97088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        49600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49600                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1517                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          542319509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          519227195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1061546704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     542319509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        542319509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         542319509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         519227195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1061546704                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   30581                       # Number of BP lookups
system.cpu.branchPred.condPredicted             30581                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2357                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                24624                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3500                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                456                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           24624                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               9681                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14943                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1491                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        91459000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           182919                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              55352                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         140658                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       30581                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              13181                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         79357                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5063                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  260                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2435                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     19553                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   926                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             140062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.907562                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.186401                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    98032     69.99%     69.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2746      1.96%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2346      1.67%     73.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2552      1.82%     75.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1826      1.30%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2391      1.71%     78.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2366      1.69%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3796      2.71%     82.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    24007     17.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               140062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.167183                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.768963                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    50028                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 49405                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     35535                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2563                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2531                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 251742                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2531                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    51655                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   26754                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3095                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     36217                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 19810                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 242141                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   129                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    606                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    363                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  18397                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              272855                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                593720                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           360956                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                179903                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    92952                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 47                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             48                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      8554                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                30675                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17389                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1513                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              675                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     223202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 433                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    201479                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               568                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           62357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        94135                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            422                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        140062                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.438499                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.246629                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               89054     63.58%     63.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7398      5.28%     68.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                7483      5.34%     74.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6758      4.83%     79.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7790      5.56%     84.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                8621      6.16%     90.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                7727      5.52%     96.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3634      2.59%     98.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1597      1.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          140062                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2119     71.08%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    459     15.40%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   403     13.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1466      0.73%      0.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                154787     76.83%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  490      0.24%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   471      0.23%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                28323     14.06%     92.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15930      7.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               6      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 201479                       # Type of FU issued
system.cpu.iq.rate                           1.101466                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        2981                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014796                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             546545                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            285999                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       193196                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  24                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 30                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 202982                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      12                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             5462                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         8030                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3324                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           561                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2531                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   10489                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 11329                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              223635                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               121                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 30675                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                17389                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                175                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     89                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11234                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             38                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            627                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2446                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3073                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                196111                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 27364                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5368                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        42775                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    20344                       # Number of branches executed
system.cpu.iew.exec_stores                      15411                       # Number of stores executed
system.cpu.iew.exec_rate                     1.072119                       # Inst execution rate
system.cpu.iew.wb_sent                         194288                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        193200                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    133251                       # num instructions producing a value
system.cpu.iew.wb_consumers                    208553                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.056205                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.638931                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           62527                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2496                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       130078                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.239856                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.410227                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        90929     69.90%     69.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         8907      6.85%     76.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5774      4.44%     81.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6468      4.97%     86.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2947      2.27%     88.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2314      1.78%     90.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1428      1.10%     91.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          995      0.76%     92.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10316      7.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       130078                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                86465                       # Number of instructions committed
system.cpu.commit.committedOps                 161278                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          36710                       # Number of memory references committed
system.cpu.commit.loads                         22645                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      18204                       # Number of branches committed
system.cpu.commit.fp_insts                          2                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    160620                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2119                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          511      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           123141     76.35%     76.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             452      0.28%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              462      0.29%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           22645     14.04%     91.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          14065      8.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            161278                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 10316                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       343567                       # The number of ROB reads
system.cpu.rob.rob_writes                      457736                       # The number of ROB writes
system.cpu.timesIdled                             372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           42857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       86465                       # Number of Instructions Simulated
system.cpu.committedOps                        161278                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.115527                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.115527                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.472696                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.472696                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   283298                       # number of integer regfile reads
system.cpu.int_regfile_writes                  157842                       # number of integer regfile writes
system.cpu.fp_regfile_reads                         8                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        4                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     89432                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    57170                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   86948                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                54                       # number of replacements
system.cpu.dcache.tags.tagsinuse           471.151136                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               34637                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               745                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.492617                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   471.151136                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.460109                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.460109                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          654                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.674805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             73891                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            73891                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        20908                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           20908                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        13729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13729                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         34637                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34637                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        34637                       # number of overall hits
system.cpu.dcache.overall_hits::total           34637                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          600                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           600                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          368                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          368                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          968                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            968                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          968                       # number of overall misses
system.cpu.dcache.overall_misses::total           968                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     49761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49761000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     31492997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31492997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     81253997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     81253997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     81253997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     81253997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        21508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        14097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        35605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        35605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        35605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        35605                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.027897                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027897                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.026105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026105                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.027187                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027187                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.027187                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027187                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data        82935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        82935                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85578.796196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85578.796196                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 83940.079545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83940.079545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 83940.079545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83940.079545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7093                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               112                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.330357                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          223                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          223                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          377                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          368                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          368                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          745                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          745                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     34923500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34923500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     31124997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31124997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     66048497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     66048497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     66048497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     66048497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.026105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020924                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020924                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 92635.278515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92635.278515                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84578.796196                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84578.796196                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 88655.700671                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88655.700671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 88655.700671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88655.700671                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               349                       # number of replacements
system.cpu.icache.tags.tagsinuse           305.162730                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               18512                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               809                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.882571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   305.162730                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.596021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.596021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             56553                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            56553                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        18512                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           18512                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         18512                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            18512                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        18512                       # number of overall hits
system.cpu.icache.overall_hits::total           18512                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1040                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1040                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1040                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1040                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1040                       # number of overall misses
system.cpu.icache.overall_misses::total          1040                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     75629000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75629000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     75629000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75629000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     75629000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75629000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        19552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        19552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        19552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        19552                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        19552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        19552                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.053191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053191                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.053191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.053191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053191                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72720.192308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72720.192308                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72720.192308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72720.192308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72720.192308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72720.192308                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          370                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          349                       # number of writebacks
system.cpu.icache.writebacks::total               349                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          229                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          229                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          229                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          229                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          229                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          229                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          811                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          811                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          811                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          811                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          811                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          811                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     61944500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61944500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     61944500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61944500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     61944500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61944500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.041479                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041479                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.041479                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041479                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.041479                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041479                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76380.394575                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76380.394575                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76380.394575                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76380.394575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76380.394575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76380.394575                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   895.654683                       # Cycle average of tags in use
system.l2.tags.total_refs                         543                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1516                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.358179                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        407.399385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        488.255297                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.012433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.014900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.027333                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1516                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1410                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.046265                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    114340                       # Number of tag accesses
system.l2.tags.data_accesses                   114340                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks           12                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               12                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          349                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              349                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst              35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     3                       # number of demand (read+write) hits
system.l2.demand_hits::total                       38                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   35                       # number of overall hits
system.l2.overall_hits::cpu.data                    3                       # number of overall hits
system.l2.overall_hits::total                      38                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              368                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 368                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           776                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              776                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             374                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 776                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 742                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1518                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                776                       # number of overall misses
system.l2.overall_misses::cpu.data                742                       # number of overall misses
system.l2.overall_misses::total                  1518                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     30571500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      30571500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     60353000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60353000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     34308000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34308000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      60353000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      64879500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        125232500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     60353000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     64879500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       125232500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks           12                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           12                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          349                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          349                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               811                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1556                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              811                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1556                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.956843                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.956843                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.992042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.992042                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.956843                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.995973                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.975578                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.956843                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.995973                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.975578                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83074.728261                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83074.728261                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77774.484536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77774.484536                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91732.620321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91732.620321                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77774.484536                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 87438.679245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82498.353096                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77774.484536                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 87438.679245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82498.353096                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            368                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          776                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          374                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1518                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1518                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26891500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26891500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     52613000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52613000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     30568000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30568000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     52613000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     57459500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    110072500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     52613000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     57459500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    110072500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.956843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.956843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.992042                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.992042                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.956843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.995973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975578                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.956843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.995973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975578                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73074.728261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73074.728261                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67800.257732                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67800.257732                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81732.620321                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81732.620321                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67800.257732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 77438.679245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72511.528327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67800.257732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 77438.679245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72511.528327                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1517                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1148                       # Transaction distribution
system.membus.trans_dist::ReadExReq               368                       # Transaction distribution
system.membus.trans_dist::ReadExResp              368                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1149                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        97024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        97024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   97024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1517                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1808500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7813000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1959                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     91459000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           12                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          349                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              42                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              368                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             368                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           811                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          377                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        48448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 122560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1556                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1556    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1556                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1340500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1213500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1117500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
