INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/lab6_files/bad_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bad_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sim_1/imports/lab6_files/ALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
