Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:48:14 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.373        0.000                      0                  117        0.155        0.000                      0                  117        4.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.373        0.000                      0                  117        0.155        0.000                      0                  117        4.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.828ns (23.165%)  route 2.746ns (76.835%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[53]/Q
                         net (fo=2, routed)           1.113     2.542    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[53]
    SLICE_X65Y79         LUT6 (Prop_lut6_I3_O)        0.124     2.666 r  bd_0_i/hls_inst/inst/ap_CS_fsm[2]_i_8/O
                         net (fo=1, routed)           0.819     3.485    bd_0_i/hls_inst/inst/ap_CS_fsm[2]_i_8_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I2_O)        0.124     3.609 r  bd_0_i/hls_inst/inst/ap_CS_fsm[2]_i_2/O
                         net (fo=1, routed)           0.814     4.423    bd_0_i/hls_inst/inst/ap_CS_fsm[2]_i_2_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I0_O)        0.124     4.547 r  bd_0_i/hls_inst/inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     4.547    bd_0_i/hls_inst/inst/ap_NS_fsm[2]
    SLICE_X61Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X61Y79         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.580ns (34.207%)  route 1.116ns (65.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[117]/Q
                         net (fo=2, routed)           1.116     2.545    bd_0_i/hls_inst/inst/ap_done
    SLICE_X61Y79         LUT3 (Prop_lut3_I2_O)        0.124     2.669 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     2.669    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X61Y79         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y79         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X61Y79         FDSE (Setup_fdse_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.456ns (36.017%)  route 0.810ns (63.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y78         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[93]/Q
                         net (fo=2, routed)           0.810     2.239    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[93]
    SLICE_X61Y78         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y78         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[94]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X61Y78         FDRE (Setup_fdre_C_D)       -0.105    10.784    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[94]
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.478ns (46.999%)  route 0.539ns (53.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/Q
                         net (fo=2, routed)           0.539     1.990    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[15]
    SLICE_X58Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y80         FDRE (Setup_fdre_C_D)       -0.208    10.681    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]
  -------------------------------------------------------------------
                         required time                         10.681    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.419ns (43.286%)  route 0.549ns (56.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y78         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[111]/Q
                         net (fo=2, routed)           0.549     1.941    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[111]
    SLICE_X60Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[112]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)       -0.239    10.650    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[112]
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.714ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.562%)  route 0.486ns (50.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[27]/Q
                         net (fo=2, routed)           0.486     1.937    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[27]
    SLICE_X60Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X60Y80         FDRE (Setup_fdre_C_D)       -0.238    10.651    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[28]
  -------------------------------------------------------------------
                         required time                         10.651    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                  8.714    

Slack (MET) :             8.714ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.707%)  route 0.641ns (55.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[35]/Q
                         net (fo=2, routed)           0.641     2.132    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[35]
    SLICE_X62Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[36]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)       -0.043    10.846    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[36]
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                  8.714    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.419ns (43.806%)  route 0.537ns (56.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[46]/Q
                         net (fo=2, routed)           0.537     1.929    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[46]
    SLICE_X65Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[47]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)       -0.239    10.650    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[47]
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.918%)  route 0.658ns (59.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[112]/Q
                         net (fo=2, routed)           0.658     2.087    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[112]
    SLICE_X60Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[113]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)       -0.081    10.808    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[113]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.918%)  route 0.658ns (59.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[77]/Q
                         net (fo=2, routed)           0.658     2.087    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[77]
    SLICE_X64Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[78]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X64Y79         FDRE (Setup_fdre_C_D)       -0.081    10.808    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[78]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  8.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.128%)  route 0.110ns (43.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[34]/Q
                         net (fo=2, routed)           0.110     0.661    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[34]
    SLICE_X62Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[35]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[114]/Q
                         net (fo=2, routed)           0.116     0.667    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[114]
    SLICE_X61Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[115]/C
                         clock pessimism              0.000     0.432    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[115]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y78         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[109]/Q
                         net (fo=2, routed)           0.121     0.672    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[109]
    SLICE_X60Y78         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y78         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[110]/C
                         clock pessimism              0.000     0.432    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[110]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[58]/Q
                         net (fo=2, routed)           0.121     0.672    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[58]
    SLICE_X67Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y80         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.029%)  route 0.125ns (46.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=2, routed)           0.125     0.676    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[30]
    SLICE_X61Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X61Y80         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.726%)  route 0.132ns (48.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[80]/Q
                         net (fo=2, routed)           0.132     0.683    bd_0_i/hls_inst/inst/ap_CS_fsm_state81
    SLICE_X64Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[81]/C
                         clock pessimism              0.000     0.432    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[81]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/Q
                         net (fo=2, routed)           0.129     0.680    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[101]
    SLICE_X61Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[102]/C
                         clock pessimism              0.000     0.432    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/Q
                         net (fo=2, routed)           0.113     0.664    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[41]
    SLICE_X63Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y80         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[52]/Q
                         net (fo=2, routed)           0.113     0.664    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[52]
    SLICE_X65Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[53]/C
                         clock pessimism              0.000     0.432    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=2, routed)           0.113     0.664    bd_0_i/hls_inst/inst/ap_CS_fsm_state5
    SLICE_X59Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=116, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X61Y79  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[102]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[104]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[105]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[106]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[107]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[108]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[100]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[102]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[103]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[104]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[105]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[106]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[107]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[108]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[102]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[102]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[103]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[103]/C



