-- VHDL for IBM SMS ALD page 13.14.14.1
-- Title: OP CODE GROUPING
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/25/2020 11:23:57 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_14_14_1_OP_CODE_GROUPING is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		MS_CLEAR_OP_CODE:	 in STD_LOGIC;
		MS_ADD_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_WORD_MARK_OP_CODES:	 in STD_LOGIC;
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ:	 in STD_LOGIC;
		MS_COMPARE_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_W_OR_V_OP_CODES:	 in STD_LOGIC;
		MS_NO_INDEX_ON_1ST_ADDR_OPS:	 in STD_LOGIC;
		MS_DATA_MOVE_OP_CODE:	 in STD_LOGIC;
		MS_MPLY_OR_DIV_OP_CODES:	 in STD_LOGIC;
		MS_E_OR_Z_OP_CODES:	 in STD_LOGIC;
		MS_STOP_DOT_BRANCH_OP_CODE:	 in STD_LOGIC;
		MS_TABLE_SEARCH_OP_CODE:	 in STD_LOGIC;
		MS_E_CH_2_CHAR_ONLY_OP_CODES:	 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		MS_1401_M_OP_CODE:	 in STD_LOGIC;
		MS_1401_L_OP_CODE:	 in STD_LOGIC;
		MS_1401_STORE_AR_OP_CODES:	 in STD_LOGIC;
		PS_ADDR_DOUBLE_OP_CODES:	 out STD_LOGIC;
		MS_NOT_ADDR_DBL_OP_CODES:	 out STD_LOGIC);
end ALD_13_14_14_1_OP_CODE_GROUPING;

architecture behavioral of ALD_13_14_14_1_OP_CODE_GROUPING is 

	signal OUT_5B_D: STD_LOGIC;
	signal OUT_3B_NoPin: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_1C_G: STD_LOGIC;
	signal OUT_5D_G: STD_LOGIC;
	signal OUT_3D_NoPin: STD_LOGIC;
	signal OUT_2D_F: STD_LOGIC;
	signal OUT_5E_G: STD_LOGIC;
	signal OUT_5F_E: STD_LOGIC;
	signal OUT_5G_H: STD_LOGIC;
	signal OUT_4G_A: STD_LOGIC;
	signal OUT_2G_C: STD_LOGIC;
	signal OUT_2H_K: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;

begin

	OUT_5B_D <= NOT(MS_ADD_TYPE_OP_CODES AND MS_WORD_MARK_OP_CODES AND MS_CLEAR_OP_CODE );
	OUT_3B_NoPin <= NOT(OUT_DOT_4B AND MS_1401_MODE );
	OUT_2B_D <= NOT(OUT_3B_NoPin AND OUT_2G_C );
	OUT_5C_C <= NOT(MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ );
	OUT_1C_G <= NOT(OUT_2D_F );
	OUT_5D_G <= NOT(MS_W_OR_V_OP_CODES AND MS_NO_INDEX_ON_1ST_ADDR_OPS AND MS_COMPARE_TYPE_OP_CODES );
	OUT_3D_NoPin <= NOT(MS_1401_MODE AND OUT_DOT_4D );
	OUT_2D_F <= NOT(OUT_3D_NoPin AND OUT_2H_K );
	OUT_5E_G <= NOT(MS_DATA_MOVE_OP_CODE AND MS_MPLY_OR_DIV_OP_CODES AND MS_E_OR_Z_OP_CODES );
	OUT_5F_E <= NOT(MS_TABLE_SEARCH_OP_CODE AND MS_STOP_DOT_BRANCH_OP_CODE AND MS_E_CH_2_CHAR_ONLY_OP_CODES );
	OUT_5G_H <= NOT(MS_1401_STORE_AR_OP_CODES AND MS_1401_M_OP_CODE AND MS_1401_L_OP_CODE );
	OUT_4G_A <= NOT OUT_5G_H;
	OUT_2G_C <= NOT(OUT_4G_A AND PS_1401_MODE );
	OUT_2H_K <= NOT(OUT_5G_H AND PS_1401_MODE );
	OUT_DOT_4B <= OUT_5B_D OR OUT_5C_C;
	OUT_DOT_4D <= OUT_5D_G OR OUT_5E_G OR OUT_5F_E;

	PS_ADDR_DOUBLE_OP_CODES <= OUT_2B_D;
	MS_NOT_ADDR_DBL_OP_CODES <= OUT_1C_G;


end;
