; ModuleID = 'Schedch'

@fmt = private unnamed_addr constant [4 x i8] c"%s\0A\00"

declare i32 @printf(i8*, ...)

define i32 @main() {
entry:
  br i1 true, label %then, label %else

then:                                             ; preds = %entry
  br label %if_end

else:                                             ; preds = %entry
  br label %if_end

if_end:                                           ; preds = %else, %then
  br i1 true, label %then1, label %else2

then1:                                            ; preds = %if_end
  br label %if_end3

else2:                                            ; preds = %if_end
  br label %if_end3

if_end3:                                          ; preds = %else2, %then1
  br i1 true, label %then4, label %else5

then4:                                            ; preds = %if_end3
  br label %if_end6

else5:                                            ; preds = %if_end3
  br label %if_end6

if_end6:                                          ; preds = %else5, %then4
  br i1 true, label %then7, label %else8

then7:                                            ; preds = %if_end6
  br label %if_end9

else8:                                            ; preds = %if_end6
  br label %if_end9

if_end9:                                          ; preds = %else8, %then7
  br i1 true, label %then10, label %else17

then10:                                           ; preds = %if_end9
  br i1 false, label %then11, label %else12

then11:                                           ; preds = %then10
  br label %if_end13

else12:                                           ; preds = %then10
  br label %if_end13

if_end13:                                         ; preds = %else12, %then11
  br i1 true, label %then14, label %else15

then14:                                           ; preds = %if_end13
  br label %if_end16

else15:                                           ; preds = %if_end13
  br label %if_end16

if_end16:                                         ; preds = %else15, %then14

else17:                                           ; preds = %if_end9
  br i1 true, label %then18, label %else19

then18:                                           ; preds = %else17
  br label %if_end20

else19:                                           ; preds = %else17
  br label %if_end20

if_end20:                                         ; preds = %else19, %then18

if_end21:                                         ; No predecessors!
  ret i32 0
}
