--- src/data/instructions_base.json	2025-10-31 11:19:49.197284186 -0400
+++ src/data/instructions.json	2025-10-31 11:20:49.729153639 -0400
@@ -2612,11 +2612,11 @@
     "category": "Synchronization",
     "format": "R-type",
     "encoding": "10000011001100000000000000001111",
-    "description": "",
+    "description": "Total Store Ordering fence. Enforces memory ordering compatible with TSO memory model, ensuring all loads and stores before the fence are visible before loads and stores after.",
     "operands": [],
     "operandTypes": [],
     "extension": "RV32I",
-    "pseudocode": "",
+    "pseudocode": "# Memory fence with TSO semantics\n# All prior loads/stores complete before subsequent loads/stores\nfence(predecessor=RW, successor=RW, TSO=true)",
     "encodingFields": [
       {
         "name": "funct7",
@@ -2673,11 +2673,11 @@
     "category": "Other",
     "format": "R-type",
     "encoding": "00000001000000000000000000001111",
-    "description": "",
+    "description": "Pause hint. Indicates to the processor that the current hart is executing a spin-wait loop, allowing the processor to optimize power and resource usage.",
     "operands": [],
     "operandTypes": [],
     "extension": "RV32I",
-    "pseudocode": "",
+    "pseudocode": "# Hint to reduce power/resources in spin-wait\n# Encoded as FENCE with pred=W, succ=0\n# No architectural state change\nnop  # Implementation may reduce pipeline resources",
     "encodingFields": [
       {
         "name": "funct7",
@@ -5313,7 +5313,7 @@
     "category": "Multiply/Divide",
     "format": "R-type",
     "encoding": "0000001xxxxxxxxxx000xxxxx0111011",
-    "description": "",
+    "description": "Multiply word. Multiplies the lower 32 bits of rs1 and rs2, producing a 32-bit result that is sign-extended to 64 bits.",
     "operands": [
       "rd",
       "rs1",
@@ -5325,7 +5325,7 @@
       "register"
     ],
     "extension": "RV64M",
-    "pseudocode": "x[rd] = sext((x[rs1] × x[rs2])[31:0])",
+    "pseudocode": "rs1_word = sext32(rs1[31:0])\nrs2_word = sext32(rs2[31:0])\nproduct = rs1_word * rs2_word\nrd = sext64(product[31:0])",
     "encodingFields": [
       {
         "name": "funct7",
@@ -8954,7 +8954,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110000000010xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert single-precision float to signed 64-bit integer. Converts f[rs1] to a signed 64-bit integer and writes to rd.",
     "operands": [
       "rd",
       "rs1"
@@ -8964,7 +8964,7 @@
       "register"
     ],
     "extension": "RV64F",
-    "pseudocode": "x[rd] = s64_{f32}(f[rs1])",
+    "pseudocode": "val = f[rs1]\nrd = convert_to_int64(val, rounding_mode)\nfflags updated based on conversion exceptions",
     "encodingFields": [
       {
         "name": "funct7",
@@ -9021,7 +9021,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110000000011xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert single-precision float to unsigned 64-bit integer. Converts f[rs1] to an unsigned 64-bit integer and writes to rd.",
     "operands": [
       "rd",
       "rs1"
@@ -9031,7 +9031,7 @@
       "register"
     ],
     "extension": "RV64F",
-    "pseudocode": "x[rd] = u64_{f32}(f[rs1])",
+    "pseudocode": "val = f[rs1]\nrd = convert_to_uint64(val, rounding_mode)\nfflags updated based on conversion exceptions",
     "encodingFields": [
       {
         "name": "funct7",
@@ -9088,7 +9088,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110100000010xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert signed 64-bit integer to single-precision float. Converts 64-bit signed integer in rs1 to single-precision float and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -9098,7 +9098,7 @@
       "register"
     ],
     "extension": "RV64F",
-    "pseudocode": "f[rd] = f32_{s64}(x[rs1])",
+    "pseudocode": "val = rs1  # Signed 64-bit\nf[rd] = convert_to_float32(val, rounding_mode)\nfflags updated based on conversion exceptions",
     "encodingFields": [
       {
         "name": "funct7",
@@ -9155,7 +9155,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110100000011xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert unsigned 64-bit integer to single-precision float. Converts 64-bit unsigned integer in rs1 to single-precision float and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -9165,7 +9165,7 @@
       "register"
     ],
     "extension": "RV64F",
-    "pseudocode": "f[rd] = f32_{u64}(x[rs1])",
+    "pseudocode": "val = unsigned(rs1)  # Unsigned 64-bit\nf[rd] = convert_to_float32(val, rounding_mode)\nfflags updated based on conversion exceptions",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11004,7 +11004,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110000100010xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert double-precision float to signed 64-bit integer. Converts f[rs1] to a signed 64-bit integer and writes to rd.",
     "operands": [
       "rd",
       "rs1"
@@ -11014,7 +11014,7 @@
       "register"
     ],
     "extension": "RV64D",
-    "pseudocode": "x[rd] = s64_{f64}(f[rs1])",
+    "pseudocode": "val = f[rs1]\nrd = convert_to_int64(val, rounding_mode)\nfflags updated based on conversion exceptions",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11071,7 +11071,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110000100011xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert double-precision float to unsigned 64-bit integer. Converts f[rs1] to an unsigned 64-bit integer and writes to rd.",
     "operands": [
       "rd",
       "rs1"
@@ -11081,7 +11081,7 @@
       "register"
     ],
     "extension": "RV64D",
-    "pseudocode": "x[rd] = u64_{f64}(f[rs1])",
+    "pseudocode": "val = f[rs1]\nrd = convert_to_uint64(val, rounding_mode)\nfflags updated based on conversion exceptions",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11138,7 +11138,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "111000100000xxxxx000xxxxx1010011",
-    "description": "",
+    "description": "Move double-precision float to integer register. Copies the bit pattern from f[rs1] to rd without conversion.",
     "operands": [
       "rd",
       "rs1"
@@ -11148,7 +11148,7 @@
       "register"
     ],
     "extension": "RV64D",
-    "pseudocode": "x[rd] = f[rs1][63:0]",
+    "pseudocode": "rd = f[rs1]  # Bit-exact copy, no conversion",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11205,7 +11205,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110100100010xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert signed 64-bit integer to double-precision float. Converts 64-bit signed integer in rs1 to double-precision float and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -11215,7 +11215,7 @@
       "register"
     ],
     "extension": "RV64D",
-    "pseudocode": "f[rd] = f64_{s64}(x[rs1])",
+    "pseudocode": "val = rs1  # Signed 64-bit\nf[rd] = convert_to_float64(val, rounding_mode)\nfflags updated based on conversion exceptions",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11272,7 +11272,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110100100011xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert unsigned 64-bit integer to double-precision float. Converts 64-bit unsigned integer in rs1 to double-precision float and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -11282,7 +11282,7 @@
       "register"
     ],
     "extension": "RV64D",
-    "pseudocode": "f[rd] = f64_{u64}(x[rs1])",
+    "pseudocode": "val = unsigned(rs1)  # Unsigned 64-bit\nf[rd] = convert_to_float64(val, rounding_mode)\nfflags updated based on conversion exceptions",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11339,7 +11339,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "111100100000xxxxx000xxxxx1010011",
-    "description": "",
+    "description": "Move integer to double-precision float register. Copies the bit pattern from rs1 to f[rd] without conversion.",
     "operands": [
       "rd",
       "rs1"
@@ -11349,7 +11349,7 @@
       "register"
     ],
     "extension": "RV64D",
-    "pseudocode": "f[rd] = x[rs1][63:0]",
+    "pseudocode": "f[rd] = rs1  # Bit-exact copy, no conversion",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11406,7 +11406,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "xxxxxxxxxxxxxxxxxxxxxx100xxxxx00",
-    "description": "",
+    "description": "Load quad-precision floating-point. Loads a 128-bit quad-precision float from memory at address rs1+offset into f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -11416,7 +11416,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1 + offset\nf[rd] = M[addr:addr+15]  # Load 16 bytes (128 bits)",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11473,7 +11473,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "xxxxxxxxxxxxxxxxx100xxxxx0100111",
-    "description": "",
+    "description": "Store quad-precision floating-point. Stores a 128-bit quad-precision float from f[rs2] to memory at address rs1+offset.",
     "operands": [
       "rs1",
       "rs2"
@@ -11483,7 +11483,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1 + offset\nM[addr:addr+15] = f[rs2]  # Store 16 bytes (128 bits)",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11540,7 +11540,7 @@
     "category": "Arithmetic",
     "format": "R-type",
     "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxxxx10000",
-    "description": "",
+    "description": "Fused multiply-add quad-precision. Computes (f[rs1] × f[rs2]) + f[rs3] as a single operation with one rounding, storing result in f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -11554,7 +11554,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = (f[rs1] * f[rs2]) + f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11611,7 +11611,7 @@
     "category": "Arithmetic",
     "format": "R-type",
     "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxxxx10001",
-    "description": "",
+    "description": "Fused multiply-subtract quad-precision. Computes (f[rs1] × f[rs2]) - f[rs3] as a single operation with one rounding, storing result in f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -11625,7 +11625,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = (f[rs1] * f[rs2]) - f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11682,7 +11682,7 @@
     "category": "Arithmetic",
     "format": "R-type",
     "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxxxx10010",
-    "description": "",
+    "description": "Fused negate multiply-subtract quad-precision. Computes -(f[rs1] × f[rs2]) + f[rs3] as a single operation with one rounding, storing result in f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -11696,7 +11696,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = -(f[rs1] * f[rs2]) + f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11753,7 +11753,7 @@
     "category": "Arithmetic",
     "format": "R-type",
     "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxxxx10011",
-    "description": "",
+    "description": "Fused negate multiply-add quad-precision. Computes -(f[rs1] × f[rs2]) - f[rs3] as a single operation with one rounding, storing result in f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -11767,7 +11767,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = -(f[rs1] * f[rs2]) - f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11824,7 +11824,7 @@
     "category": "Arithmetic",
     "format": "R-type",
     "encoding": "0000011xxxxxxxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Add quad-precision floats. Adds f[rs1] and f[rs2] and writes the rounded result to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -11836,7 +11836,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = f[rs1] + f[rs2]\n# IEEE 754 quad-precision addition\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11893,7 +11893,7 @@
     "category": "Arithmetic",
     "format": "R-type",
     "encoding": "0000111xxxxxxxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Subtract quad-precision floats. Subtracts f[rs2] from f[rs1] and writes the rounded result to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -11905,7 +11905,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = f[rs1] - f[rs2]\n# IEEE 754 quad-precision subtraction\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -11962,7 +11962,7 @@
     "category": "Multiply/Divide",
     "format": "R-type",
     "encoding": "0001011xxxxxxxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Multiply quad-precision floats. Multiplies f[rs1] and f[rs2] and writes the rounded result to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -11974,7 +11974,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = f[rs1] * f[rs2]\n# IEEE 754 quad-precision multiplication\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12031,7 +12031,7 @@
     "category": "Multiply/Divide",
     "format": "R-type",
     "encoding": "0001111xxxxxxxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Divide quad-precision floats. Divides f[rs1] by f[rs2] and writes the rounded result to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -12043,7 +12043,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = f[rs1] / f[rs2]\n# IEEE 754 quad-precision division\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12100,7 +12100,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "010111100000xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Square root quad-precision. Computes the square root of f[rs1] and writes the rounded result to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -12110,7 +12110,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = sqrt(f[rs1])\n# IEEE 754 quad-precision square root\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12167,7 +12167,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "0010011xxxxxxxxxx000xxxxx1010011",
-    "description": "",
+    "description": "Sign-inject quad-precision. Copies the magnitude bits from f[rs1] and the sign bit from f[rs2] to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -12179,7 +12179,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = {f[rs2][127], f[rs1][126:0]}\n# Copy sign from rs2, magnitude from rs1",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12236,7 +12236,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "0010011xxxxxxxxxx001xxxxx1010011",
-    "description": "",
+    "description": "Sign-inject negate quad-precision. Copies the magnitude bits from f[rs1] and the negated sign bit from f[rs2] to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -12248,7 +12248,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = {~f[rs2][127], f[rs1][126:0]}\n# Copy inverted sign from rs2, magnitude from rs1",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12305,7 +12305,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "0010011xxxxxxxxxx010xxxxx1010011",
-    "description": "",
+    "description": "Sign-inject XOR quad-precision. Copies the magnitude bits from f[rs1] and the XOR of sign bits from f[rs1] and f[rs2] to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -12317,7 +12317,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = {f[rs1][127] ^ f[rs2][127], f[rs1][126:0]}\n# XOR signs, magnitude from rs1",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12374,7 +12374,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "0010111xxxxxxxxxx000xxxxx1010011",
-    "description": "",
+    "description": "Minimum quad-precision. Writes the smaller of f[rs1] and f[rs2] to f[rd]. NaN handling follows IEEE 754 minNum semantics.",
     "operands": [
       "rd",
       "rs1",
@@ -12386,7 +12386,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "if (f[rs1] < f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n# Handle NaN, -0/+0 per IEEE 754;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12443,7 +12443,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "0010111xxxxxxxxxx001xxxxx1010011",
-    "description": "",
+    "description": "Maximum quad-precision. Writes the larger of f[rs1] and f[rs2] to f[rd]. NaN handling follows IEEE 754 maxNum semantics.",
     "operands": [
       "rd",
       "rs1",
@@ -12455,7 +12455,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "if (f[rs1] > f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n# Handle NaN, -0/+0 per IEEE 754;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12512,7 +12512,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "010000000011xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert quad-precision to single-precision. Converts 128-bit quad-precision f[rs1] to 32-bit single-precision and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -12522,7 +12522,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = convert_q_to_s(f[rs1], rounding_mode)\n# Quad to single conversion with rounding\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12579,7 +12579,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "010001100000xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert single-precision to quad-precision. Converts 32-bit single-precision f[rs1] to 128-bit quad-precision and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -12589,7 +12589,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = convert_s_to_q(f[rs1])\n# Single to quad conversion (exact)\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12646,7 +12646,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "010000100011xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert quad-precision to double-precision. Converts 128-bit quad-precision f[rs1] to 64-bit double-precision and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -12656,7 +12656,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = convert_q_to_d(f[rs1], rounding_mode)\n# Quad to double conversion with rounding\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12713,7 +12713,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "010001100001xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert double-precision to quad-precision. Converts 64-bit double-precision f[rs1] to 128-bit quad-precision and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -12723,7 +12723,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = convert_d_to_q(f[rs1])\n# Double to quad conversion (exact)\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12780,7 +12780,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "1010011xxxxxxxxxx010xxxxx1010011",
-    "description": "",
+    "description": "Equal quad-precision comparison. Sets rd to 1 if f[rs1] equals f[rs2], otherwise 0. Quiet comparison.",
     "operands": [
       "rd",
       "rs1",
@@ -12792,7 +12792,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "if (f[rs1] == f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12849,7 +12849,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "1010011xxxxxxxxxx001xxxxx1010011",
-    "description": "",
+    "description": "Less than quad-precision comparison. Sets rd to 1 if f[rs1] is less than f[rs2], otherwise 0. Quiet comparison.",
     "operands": [
       "rd",
       "rs1",
@@ -12861,7 +12861,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "if (f[rs1] < f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12918,7 +12918,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "1010011xxxxxxxxxx000xxxxx1010011",
-    "description": "",
+    "description": "Less than or equal quad-precision comparison. Sets rd to 1 if f[rs1] is less than or equal to f[rs2], otherwise 0. Quiet comparison.",
     "operands": [
       "rd",
       "rs1",
@@ -12930,7 +12930,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "if (f[rs1] <= f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -12987,7 +12987,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "111001100000xxxxx001xxxxx1010011",
-    "description": "",
+    "description": "Classify quad-precision float. Examines f[rs1] and writes a 10-bit mask to rd indicating the floating-point class (negative infinity, negative normal, negative subnormal, negative zero, positive zero, positive subnormal, positive normal, positive infinity, signaling NaN, quiet NaN).",
     "operands": [
       "rd",
       "rs1"
@@ -12997,7 +12997,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "rd = classify_fp128(f[rs1])\n# Returns 10-bit mask indicating FP class\n# Bit 0: -inf, 1: -normal, 2: -subnormal, 3: -0\n# Bit 4: +0, 5: +subnormal, 6: +normal, 7: +inf\n# Bit 8: signaling NaN, 9: quiet NaN",
     "encodingFields": [
       {
         "name": "funct7",
@@ -13054,7 +13054,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110001100000xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert quad-precision to signed 32-bit integer. Converts f[rs1] to a signed 32-bit integer and writes sign-extended result to rd.",
     "operands": [
       "rd",
       "rs1"
@@ -13064,7 +13064,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "val = convert_to_int32(f[rs1], rounding_mode)\nrd = sext(val)\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -13121,7 +13121,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110001100001xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert quad-precision to unsigned 32-bit integer. Converts f[rs1] to an unsigned 32-bit integer and writes sign-extended result to rd.",
     "operands": [
       "rd",
       "rs1"
@@ -13131,7 +13131,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "val = convert_to_uint32(f[rs1], rounding_mode)\nrd = sext(val)\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -13188,7 +13188,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110101100000xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert signed 32-bit integer to quad-precision. Converts 32-bit signed integer rs1 to quad-precision float and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -13198,7 +13198,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "val = sext32(rs1[31:0])\nf[rd] = convert_to_float128(val)\n# Exact conversion",
     "encodingFields": [
       {
         "name": "funct7",
@@ -13255,7 +13255,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110101100001xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert unsigned 32-bit integer to quad-precision. Converts 32-bit unsigned integer rs1 to quad-precision float and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -13265,7 +13265,7 @@
       "register"
     ],
     "extension": "RV32Q",
-    "pseudocode": "",
+    "pseudocode": "val = zext32(rs1[31:0])\nf[rd] = convert_to_float128(val)\n# Exact conversion",
     "encodingFields": [
       {
         "name": "funct7",
@@ -13322,7 +13322,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110001100010xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert quad-precision to signed 64-bit integer. Converts f[rs1] to a signed 64-bit integer and writes to rd.",
     "operands": [
       "rd",
       "rs1"
@@ -13332,7 +13332,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "rd = convert_to_int64(f[rs1], rounding_mode)\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -13389,7 +13389,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110001100011xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert quad-precision to unsigned 64-bit integer. Converts f[rs1] to an unsigned 64-bit integer and writes to rd.",
     "operands": [
       "rd",
       "rs1"
@@ -13399,7 +13399,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "rd = convert_to_uint64(f[rs1], rounding_mode)\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -13456,7 +13456,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110101100010xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert signed 64-bit integer to quad-precision. Converts 64-bit signed integer rs1 to quad-precision float and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -13466,7 +13466,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "val = rs1  # Signed 64-bit\nf[rd] = convert_to_float128(val, rounding_mode)\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -13523,7 +13523,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110101100011xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert unsigned 64-bit integer to quad-precision. Converts 64-bit unsigned integer rs1 to quad-precision float and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -13533,7 +13533,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "val = unsigned(rs1)  # Unsigned 64-bit\nf[rd] = convert_to_float128(val, rounding_mode)\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -16042,11 +16042,11 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "00000000110100000000000001110011",
-    "description": "",
+    "description": "Wait for reservation set to change, non-temporal ordered. Causes the hart to temporarily cease execution in a low-power state until the reservation set is invalidated or an interrupt is observed.",
     "operands": [],
     "operandTypes": [],
     "extension": "RV32Zawrs",
-    "pseudocode": "",
+    "pseudocode": "while (reservation_valid) {\n    if interrupt_pending:\n        break\n    # Enter low-power state, no time-out\n# Resume execution\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -16103,11 +16103,11 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "00000001110100000000000001110011",
-    "description": "",
+    "description": "Wait for reservation set to change, short timeout ordered. Similar to WRS.NTO but with implementation-defined short timeout to avoid indefinite stalling.",
     "operands": [],
     "operandTypes": [],
     "extension": "RV32Zawrs",
-    "pseudocode": "",
+    "pseudocode": "timeout = get_short_timeout();\nwhile (reservation_valid && timeout > 0) {\n    if interrupt_pending:\n        break\n    timeout -= 1;\n    # Enter low-power state\n# Resume execution;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -23645,11 +23645,11 @@
     "category": "Synchronization",
     "format": "R-type",
     "encoding": "10000011001100000000000000001111",
-    "description": "",
+    "description": "Total Store Ordering fence. Enforces memory ordering compatible with TSO memory model, ensuring all loads and stores before the fence are visible before loads and stores after.",
     "operands": [],
     "operandTypes": [],
     "extension": "RV64I",
-    "pseudocode": "",
+    "pseudocode": "# Memory fence with TSO semantics\n# All prior loads/stores complete before subsequent loads/stores\nfence(predecessor=RW, successor=RW, TSO=true)",
     "encodingFields": [
       {
         "name": "funct7",
@@ -23706,11 +23706,11 @@
     "category": "Other",
     "format": "R-type",
     "encoding": "00000001000000000000000000001111",
-    "description": "",
+    "description": "Pause hint. Indicates to the processor that the current hart is executing a spin-wait loop, allowing the processor to optimize power and resource usage.",
     "operands": [],
     "operandTypes": [],
     "extension": "RV64I",
-    "pseudocode": "",
+    "pseudocode": "# Hint to reduce power/resources in spin-wait\n# Encoded as FENCE with pred=W, succ=0\n# No architectural state change\nnop  # Implementation may reduce pipeline resources",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26073,11 +26073,11 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "00000000110100000000000001110011",
-    "description": "",
+    "description": "Wait for reservation set to change, non-temporal ordered. Causes the hart to temporarily cease execution in a low-power state until the reservation set is invalidated or an interrupt is observed.",
     "operands": [],
     "operandTypes": [],
     "extension": "RV64Zawrs",
-    "pseudocode": "",
+    "pseudocode": "while (reservation_valid) {\n    if interrupt_pending:\n        break\n    # Enter low-power state, no time-out\n# Resume execution\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26134,11 +26134,11 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "00000001110100000000000001110011",
-    "description": "",
+    "description": "Wait for reservation set to change, short timeout ordered. Similar to WRS.NTO but with implementation-defined short timeout to avoid indefinite stalling.",
     "operands": [],
     "operandTypes": [],
     "extension": "RV64Zawrs",
-    "pseudocode": "",
+    "pseudocode": "timeout = get_short_timeout();\nwhile (reservation_valid && timeout > 0) {\n    if interrupt_pending:\n        break\n    timeout -= 1;\n    # Enter low-power state\n# Resume execution;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26195,7 +26195,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "xxxxxxxxxxxxxxxxxxxxxx100xxxxx00",
-    "description": "",
+    "description": "Load quad-precision floating-point. Loads a 128-bit quad-precision float from memory at address rs1+offset into f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -26205,7 +26205,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1 + offset\nf[rd] = M[addr:addr+15]  # Load 16 bytes (128 bits)",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26262,7 +26262,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "xxxxxxxxxxxxxxxxx100xxxxx0100111",
-    "description": "",
+    "description": "Store quad-precision floating-point. Stores a 128-bit quad-precision float from f[rs2] to memory at address rs1+offset.",
     "operands": [
       "rs1",
       "rs2"
@@ -26272,7 +26272,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1 + offset\nM[addr:addr+15] = f[rs2]  # Store 16 bytes (128 bits)",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26329,7 +26329,7 @@
     "category": "Arithmetic",
     "format": "R-type",
     "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxxxx10000",
-    "description": "",
+    "description": "Fused multiply-add quad-precision. Computes (f[rs1] × f[rs2]) + f[rs3] as a single operation with one rounding, storing result in f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -26343,7 +26343,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = (f[rs1] * f[rs2]) + f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26400,7 +26400,7 @@
     "category": "Arithmetic",
     "format": "R-type",
     "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxxxx10001",
-    "description": "",
+    "description": "Fused multiply-subtract quad-precision. Computes (f[rs1] × f[rs2]) - f[rs3] as a single operation with one rounding, storing result in f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -26414,7 +26414,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = (f[rs1] * f[rs2]) - f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26471,7 +26471,7 @@
     "category": "Arithmetic",
     "format": "R-type",
     "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxxxx10010",
-    "description": "",
+    "description": "Fused negate multiply-subtract quad-precision. Computes -(f[rs1] × f[rs2]) + f[rs3] as a single operation with one rounding, storing result in f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -26485,7 +26485,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = -(f[rs1] * f[rs2]) + f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26542,7 +26542,7 @@
     "category": "Arithmetic",
     "format": "R-type",
     "encoding": "xxxxxxxxxxxxxxxxxxxxxxxxxxx10011",
-    "description": "",
+    "description": "Fused negate multiply-add quad-precision. Computes -(f[rs1] × f[rs2]) - f[rs3] as a single operation with one rounding, storing result in f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -26556,7 +26556,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = -(f[rs1] * f[rs2]) - f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26613,7 +26613,7 @@
     "category": "Arithmetic",
     "format": "R-type",
     "encoding": "0000011xxxxxxxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Add quad-precision floats. Adds f[rs1] and f[rs2] and writes the rounded result to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -26625,7 +26625,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = f[rs1] + f[rs2]\n# IEEE 754 quad-precision addition\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26682,7 +26682,7 @@
     "category": "Arithmetic",
     "format": "R-type",
     "encoding": "0000111xxxxxxxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Subtract quad-precision floats. Subtracts f[rs2] from f[rs1] and writes the rounded result to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -26694,7 +26694,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = f[rs1] - f[rs2]\n# IEEE 754 quad-precision subtraction\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26751,7 +26751,7 @@
     "category": "Multiply/Divide",
     "format": "R-type",
     "encoding": "0001011xxxxxxxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Multiply quad-precision floats. Multiplies f[rs1] and f[rs2] and writes the rounded result to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -26763,7 +26763,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = f[rs1] * f[rs2]\n# IEEE 754 quad-precision multiplication\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26820,7 +26820,7 @@
     "category": "Multiply/Divide",
     "format": "R-type",
     "encoding": "0001111xxxxxxxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Divide quad-precision floats. Divides f[rs1] by f[rs2] and writes the rounded result to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -26832,7 +26832,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = f[rs1] / f[rs2]\n# IEEE 754 quad-precision division\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26889,7 +26889,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "010111100000xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Square root quad-precision. Computes the square root of f[rs1] and writes the rounded result to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -26899,7 +26899,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = sqrt(f[rs1])\n# IEEE 754 quad-precision square root\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -26956,7 +26956,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "0010011xxxxxxxxxx000xxxxx1010011",
-    "description": "",
+    "description": "Sign-inject quad-precision. Copies the magnitude bits from f[rs1] and the sign bit from f[rs2] to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -26968,7 +26968,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = {f[rs2][127], f[rs1][126:0]}\n# Copy sign from rs2, magnitude from rs1",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27025,7 +27025,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "0010011xxxxxxxxxx001xxxxx1010011",
-    "description": "",
+    "description": "Sign-inject negate quad-precision. Copies the magnitude bits from f[rs1] and the negated sign bit from f[rs2] to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -27037,7 +27037,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = {~f[rs2][127], f[rs1][126:0]}\n# Copy inverted sign from rs2, magnitude from rs1",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27094,7 +27094,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "0010011xxxxxxxxxx010xxxxx1010011",
-    "description": "",
+    "description": "Sign-inject XOR quad-precision. Copies the magnitude bits from f[rs1] and the XOR of sign bits from f[rs1] and f[rs2] to f[rd].",
     "operands": [
       "rd",
       "rs1",
@@ -27106,7 +27106,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = {f[rs1][127] ^ f[rs2][127], f[rs1][126:0]}\n# XOR signs, magnitude from rs1",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27163,7 +27163,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "0010111xxxxxxxxxx000xxxxx1010011",
-    "description": "",
+    "description": "Minimum quad-precision. Writes the smaller of f[rs1] and f[rs2] to f[rd]. NaN handling follows IEEE 754 minNum semantics.",
     "operands": [
       "rd",
       "rs1",
@@ -27175,7 +27175,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "if (f[rs1] < f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n# Handle NaN, -0/+0 per IEEE 754;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27232,7 +27232,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "0010111xxxxxxxxxx001xxxxx1010011",
-    "description": "",
+    "description": "Maximum quad-precision. Writes the larger of f[rs1] and f[rs2] to f[rd]. NaN handling follows IEEE 754 maxNum semantics.",
     "operands": [
       "rd",
       "rs1",
@@ -27244,7 +27244,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "if (f[rs1] > f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n# Handle NaN, -0/+0 per IEEE 754;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27301,7 +27301,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "010000000011xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert quad-precision to single-precision. Converts 128-bit quad-precision f[rs1] to 32-bit single-precision and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -27311,7 +27311,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = convert_q_to_s(f[rs1], rounding_mode)\n# Quad to single conversion with rounding\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27368,7 +27368,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "010001100000xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert single-precision to quad-precision. Converts 32-bit single-precision f[rs1] to 128-bit quad-precision and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -27378,7 +27378,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = convert_s_to_q(f[rs1])\n# Single to quad conversion (exact)\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27435,7 +27435,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "010000100011xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert quad-precision to double-precision. Converts 128-bit quad-precision f[rs1] to 64-bit double-precision and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -27445,7 +27445,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = convert_q_to_d(f[rs1], rounding_mode)\n# Quad to double conversion with rounding\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27502,7 +27502,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "010001100001xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert double-precision to quad-precision. Converts 64-bit double-precision f[rs1] to 128-bit quad-precision and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -27512,7 +27512,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = convert_d_to_q(f[rs1])\n# Double to quad conversion (exact)\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27569,7 +27569,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "1010011xxxxxxxxxx010xxxxx1010011",
-    "description": "",
+    "description": "Equal quad-precision comparison. Sets rd to 1 if f[rs1] equals f[rs2], otherwise 0. Quiet comparison.",
     "operands": [
       "rd",
       "rs1",
@@ -27581,7 +27581,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "if (f[rs1] == f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27638,7 +27638,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "1010011xxxxxxxxxx001xxxxx1010011",
-    "description": "",
+    "description": "Less than quad-precision comparison. Sets rd to 1 if f[rs1] is less than f[rs2], otherwise 0. Quiet comparison.",
     "operands": [
       "rd",
       "rs1",
@@ -27650,7 +27650,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "if (f[rs1] < f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27707,7 +27707,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "1010011xxxxxxxxxx000xxxxx1010011",
-    "description": "",
+    "description": "Less than or equal quad-precision comparison. Sets rd to 1 if f[rs1] is less than or equal to f[rs2], otherwise 0. Quiet comparison.",
     "operands": [
       "rd",
       "rs1",
@@ -27719,7 +27719,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "if (f[rs1] <= f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27776,7 +27776,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "111001100000xxxxx001xxxxx1010011",
-    "description": "",
+    "description": "Classify quad-precision float. Examines f[rs1] and writes a 10-bit mask to rd indicating the floating-point class (negative infinity, negative normal, negative subnormal, negative zero, positive zero, positive subnormal, positive normal, positive infinity, signaling NaN, quiet NaN).",
     "operands": [
       "rd",
       "rs1"
@@ -27786,7 +27786,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "rd = classify_fp128(f[rs1])\n# Returns 10-bit mask indicating FP class\n# Bit 0: -inf, 1: -normal, 2: -subnormal, 3: -0\n# Bit 4: +0, 5: +subnormal, 6: +normal, 7: +inf\n# Bit 8: signaling NaN, 9: quiet NaN",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27843,7 +27843,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110001100000xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert quad-precision to signed 32-bit integer. Converts f[rs1] to a signed 32-bit integer and writes sign-extended result to rd.",
     "operands": [
       "rd",
       "rs1"
@@ -27853,7 +27853,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "val = convert_to_int32(f[rs1], rounding_mode)\nrd = sext(val)\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27910,7 +27910,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110001100001xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert quad-precision to unsigned 32-bit integer. Converts f[rs1] to an unsigned 32-bit integer and writes sign-extended result to rd.",
     "operands": [
       "rd",
       "rs1"
@@ -27920,7 +27920,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "val = convert_to_uint32(f[rs1], rounding_mode)\nrd = sext(val)\nfflags updated",
     "encodingFields": [
       {
         "name": "funct7",
@@ -27977,7 +27977,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110101100000xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert signed 32-bit integer to quad-precision. Converts 32-bit signed integer rs1 to quad-precision float and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -27987,7 +27987,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "val = sext32(rs1[31:0])\nf[rd] = convert_to_float128(val)\n# Exact conversion",
     "encodingFields": [
       {
         "name": "funct7",
@@ -28044,7 +28044,7 @@
     "category": "Floating Point",
     "format": "R-type",
     "encoding": "110101100001xxxxxxxxxxxxxxx10100",
-    "description": "",
+    "description": "Convert unsigned 32-bit integer to quad-precision. Converts 32-bit unsigned integer rs1 to quad-precision float and writes to f[rd].",
     "operands": [
       "rd",
       "rs1"
@@ -28054,7 +28054,7 @@
       "register"
     ],
     "extension": "RV64Q",
-    "pseudocode": "",
+    "pseudocode": "val = zext32(rs1[31:0])\nf[rd] = convert_to_float128(val)\n# Exact conversion",
     "encodingFields": [
       {
         "name": "funct7",
@@ -34032,7 +34032,7 @@
       "immediate"
     ],
     "extension": "RV32C",
-    "pseudocode": "",
+    "pseudocode": "# No operation\nPC = PC + 2",
     "expansion": "addi x0, x0, 0",
     "encodingFields": [
       {
@@ -34074,7 +34074,7 @@
       "immediate"
     ],
     "extension": "RV64C",
-    "pseudocode": "",
+    "pseudocode": "# No operation\nPC = PC + 2",
     "expansion": "addi x0, x0, 0",
     "encodingFields": [
       {
@@ -37350,7 +37350,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "11xxxxxxxxxxxxxxx111xxxxx1010111",
-    "description": "",
+    "description": "Set vector length immediate AVL. Sets vl and vtype based on immediate AVL (0-31), SEW, and LMUL encoded in immediate. Returns new vl in rd.",
     "operands": [
       "imm",
       "imm",
@@ -37362,7 +37362,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "avl = zimm[4:0]\nvtype = zimm[10:5]\nvl = calculate_vl(avl, vtype)\nrd = vl",
     "encodingFields": [
       {
         "name": "funct7",
@@ -37419,7 +37419,7 @@
     "category": "Configuration",
     "format": "R-Type",
     "encoding": "0xxxxxxxxxxxxxxxx111xxxxx1010111",
-    "description": "",
+    "description": "Set vector length immediate. Sets vl and vtype based on requested AVL in rs1, SEW, and LMUL encoded in immediate. Returns new vl in rd.",
     "operands": [
       "imm",
       "rs1",
@@ -37431,7 +37431,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "avl = rs1\nvtype = zimm[10:0]\nvl = calculate_vl(avl, vtype)\nrd = vl",
     "encodingFields": [
       {
         "name": "funct7",
@@ -37488,7 +37488,7 @@
     "category": "Configuration",
     "format": "R-Type",
     "encoding": "1000000xxxxxxxxxx111xxxxx1010111",
-    "description": "",
+    "description": "Set vector length register. Sets vl and vtype based on requested AVL in rs1 and vtype in rs2. Returns new vl in rd.",
     "operands": [
       "rs2",
       "rs1",
@@ -37500,7 +37500,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "avl = rs1\nvtype = rs2\nvl = calculate_vl(avl, vtype)\nrd = vl",
     "encodingFields": [
       {
         "name": "funct7",
@@ -37557,7 +37557,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "000000101011xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Load vector mask. Loads mask values from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -37567,7 +37567,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nbytes = ceil(vl / 8)\nvd = M[addr:bytes]",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -37616,7 +37616,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "000000101011xxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Store vector mask. Stores mask values to memory.",
     "operands": [
       "rs1",
       "vs3"
@@ -37626,7 +37626,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nbytes = ceil(vl / 8)\nM[addr:bytes] = vs3",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -37683,7 +37683,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x00000xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride load 8-bit elements. Loads consecutive 8-bit vector elements from memory.",
     "operands": [
       "vm",
       "rs1",
@@ -37695,7 +37695,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*1:1];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -37744,7 +37744,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x00000xxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride load 16-bit elements. Loads consecutive 16-bit vector elements from memory.",
     "operands": [
       "vm",
       "rs1",
@@ -37756,7 +37756,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*2:2];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -37805,7 +37805,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x00000xxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride load 32-bit elements. Loads consecutive 32-bit vector elements from memory.",
     "operands": [
       "vm",
       "rs1",
@@ -37817,7 +37817,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*4:4];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -37866,7 +37866,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x00000xxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride load 64-bit elements. Loads consecutive 64-bit vector elements from memory.",
     "operands": [
       "vm",
       "rs1",
@@ -37878,7 +37878,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*8:8];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -37927,7 +37927,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx000x00000xxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Unit-stride store 8-bit elements. Stores 8-bit vector elements to consecutive memory locations.",
     "operands": [
       "vm",
       "rs1",
@@ -37939,7 +37939,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*1:1] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -37996,7 +37996,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx000x00000xxxxx101xxxxx0100111",
-    "description": "",
+    "description": "Unit-stride store 16-bit elements. Stores 16-bit vector elements to consecutive memory locations.",
     "operands": [
       "vm",
       "rs1",
@@ -38008,7 +38008,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*2:2] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -38065,7 +38065,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx000x00000xxxxx110xxxxx0100111",
-    "description": "",
+    "description": "Unit-stride store 32-bit elements. Stores 32-bit vector elements to consecutive memory locations.",
     "operands": [
       "vm",
       "rs1",
@@ -38077,7 +38077,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*4:4] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -38134,7 +38134,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx000x00000xxxxx111xxxxx0100111",
-    "description": "",
+    "description": "Unit-stride store 64-bit elements. Stores 64-bit vector elements to consecutive memory locations.",
     "operands": [
       "vm",
       "rs1",
@@ -38146,7 +38146,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*8:8] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -38203,7 +38203,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx001xxxxxxxxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Indexed unordered load 8-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -38217,7 +38217,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:1];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -38266,7 +38266,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx001xxxxxxxxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Indexed unordered load 16-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -38280,7 +38280,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:2];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -38329,7 +38329,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx001xxxxxxxxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Indexed unordered load 32-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -38343,7 +38343,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:4];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -38392,7 +38392,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx001xxxxxxxxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Indexed unordered load 64-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -38406,7 +38406,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:8];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -38455,7 +38455,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx001xxxxxxxxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Indexed unordered store 8-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -38469,7 +38469,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:1] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -38526,7 +38526,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx001xxxxxxxxxxx101xxxxx0100111",
-    "description": "",
+    "description": "Indexed unordered store 16-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -38540,7 +38540,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:2] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -38597,7 +38597,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx001xxxxxxxxxxx110xxxxx0100111",
-    "description": "",
+    "description": "Indexed unordered store 32-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -38611,7 +38611,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:4] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -38668,7 +38668,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx001xxxxxxxxxxx111xxxxx0100111",
-    "description": "",
+    "description": "Indexed unordered store 64-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -38682,7 +38682,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:8] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -38739,7 +38739,7 @@
     "category": "Vector",
     "format": "I-Type",
     "encoding": "xxx010xxxxxxxxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Strided load 8-bit elements. Loads elements with stride from memory.",
     "operands": [
       "vm",
       "rs2",
@@ -38753,7 +38753,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:1];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -38802,7 +38802,7 @@
     "category": "Vector",
     "format": "I-Type",
     "encoding": "xxx010xxxxxxxxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Strided load 16-bit elements. Loads elements with stride from memory.",
     "operands": [
       "vm",
       "rs2",
@@ -38816,7 +38816,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:2];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -38865,7 +38865,7 @@
     "category": "Vector",
     "format": "I-Type",
     "encoding": "xxx010xxxxxxxxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Strided load 32-bit elements. Loads elements with stride from memory.",
     "operands": [
       "vm",
       "rs2",
@@ -38879,7 +38879,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:4];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -38928,7 +38928,7 @@
     "category": "Vector",
     "format": "I-Type",
     "encoding": "xxx010xxxxxxxxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Strided load 64-bit elements. Loads elements with stride from memory.",
     "operands": [
       "vm",
       "rs2",
@@ -38942,7 +38942,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:8];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -38991,7 +38991,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx010xxxxxxxxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Strided store 8-bit elements. Stores elements with stride to memory.",
     "operands": [
       "vm",
       "rs2",
@@ -39005,7 +39005,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:1] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -39062,7 +39062,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx010xxxxxxxxxxx101xxxxx0100111",
-    "description": "",
+    "description": "Strided store 16-bit elements. Stores elements with stride to memory.",
     "operands": [
       "vm",
       "rs2",
@@ -39076,7 +39076,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:2] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -39133,7 +39133,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx010xxxxxxxxxxx110xxxxx0100111",
-    "description": "",
+    "description": "Strided store 32-bit elements. Stores elements with stride to memory.",
     "operands": [
       "vm",
       "rs2",
@@ -39147,7 +39147,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:4] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -39204,7 +39204,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx010xxxxxxxxxxx111xxxxx0100111",
-    "description": "",
+    "description": "Strided store 64-bit elements. Stores elements with stride to memory.",
     "operands": [
       "vm",
       "rs2",
@@ -39218,7 +39218,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:8] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -39275,7 +39275,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx011xxxxxxxxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Indexed ordered load 8-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -39289,7 +39289,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:1];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -39338,7 +39338,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx011xxxxxxxxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Indexed ordered load 16-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -39352,7 +39352,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:2];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -39401,7 +39401,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx011xxxxxxxxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Indexed ordered load 32-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -39415,7 +39415,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:4];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -39464,7 +39464,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx011xxxxxxxxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Indexed ordered load 64-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -39478,7 +39478,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:8];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -39527,7 +39527,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx011xxxxxxxxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Indexed ordered store 8-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -39541,7 +39541,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:1] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -39598,7 +39598,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx011xxxxxxxxxxx101xxxxx0100111",
-    "description": "",
+    "description": "Indexed ordered store 16-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -39612,7 +39612,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:2] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -39669,7 +39669,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx011xxxxxxxxxxx110xxxxx0100111",
-    "description": "",
+    "description": "Indexed ordered store 32-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -39683,7 +39683,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:4] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -39740,7 +39740,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx011xxxxxxxxxxx111xxxxx0100111",
-    "description": "",
+    "description": "Indexed ordered store 64-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -39754,7 +39754,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:8] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -39811,7 +39811,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x10000xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride fault-only-first load 8-bit elements. Loads with early stop on page faults.",
     "operands": [
       "vm",
       "rs1",
@@ -39823,7 +39823,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*1):\n            vl = i;\n            break\n        vd[i] = M[addr + i*1:1];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -39872,7 +39872,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x10000xxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride fault-only-first load 16-bit elements. Loads with early stop on page faults.",
     "operands": [
       "vm",
       "rs1",
@@ -39884,7 +39884,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*2):\n            vl = i;\n            break\n        vd[i] = M[addr + i*2:2];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -39933,7 +39933,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x10000xxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride fault-only-first load 32-bit elements. Loads with early stop on page faults.",
     "operands": [
       "vm",
       "rs1",
@@ -39945,7 +39945,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*4):\n            vl = i;\n            break\n        vd[i] = M[addr + i*4:4];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -39994,7 +39994,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x10000xxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride fault-only-first load 64-bit elements. Loads with early stop on page faults.",
     "operands": [
       "vm",
       "rs1",
@@ -40006,7 +40006,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*8):\n            vl = i;\n            break\n        vd[i] = M[addr + i*8:8];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40055,7 +40055,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "000000101000xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Load 1 vector register(s) 8-bit segments. Loads 1*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40065,7 +40065,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40114,7 +40114,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "000000101000xxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Load 1 vector register(s) 16-bit segments. Loads 1*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40124,7 +40124,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40173,7 +40173,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "000000101000xxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Load 1 vector register(s) 32-bit segments. Loads 1*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40183,7 +40183,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40232,7 +40232,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "000000101000xxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Load 1 vector register(s) 64-bit segments. Loads 1*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40242,7 +40242,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40291,7 +40291,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "001000101000xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Load 2 vector register(s) 8-bit segments. Loads 2*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40301,7 +40301,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40350,7 +40350,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "001000101000xxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Load 2 vector register(s) 16-bit segments. Loads 2*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40360,7 +40360,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40409,7 +40409,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "001000101000xxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Load 2 vector register(s) 32-bit segments. Loads 2*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40419,7 +40419,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40468,7 +40468,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "001000101000xxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Load 2 vector register(s) 64-bit segments. Loads 2*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40478,7 +40478,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40527,7 +40527,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "011000101000xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Load 4 vector register(s) 8-bit segments. Loads 4*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40537,7 +40537,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40586,7 +40586,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "011000101000xxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Load 4 vector register(s) 16-bit segments. Loads 4*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40596,7 +40596,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40645,7 +40645,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "011000101000xxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Load 4 vector register(s) 32-bit segments. Loads 4*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40655,7 +40655,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40704,7 +40704,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "011000101000xxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Load 4 vector register(s) 64-bit segments. Loads 4*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40714,7 +40714,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40763,7 +40763,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "111000101000xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Load 8 vector register(s) 8-bit segments. Loads 8*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40773,7 +40773,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40822,7 +40822,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "111000101000xxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Load 8 vector register(s) 16-bit segments. Loads 8*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40832,7 +40832,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40881,7 +40881,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "111000101000xxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Load 8 vector register(s) 32-bit segments. Loads 8*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40891,7 +40891,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40940,7 +40940,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "111000101000xxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Load 8 vector register(s) 64-bit segments. Loads 8*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -40950,7 +40950,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -40999,7 +40999,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "000000101000xxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Store 1 vector register(s). Stores 1*VLEN bits to memory.",
     "operands": [
       "rs1",
       "vs3"
@@ -41009,7 +41009,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -41066,7 +41066,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "001000101000xxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Store 2 vector register(s). Stores 2*VLEN bits to memory.",
     "operands": [
       "rs1",
       "vs3"
@@ -41076,7 +41076,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -41133,7 +41133,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "011000101000xxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Store 4 vector register(s). Stores 4*VLEN bits to memory.",
     "operands": [
       "rs1",
       "vs3"
@@ -41143,7 +41143,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -41200,7 +41200,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "111000101000xxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Store 8 vector register(s). Stores 8*VLEN bits to memory.",
     "operands": [
       "rs1",
       "vs3"
@@ -41210,7 +41210,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -41267,7 +41267,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point add vector-scalar. Element-wise FP addition.",
     "operands": [
       "vm",
       "vs2",
@@ -41281,7 +41281,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -41338,7 +41338,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000010xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point subtract vector-scalar. Element-wise FP subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -41352,7 +41352,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -41409,7 +41409,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000100xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point minimum vector-scalar. Element-wise FP minimum with NaN handling.",
     "operands": [
       "vm",
       "vs2",
@@ -41423,7 +41423,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmin(vs2[i], f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -41480,7 +41480,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000110xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point maximum vector-scalar. Element-wise FP maximum with NaN handling.",
     "operands": [
       "vm",
       "vs2",
@@ -41494,7 +41494,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmax(vs2[i], f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -41551,7 +41551,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point sign-inject vector-scalar. Copies magnitude from vs2, sign from source.",
     "operands": [
       "vm",
       "vs2",
@@ -41565,7 +41565,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(f[rs1]), magnitude(vs2[i])}\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -41622,7 +41622,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point sign-inject negate vector-scalar. Copies magnitude from vs2, negated sign from source.",
     "operands": [
       "vm",
       "vs2",
@@ -41636,7 +41636,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {~sign(f[rs1]), magnitude(vs2[i])}\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -41693,7 +41693,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point sign-inject XOR vector-scalar. Copies magnitude from vs2, XOR of signs.",
     "operands": [
       "vm",
       "vs2",
@@ -41707,7 +41707,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(vs2[i]) ^ sign(f[rs1]), magnitude(vs2[i])}\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -41764,7 +41764,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001110xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point slide1 up scalar. Slides FP elements up by 1, inserting scalar at position 0.",
     "operands": [
       "vm",
       "vs2",
@@ -41778,7 +41778,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = vl-1; i > 0; i--) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i-1];\n    }\nvd[0] = f[rs1];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -41835,7 +41835,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001111xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point slide1 down scalar. Slides FP elements down by 1, inserting scalar at position vl-1.",
     "operands": [
       "vm",
       "vs2",
@@ -41849,7 +41849,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl-1; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i+1];\n    }\nif (vl > 0) {\n    vd[vl-1] = f[rs1];\n}\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -41906,7 +41906,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010000100000xxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point move scalar to element. Copies FP scalar to first vector element.",
     "operands": [
       "rs1",
       "vd"
@@ -41916,7 +41916,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "vd[0] = f[rs1]",
     "encodingFields": [
       {
         "name": "funct7",
@@ -41973,7 +41973,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "0101110xxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point merge scalar. FP merge based on mask.",
     "operands": [
       "vs2",
       "rs1",
@@ -41985,7 +41985,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? f[rs1] : vs2[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42042,7 +42042,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010111100000xxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point move scalar to vector. Splats FP scalar to all elements.",
     "operands": [
       "rs1",
       "vd"
@@ -42052,7 +42052,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = f[rs1];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42109,7 +42109,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFEQ.VF.",
     "operands": [
       "vm",
       "vs2",
@@ -42123,7 +42123,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFEQ.VF",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42180,7 +42180,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011001xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFLE.VF.",
     "operands": [
       "vm",
       "vs2",
@@ -42194,7 +42194,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFLE.VF",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42251,7 +42251,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011011xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFLT.VF.",
     "operands": [
       "vm",
       "vs2",
@@ -42265,7 +42265,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFLT.VF",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42322,7 +42322,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011100xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFNE.VF.",
     "operands": [
       "vm",
       "vs2",
@@ -42336,7 +42336,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFNE.VF",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42393,7 +42393,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011101xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFGT.VF.",
     "operands": [
       "vm",
       "vs2",
@@ -42407,7 +42407,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFGT.VF",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42464,7 +42464,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011111xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFGE.VF.",
     "operands": [
       "vm",
       "vs2",
@@ -42478,7 +42478,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFGE.VF",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42535,7 +42535,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point divide vector-scalar. Element-wise FP division.",
     "operands": [
       "vm",
       "vs2",
@@ -42549,7 +42549,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42606,7 +42606,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "100001xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reverse divide scalar. Element-wise reverse FP division.",
     "operands": [
       "vm",
       "vs2",
@@ -42620,7 +42620,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = f[rs1] / vs2[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42677,7 +42677,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "100100xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply vector-scalar. Element-wise FP multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -42691,7 +42691,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] * f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42748,7 +42748,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "100111xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reverse subtract scalar. Element-wise reverse FP subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -42762,7 +42762,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = f[rs1] - vs2[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42819,7 +42819,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-add vector-scalar. FP fused multiply-add.",
     "operands": [
       "vm",
       "vs2",
@@ -42833,7 +42833,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42890,7 +42890,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-add vector-scalar. FP negated fused multiply-add.",
     "operands": [
       "vm",
       "vs2",
@@ -42904,7 +42904,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -42961,7 +42961,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101010xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-subtract vector-scalar. FP fused multiply-subtract.",
     "operands": [
       "vm",
       "vs2",
@@ -42975,7 +42975,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] - f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43032,7 +43032,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-subtract vector-scalar. FP negated fused multiply-subtract.",
     "operands": [
       "vm",
       "vs2",
@@ -43046,7 +43046,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) - f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43103,7 +43103,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101100xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-accumulate vector-scalar. FP fused multiply-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -43117,7 +43117,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43174,7 +43174,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-accumulate vector-scalar. FP negated fused multiply-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -43188,7 +43188,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * f[rs1]) + vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43245,7 +43245,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101110xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-subtract-accumulate vector-scalar. FP fused multiply-subtract-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -43259,7 +43259,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43316,7 +43316,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-subtract-accumulate vector-scalar. FP negated fused multiply-subtract-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -43330,7 +43330,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * f[rs1]) - vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43387,7 +43387,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening add vector-scalar. Widening FP addition producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -43401,7 +43401,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43458,7 +43458,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110010xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening subtract vector-scalar. Widening FP subtraction producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -43472,7 +43472,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43529,7 +43529,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110100xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening add wide-scalar. Widening FP addition producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -43543,7 +43543,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43600,7 +43600,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110110xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening subtract wide-scalar. Widening FP subtraction producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -43614,7 +43614,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43671,7 +43671,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening multiply vector-scalar. Widening FP multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -43685,7 +43685,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43742,7 +43742,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111100xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening multiply-accumulate vector-scalar. Widening FP multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -43756,7 +43756,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43813,7 +43813,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111101xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening negated multiply-accumulate vector-scalar. Widening FP negated multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -43827,7 +43827,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(f[rs1])) + vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43884,7 +43884,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111110xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening multiply-subtract-accumulate vector-scalar. Widening FP multiply-subtract-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -43898,7 +43898,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= widen(vs1[i]) * widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -43955,7 +43955,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111111xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening negated multiply-subtract-accumulate vector-scalar. Widening FP negated multiply-subtract-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -43969,7 +43969,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(f[rs1])) - vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44026,7 +44026,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point add vector-vector. Element-wise FP addition.",
     "operands": [
       "vm",
       "vs2",
@@ -44040,7 +44040,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44097,7 +44097,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000001xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reduce sum unordered. Unordered FP sum reduction.",
     "operands": [
       "vm",
       "vs2",
@@ -44111,7 +44111,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += vs2[i];\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44168,7 +44168,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000010xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point subtract vector-vector. Element-wise FP subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -44182,7 +44182,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44239,7 +44239,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000011xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reduce sum ordered. Ordered FP sum reduction.",
     "operands": [
       "vm",
       "vs2",
@@ -44253,7 +44253,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += vs2[i];\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44310,7 +44310,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000100xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point minimum vector-vector. Element-wise FP minimum with NaN handling.",
     "operands": [
       "vm",
       "vs2",
@@ -44324,7 +44324,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmin(vs2[i], vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44381,7 +44381,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000101xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reduce minimum. Finds FP minimum with NaN handling.",
     "operands": [
       "vm",
       "vs2",
@@ -44395,7 +44395,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = fmin(result, vs2[i]);\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44452,7 +44452,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000110xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point maximum vector-vector. Element-wise FP maximum with NaN handling.",
     "operands": [
       "vm",
       "vs2",
@@ -44466,7 +44466,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmax(vs2[i], vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44523,7 +44523,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000111xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reduce maximum. Finds FP maximum with NaN handling.",
     "operands": [
       "vm",
       "vs2",
@@ -44537,7 +44537,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = fmax(result, vs2[i]);\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44594,7 +44594,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point sign-inject vector-vector. Copies magnitude from vs2, sign from source.",
     "operands": [
       "vm",
       "vs2",
@@ -44608,7 +44608,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(vs1[i]), magnitude(vs2[i])}\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44665,7 +44665,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point sign-inject negate vector-vector. Copies magnitude from vs2, negated sign from source.",
     "operands": [
       "vm",
       "vs2",
@@ -44679,7 +44679,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {~sign(vs1[i]), magnitude(vs2[i])}\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44736,7 +44736,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point sign-inject XOR vector-vector. Copies magnitude from vs2, XOR of signs.",
     "operands": [
       "vm",
       "vs2",
@@ -44750,7 +44750,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(vs2[i]) ^ sign(vs1[i]), magnitude(vs2[i])}\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44807,7 +44807,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "0100001xxxxx00000001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point move element to scalar. Copies first vector element to FP register.",
     "operands": [
       "vs2",
       "rd"
@@ -44817,7 +44817,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = vs2[0]",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44874,7 +44874,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFEQ.VV.",
     "operands": [
       "vm",
       "vs2",
@@ -44888,7 +44888,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFEQ.VV",
     "encodingFields": [
       {
         "name": "funct7",
@@ -44945,7 +44945,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011001xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFLE.VV.",
     "operands": [
       "vm",
       "vs2",
@@ -44959,7 +44959,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFLE.VV",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45016,7 +45016,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011011xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFLT.VV.",
     "operands": [
       "vm",
       "vs2",
@@ -45030,7 +45030,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFLT.VV",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45087,7 +45087,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011100xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFNE.VV.",
     "operands": [
       "vm",
       "vs2",
@@ -45101,7 +45101,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFNE.VV",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45158,7 +45158,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point divide vector-vector. Element-wise FP division.",
     "operands": [
       "vm",
       "vs2",
@@ -45172,7 +45172,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45229,7 +45229,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "100100xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply vector-vector. Element-wise FP multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -45243,7 +45243,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] * vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45300,7 +45300,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-add vector-vector. FP fused multiply-add.",
     "operands": [
       "vm",
       "vs2",
@@ -45314,7 +45314,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45371,7 +45371,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-add vector-vector. FP negated fused multiply-add.",
     "operands": [
       "vm",
       "vs2",
@@ -45385,7 +45385,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45442,7 +45442,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101010xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-subtract vector-vector. FP fused multiply-subtract.",
     "operands": [
       "vm",
       "vs2",
@@ -45456,7 +45456,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] - vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45513,7 +45513,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-subtract vector-vector. FP negated fused multiply-subtract.",
     "operands": [
       "vm",
       "vs2",
@@ -45527,7 +45527,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) - vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45584,7 +45584,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101100xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-accumulate vector-vector. FP fused multiply-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -45598,7 +45598,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45655,7 +45655,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-accumulate vector-vector. FP negated fused multiply-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -45669,7 +45669,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * vs1[i]) + vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45726,7 +45726,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101110xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-subtract-accumulate vector-vector. FP fused multiply-subtract-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -45740,7 +45740,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45797,7 +45797,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-subtract-accumulate vector-vector. FP negated fused multiply-subtract-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -45811,7 +45811,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * vs1[i]) - vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45868,7 +45868,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx00000001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point convert to unsigned integer. Converts FP to unsigned integer with rounding mode.",
     "operands": [
       "vm",
       "vs2",
@@ -45880,7 +45880,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_uint(vs2[i], rm);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -45937,7 +45937,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx00001001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point convert to signed integer. Converts FP to signed integer with rounding mode.",
     "operands": [
       "vm",
       "vs2",
@@ -45949,7 +45949,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_int(vs2[i], rm);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46006,7 +46006,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx00010001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point convert from unsigned integer. Converts unsigned integer to FP.",
     "operands": [
       "vm",
       "vs2",
@@ -46018,7 +46018,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_from_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46075,7 +46075,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx00011001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point convert from signed integer. Converts signed integer to FP.",
     "operands": [
       "vm",
       "vs2",
@@ -46087,7 +46087,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_from_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46144,7 +46144,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx00110001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point convert to unsigned integer round-to-zero. Converts FP to unsigned integer with truncation.",
     "operands": [
       "vm",
       "vs2",
@@ -46156,7 +46156,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_uint(vs2[i], RTZ);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46213,7 +46213,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx00111001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point convert to signed integer round-to-zero. Converts FP to signed integer with truncation.",
     "operands": [
       "vm",
       "vs2",
@@ -46225,7 +46225,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_int(vs2[i], RTZ);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46282,7 +46282,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01000001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert to unsigned integer. Converts SEW FP to 2*SEW unsigned integer.",
     "operands": [
       "vm",
       "vs2",
@@ -46294,7 +46294,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46351,7 +46351,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01001001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert to signed integer. Converts SEW FP to 2*SEW signed integer.",
     "operands": [
       "vm",
       "vs2",
@@ -46363,7 +46363,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46420,7 +46420,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01010001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert from unsigned integer. Converts SEW unsigned integer to 2*SEW FP.",
     "operands": [
       "vm",
       "vs2",
@@ -46432,7 +46432,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_from_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46489,7 +46489,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01011001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert from signed integer. Converts SEW signed integer to 2*SEW FP.",
     "operands": [
       "vm",
       "vs2",
@@ -46501,7 +46501,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_from_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46558,7 +46558,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01100001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert FP to FP. Converts SEW FP to 2*SEW FP (exact).",
     "operands": [
       "vm",
       "vs2",
@@ -46570,7 +46570,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_fp(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46627,7 +46627,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01110001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert to unsigned integer round-to-zero. Converts SEW FP to 2*SEW unsigned integer.",
     "operands": [
       "vm",
       "vs2",
@@ -46639,7 +46639,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46696,7 +46696,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01111001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert to signed integer round-to-zero. Converts SEW FP to 2*SEW signed integer.",
     "operands": [
       "vm",
       "vs2",
@@ -46708,7 +46708,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46765,7 +46765,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10000001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert to unsigned integer. Converts 2*SEW FP to SEW unsigned integer.",
     "operands": [
       "vm",
       "vs2",
@@ -46777,7 +46777,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46834,7 +46834,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10001001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert to signed integer. Converts 2*SEW FP to SEW signed integer.",
     "operands": [
       "vm",
       "vs2",
@@ -46846,7 +46846,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46903,7 +46903,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10010001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert from unsigned integer. Converts 2*SEW unsigned integer to SEW FP.",
     "operands": [
       "vm",
       "vs2",
@@ -46915,7 +46915,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_from_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -46972,7 +46972,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10011001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert from signed integer. Converts 2*SEW signed integer to SEW FP.",
     "operands": [
       "vm",
       "vs2",
@@ -46984,7 +46984,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_from_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47041,7 +47041,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10100001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert FP to FP. Converts 2*SEW FP to SEW FP with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -47053,7 +47053,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_fp(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47110,7 +47110,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10101001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert round-to-odd. Converts 2*SEW FP to SEW FP with round-to-odd.",
     "operands": [
       "vm",
       "vs2",
@@ -47122,7 +47122,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_fp_rod(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47179,7 +47179,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10110001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert to unsigned integer round-to-zero. Converts 2*SEW FP to SEW unsigned integer.",
     "operands": [
       "vm",
       "vs2",
@@ -47191,7 +47191,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47248,7 +47248,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10111001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert to signed integer round-to-zero. Converts 2*SEW FP to SEW signed integer.",
     "operands": [
       "vm",
       "vs2",
@@ -47260,7 +47260,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47317,7 +47317,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010011xxxxxx00000001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point square root. Element-wise FP square root.",
     "operands": [
       "vm",
       "vs2",
@@ -47329,7 +47329,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sqrt(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47386,7 +47386,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010011xxxxxx00100001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reciprocal square root estimate. Approximates 1/sqrt(x) with ~7-bit precision.",
     "operands": [
       "vm",
       "vs2",
@@ -47398,7 +47398,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = approx_rsqrt(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47455,7 +47455,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010011xxxxxx00101001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reciprocal estimate. Approximates 1/x with ~7-bit precision.",
     "operands": [
       "vm",
       "vs2",
@@ -47467,7 +47467,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = approx_recip(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47524,7 +47524,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010011xxxxxx10000001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point classify. Classifies FP values, writes 10-bit mask.",
     "operands": [
       "vm",
       "vs2",
@@ -47536,7 +47536,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = classify_fp(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47593,7 +47593,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening add vector-vector. Widening FP addition producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -47607,7 +47607,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47664,7 +47664,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110001xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP reduce sum unordered. Unordered widening FP sum with 2*SEW accumulator.",
     "operands": [
       "vm",
       "vs2",
@@ -47678,7 +47678,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47735,7 +47735,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110010xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening subtract vector-vector. Widening FP subtraction producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -47749,7 +47749,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47806,7 +47806,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110011xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP reduce sum ordered. Ordered widening FP sum with 2*SEW accumulator.",
     "operands": [
       "vm",
       "vs2",
@@ -47820,7 +47820,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47877,7 +47877,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110100xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening add wide-vector. Widening FP addition producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -47891,7 +47891,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -47948,7 +47948,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110110xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening subtract wide-vector. Widening FP subtraction producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -47962,7 +47962,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48019,7 +48019,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening multiply vector-vector. Widening FP multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -48033,7 +48033,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48090,7 +48090,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111100xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening multiply-accumulate vector-vector. Widening FP multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -48104,7 +48104,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48161,7 +48161,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111101xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening negated multiply-accumulate vector-vector. Widening FP negated multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -48175,7 +48175,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(vs1[i])) + vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48232,7 +48232,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111110xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening multiply-subtract-accumulate vector-vector. Widening FP multiply-subtract-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -48246,7 +48246,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48303,7 +48303,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111111xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening negated multiply-subtract-accumulate vector-vector. Widening FP negated multiply-subtract-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -48317,7 +48317,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(vs1[i])) - vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48374,7 +48374,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "000000xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar add. Element-wise addition vd[i] = vs2[i] + rs1.",
     "operands": [
       "vm",
       "vs2",
@@ -48388,7 +48388,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48445,7 +48445,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "000010xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar subtract. Element-wise subtraction vd[i] = vs2[i] - rs1.",
     "operands": [
       "vm",
       "vs2",
@@ -48459,7 +48459,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48516,7 +48516,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "000011xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar reverse subtract. Element-wise reverse subtraction vd[i] = rs1 - vs2[i].",
     "operands": [
       "vm",
       "vs2",
@@ -48530,7 +48530,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = rs1 - vs2[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48587,7 +48587,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000100xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar minimum unsigned. Element-wise minimum.",
     "operands": [
       "vm",
       "vs2",
@@ -48601,7 +48601,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48658,7 +48658,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000101xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar minimum signed. Element-wise minimum.",
     "operands": [
       "vm",
       "vs2",
@@ -48672,7 +48672,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48729,7 +48729,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000110xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar maximum unsigned. Element-wise maximum.",
     "operands": [
       "vm",
       "vs2",
@@ -48743,7 +48743,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48800,7 +48800,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000111xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar maximum signed. Element-wise maximum.",
     "operands": [
       "vm",
       "vs2",
@@ -48814,7 +48814,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48871,7 +48871,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar AND. Element-wise bitwise AND.",
     "operands": [
       "vm",
       "vs2",
@@ -48885,7 +48885,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] & rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -48942,7 +48942,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar OR. Element-wise bitwise OR.",
     "operands": [
       "vm",
       "vs2",
@@ -48956,7 +48956,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] | rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49013,7 +49013,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001011xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar XOR. Element-wise bitwise XOR.",
     "operands": [
       "vm",
       "vs2",
@@ -49027,7 +49027,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] ^ rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49084,7 +49084,7 @@
     "category": "Permutation",
     "format": "R-Type",
     "encoding": "001100xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector register gather vector-scalar. Gathers elements by index.",
     "operands": [
       "vm",
       "vs2",
@@ -49098,7 +49098,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = rs1;\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49155,7 +49155,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "001110xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector slide up vector-scalar. Slides elements up by offset positions.",
     "operands": [
       "vm",
       "vs2",
@@ -49169,7 +49169,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "offset = rs1;\nfor (i = vl-1; i >= 0; i--) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i + offset] = vs2[i];\n        }\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49226,7 +49226,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "001111xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector slide down vector-scalar. Slides elements down by offset positions.",
     "operands": [
       "vm",
       "vs2",
@@ -49240,7 +49240,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "offset = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i] = vs2[i + offset];\n        } else {\n            vd[i] = 0;\n        }\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49297,7 +49297,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "0100000xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry masked. Add with carry-in from v0.",
     "operands": [
       "vs2",
       "rs1",
@@ -49309,7 +49309,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] + rs1 + v0[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49366,7 +49366,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100010xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry produce carry vector-scalar. Generates carry-out.",
     "operands": [
       "vs2",
       "rs1",
@@ -49378,7 +49378,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + rs1 + v0[i];\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49435,7 +49435,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100011xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry produce carry vector-scalar. Generates carry-out.",
     "operands": [
       "vs2",
       "rs1",
@@ -49447,7 +49447,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + rs1 + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49504,7 +49504,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "0100100xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector subtract with borrow vector-scalar. Subtract with borrow from v0.",
     "operands": [
       "vs2",
       "rs1",
@@ -49516,7 +49516,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] - rs1 - v0[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49573,7 +49573,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100110xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector subtract with borrow produce borrow vector-scalar. Generates borrow-out.",
     "operands": [
       "vs2",
       "rs1",
@@ -49585,7 +49585,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - rs1 - v0[i];\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49642,7 +49642,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100111xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector subtract with borrow produce borrow vector-scalar. Generates borrow-out.",
     "operands": [
       "vs2",
       "rs1",
@@ -49654,7 +49654,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - rs1 - 0;\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49711,7 +49711,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0101110xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar merge. Element-wise merge based on mask.",
     "operands": [
       "vs2",
       "rs1",
@@ -49723,7 +49723,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? rs1 : vs2[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49780,7 +49780,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010111100000xxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector move scalar to vector. Splats scalar value to all elements.",
     "operands": [
       "rs1",
       "vd"
@@ -49790,7 +49790,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = rs1;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49847,7 +49847,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011000xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if equal. Sets mask bit based on equality.",
     "operands": [
       "vm",
       "vs2",
@@ -49861,7 +49861,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] == rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49918,7 +49918,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011001xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if not equal. Sets mask bit based on inequality.",
     "operands": [
       "vm",
       "vs2",
@@ -49932,7 +49932,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] != rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -49989,7 +49989,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011010xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if less than unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -50003,7 +50003,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50060,7 +50060,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011011xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if less than signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -50074,7 +50074,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50131,7 +50131,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011100xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if less than or equal unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -50145,7 +50145,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50202,7 +50202,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011101xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if less than or equal signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -50216,7 +50216,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50273,7 +50273,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011110xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if greater than unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -50287,7 +50287,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50344,7 +50344,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011111xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if greater than signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -50358,7 +50358,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50415,7 +50415,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar saturating add unsigned. Element-wise saturating addition.",
     "operands": [
       "vm",
       "vs2",
@@ -50429,7 +50429,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50486,7 +50486,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100001xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar saturating add signed. Element-wise saturating addition.",
     "operands": [
       "vm",
       "vs2",
@@ -50500,7 +50500,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50557,7 +50557,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100010xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar saturating subtract unsigned. Element-wise saturating subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -50571,7 +50571,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50628,7 +50628,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100011xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar saturating subtract signed. Element-wise saturating subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -50642,7 +50642,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50699,7 +50699,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "100101xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar logical left shift. Element-wise left shift.",
     "operands": [
       "vm",
       "vs2",
@@ -50713,7 +50713,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] << (rs1 & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50770,7 +50770,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100111xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector fractional multiply vector-scalar. Signed fractional multiply with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -50784,7 +50784,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        product = vs2[i] * rs1;\n        vd[i] = (product + (1 << (SEW-1))) >> SEW;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50841,7 +50841,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "101000xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar logical right shift. Element-wise logical right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -50855,7 +50855,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >> (rs1 & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50912,7 +50912,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar arithmetic right shift. Element-wise arithmetic right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -50926,7 +50926,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >>> (rs1 & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -50983,7 +50983,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "101010xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector scaling shift right logical vector-scalar. Rounds and right shifts logically.",
     "operands": [
       "vm",
       "vs2",
@@ -50997,7 +50997,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = rs1 & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >> shift;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51054,7 +51054,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector scaling shift right arithmetic vector-scalar. Rounds and arithmetic right shifts.",
     "operands": [
       "vm",
       "vs2",
@@ -51068,7 +51068,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = rs1 & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >>> shift;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51125,7 +51125,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101100xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing logical right shift wide-scalar. Right shifts 2*SEW to SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -51139,7 +51139,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >> rs1)[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51196,7 +51196,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing arithmetic right shift wide-scalar. Arithmetic right shifts 2*SEW to SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -51210,7 +51210,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >>> rs1)[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51267,7 +51267,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101110xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing clip unsigned wide-scalar. Narrows 2*SEW to SEW with unsigned saturation and right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -51281,7 +51281,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> rs1;\n        vd[i] = clip_unsigned(shifted, SEW);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51338,7 +51338,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing clip wide-scalar. Narrows 2*SEW to SEW with signed saturation and right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -51352,7 +51352,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> rs1;\n        vd[i] = clip_signed(shifted, SEW);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51409,7 +51409,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "000000xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector add. Element-wise addition vd[i] = vs2[i] + vs1[i].",
     "operands": [
       "vm",
       "vs2",
@@ -51423,7 +51423,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51480,7 +51480,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "000010xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector subtract. Element-wise subtraction vd[i] = vs2[i] - vs1[i].",
     "operands": [
       "vm",
       "vs2",
@@ -51494,7 +51494,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51551,7 +51551,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000100xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector minimum unsigned. Element-wise minimum.",
     "operands": [
       "vm",
       "vs2",
@@ -51565,7 +51565,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51622,7 +51622,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000101xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector minimum signed. Element-wise minimum.",
     "operands": [
       "vm",
       "vs2",
@@ -51636,7 +51636,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51693,7 +51693,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000110xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector maximum unsigned. Element-wise maximum.",
     "operands": [
       "vm",
       "vs2",
@@ -51707,7 +51707,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51764,7 +51764,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000111xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector maximum signed. Element-wise maximum.",
     "operands": [
       "vm",
       "vs2",
@@ -51778,7 +51778,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51835,7 +51835,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector AND. Element-wise bitwise AND.",
     "operands": [
       "vm",
       "vs2",
@@ -51849,7 +51849,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] & vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51906,7 +51906,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector OR. Element-wise bitwise OR.",
     "operands": [
       "vm",
       "vs2",
@@ -51920,7 +51920,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] | vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -51977,7 +51977,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001011xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector XOR. Element-wise bitwise XOR.",
     "operands": [
       "vm",
       "vs2",
@@ -51991,7 +51991,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] ^ vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52048,7 +52048,7 @@
     "category": "Permutation",
     "format": "R-Type",
     "encoding": "001100xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector register gather vector-vector. Gathers elements by index.",
     "operands": [
       "vm",
       "vs2",
@@ -52062,7 +52062,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = vs1[i];\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52119,7 +52119,7 @@
     "category": "Permutation",
     "format": "R-Type",
     "encoding": "001110xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector register gather using 16-bit indices. Gathers elements using 16-bit element indices.",
     "operands": [
       "vm",
       "vs2",
@@ -52133,7 +52133,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = vs1[i][15:0];\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52190,7 +52190,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "0100000xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry masked. Add with carry-in from v0.",
     "operands": [
       "vs2",
       "vs1",
@@ -52202,7 +52202,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] + vs1[i] + v0[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52259,7 +52259,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100010xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry produce carry vector-vector. Generates carry-out.",
     "operands": [
       "vs2",
       "vs1",
@@ -52271,7 +52271,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + vs1[i] + v0[i];\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52328,7 +52328,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100011xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry produce carry vector-vector. Generates carry-out.",
     "operands": [
       "vs2",
       "vs1",
@@ -52340,7 +52340,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + vs1[i] + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52397,7 +52397,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "0100100xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector subtract with borrow vector-vector. Subtract with borrow from v0.",
     "operands": [
       "vs2",
       "vs1",
@@ -52409,7 +52409,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] - vs1[i] - v0[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52466,7 +52466,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100110xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector subtract with borrow produce borrow vector-vector. Generates borrow-out.",
     "operands": [
       "vs2",
       "vs1",
@@ -52478,7 +52478,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - vs1[i] - v0[i];\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52535,7 +52535,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100111xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector subtract with borrow produce borrow vector-vector. Generates borrow-out.",
     "operands": [
       "vs2",
       "vs1",
@@ -52547,7 +52547,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - vs1[i] - 0;\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52604,7 +52604,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0101110xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector merge. Element-wise merge based on mask.",
     "operands": [
       "vs2",
       "vs1",
@@ -52616,7 +52616,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? vs1[i] : vs2[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52673,7 +52673,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010111100000xxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector move vector to vector. Copies all elements from source vector.",
     "operands": [
       "vs1",
       "vd"
@@ -52683,7 +52683,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs1[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52740,7 +52740,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011000xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector set if equal. Sets mask bit based on equality.",
     "operands": [
       "vm",
       "vs2",
@@ -52754,7 +52754,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] == vs1[i]) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52811,7 +52811,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011001xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector set if not equal. Sets mask bit based on inequality.",
     "operands": [
       "vm",
       "vs2",
@@ -52825,7 +52825,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] != vs1[i]) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52882,7 +52882,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011010xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector set if less than unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -52896,7 +52896,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < vs1[i]) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -52953,7 +52953,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011011xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector set if less than signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -52967,7 +52967,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < vs1[i]) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53024,7 +53024,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011100xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector set if less than or equal unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -53038,7 +53038,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= vs1[i]) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53095,7 +53095,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011101xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector set if less than or equal signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -53109,7 +53109,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= vs1[i]) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53166,7 +53166,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector saturating add unsigned. Element-wise saturating addition.",
     "operands": [
       "vm",
       "vs2",
@@ -53180,7 +53180,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53237,7 +53237,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100001xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector saturating add signed. Element-wise saturating addition.",
     "operands": [
       "vm",
       "vs2",
@@ -53251,7 +53251,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53308,7 +53308,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100010xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector saturating subtract unsigned. Element-wise saturating subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -53322,7 +53322,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53379,7 +53379,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100011xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector saturating subtract signed. Element-wise saturating subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -53393,7 +53393,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53450,7 +53450,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "100101xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector logical left shift. Element-wise left shift.",
     "operands": [
       "vm",
       "vs2",
@@ -53464,7 +53464,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] << (vs1[i] & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53521,7 +53521,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100111xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector fractional multiply vector-vector. Signed fractional multiply with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -53535,7 +53535,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        product = vs2[i] * vs1[i];\n        vd[i] = (product + (1 << (SEW-1))) >> SEW;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53592,7 +53592,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "101000xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector logical right shift. Element-wise logical right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -53606,7 +53606,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >> (vs1[i] & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53663,7 +53663,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector arithmetic right shift. Element-wise arithmetic right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -53677,7 +53677,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >>> (vs1[i] & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53734,7 +53734,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "101010xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector scaling shift right logical vector-vector. Rounds and right shifts logically.",
     "operands": [
       "vm",
       "vs2",
@@ -53748,7 +53748,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = vs1[i] & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >> shift;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53805,7 +53805,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector scaling shift right arithmetic vector-vector. Rounds and arithmetic right shifts.",
     "operands": [
       "vm",
       "vs2",
@@ -53819,7 +53819,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = vs1[i] & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >>> shift;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53876,7 +53876,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101100xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing logical right shift wide-vector. Right shifts 2*SEW to SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -53890,7 +53890,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >> vs1[i])[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -53947,7 +53947,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing arithmetic right shift wide-vector. Arithmetic right shifts 2*SEW to SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -53961,7 +53961,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >>> vs1[i])[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54018,7 +54018,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101110xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing clip unsigned wide-vector. Narrows 2*SEW to SEW with unsigned saturation and right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -54032,7 +54032,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> vs1[i];\n        vd[i] = clip_unsigned(shifted, SEW);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54089,7 +54089,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing clip wide-vector. Narrows 2*SEW to SEW with signed saturation and right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -54103,7 +54103,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> vs1[i];\n        vd[i] = clip_signed(shifted, SEW);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54160,7 +54160,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "110000xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector widening reduce sum unsigned. Widening sum reduction with 2*SEW accumulator.",
     "operands": [
       "vm",
       "vs2",
@@ -54174,7 +54174,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54231,7 +54231,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "110001xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector widening reduce sum signed. Widening sum reduction with 2*SEW accumulator.",
     "operands": [
       "vm",
       "vs2",
@@ -54245,7 +54245,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54302,7 +54302,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "000000xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate add. Element-wise addition vd[i] = vs2[i] + imm.",
     "operands": [
       "vm",
       "vs2",
@@ -54316,7 +54316,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + imm;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54373,7 +54373,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "000011xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate reverse subtract. Element-wise reverse subtraction vd[i] = imm - vs2[i].",
     "operands": [
       "vm",
       "vs2",
@@ -54387,7 +54387,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = imm - vs2[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54444,7 +54444,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate AND. Element-wise bitwise AND.",
     "operands": [
       "vm",
       "vs2",
@@ -54458,7 +54458,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] & imm;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54515,7 +54515,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate OR. Element-wise bitwise OR.",
     "operands": [
       "vm",
       "vs2",
@@ -54529,7 +54529,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] | imm;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54586,7 +54586,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001011xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate XOR. Element-wise bitwise XOR.",
     "operands": [
       "vm",
       "vs2",
@@ -54600,7 +54600,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] ^ imm;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54657,7 +54657,7 @@
     "category": "Permutation",
     "format": "R-Type",
     "encoding": "001100xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector register gather vector-immediate. Gathers elements by index.",
     "operands": [
       "vm",
       "vs2",
@@ -54671,7 +54671,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = imm;\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54728,7 +54728,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "001110xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector slide up vector-immediate. Slides elements up by offset positions.",
     "operands": [
       "vm",
       "vs2",
@@ -54742,7 +54742,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "offset = imm;\nfor (i = vl-1; i >= 0; i--) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i + offset] = vs2[i];\n        }\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54799,7 +54799,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "001111xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector slide down vector-immediate. Slides elements down by offset positions.",
     "operands": [
       "vm",
       "vs2",
@@ -54813,7 +54813,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "offset = imm;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i] = vs2[i + offset];\n        } else {\n            vd[i] = 0;\n        }\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54870,7 +54870,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "0100000xxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry masked. Add with carry-in from v0.",
     "operands": [
       "vs2",
       "imm",
@@ -54882,7 +54882,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] + imm + v0[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -54939,7 +54939,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100010xxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry produce carry vector-immediate. Generates carry-out.",
     "operands": [
       "vs2",
       "imm",
@@ -54951,7 +54951,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + imm + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55008,7 +55008,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100011xxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry produce carry vector-immediate. Generates carry-out.",
     "operands": [
       "vs2",
       "imm",
@@ -55020,7 +55020,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + imm + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55077,7 +55077,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0101110xxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate merge. Element-wise merge based on mask.",
     "operands": [
       "vs2",
       "imm",
@@ -55089,7 +55089,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? imm : vs2[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55146,7 +55146,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010111100000xxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector move immediate to vector. Splats immediate to all elements.",
     "operands": [
       "imm",
       "vd"
@@ -55156,7 +55156,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = imm;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55213,7 +55213,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011000xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate set if equal. Sets mask bit based on equality.",
     "operands": [
       "vm",
       "vs2",
@@ -55227,7 +55227,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] == imm) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55284,7 +55284,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011001xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate set if not equal. Sets mask bit based on inequality.",
     "operands": [
       "vm",
       "vs2",
@@ -55298,7 +55298,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] != imm) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55355,7 +55355,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011100xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate set if less than or equal unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -55369,7 +55369,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= imm) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55426,7 +55426,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011101xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate set if less than or equal signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -55440,7 +55440,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= imm) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55497,7 +55497,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011110xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate set if greater than unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -55511,7 +55511,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > imm) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55568,7 +55568,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011111xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate set if greater than signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -55582,7 +55582,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > imm) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55639,7 +55639,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate saturating add unsigned. Element-wise saturating addition.",
     "operands": [
       "vm",
       "vs2",
@@ -55653,7 +55653,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + imm);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55710,7 +55710,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100001xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate saturating add signed. Element-wise saturating addition.",
     "operands": [
       "vm",
       "vs2",
@@ -55724,7 +55724,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + imm);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55781,7 +55781,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "100101xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate logical left shift. Element-wise left shift.",
     "operands": [
       "vm",
       "vs2",
@@ -55795,7 +55795,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] << (imm & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55852,7 +55852,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "1001111xxxxx00000011xxxxx1010111",
-    "description": "",
+    "description": "Vector whole register move 1 register(s). Copies 1 full vector registers regardless of vl.",
     "operands": [
       "vs2",
       "vd"
@@ -55862,7 +55862,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = vs2_plus_reg",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55919,7 +55919,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "1001111xxxxx00001011xxxxx1010111",
-    "description": "",
+    "description": "Vector whole register move 2 register(s). Copies 2 full vector registers regardless of vl.",
     "operands": [
       "vs2",
       "vd"
@@ -55929,7 +55929,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = vs2_plus_reg",
     "encodingFields": [
       {
         "name": "funct7",
@@ -55986,7 +55986,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "1001111xxxxx00011011xxxxx1010111",
-    "description": "",
+    "description": "Vector whole register move 4 register(s). Copies 4 full vector registers regardless of vl.",
     "operands": [
       "vs2",
       "vd"
@@ -55996,7 +55996,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = vs2_plus_reg",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56053,7 +56053,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "1001111xxxxx00111011xxxxx1010111",
-    "description": "",
+    "description": "Vector whole register move 8 register(s). Copies 8 full vector registers regardless of vl.",
     "operands": [
       "vs2",
       "vd"
@@ -56063,7 +56063,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = vs2_plus_reg",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56120,7 +56120,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "101000xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate logical right shift. Element-wise logical right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -56134,7 +56134,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >> (imm & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56191,7 +56191,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate arithmetic right shift. Element-wise arithmetic right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -56205,7 +56205,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >>> (imm & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56262,7 +56262,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "101010xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector scaling shift right logical vector-immediate. Rounds and right shifts logically.",
     "operands": [
       "vm",
       "vs2",
@@ -56276,7 +56276,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = imm & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >> shift;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56333,7 +56333,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector scaling shift right arithmetic vector-immediate. Rounds and arithmetic right shifts.",
     "operands": [
       "vm",
       "vs2",
@@ -56347,7 +56347,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = imm & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >>> shift;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56404,7 +56404,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101100xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing logical right shift wide-immediate. Right shifts 2*SEW to SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -56418,7 +56418,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >> imm)[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56475,7 +56475,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing arithmetic right shift wide-immediate. Arithmetic right shifts 2*SEW to SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -56489,7 +56489,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >>> imm)[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56546,7 +56546,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101110xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing clip unsigned wide-immediate. Narrows 2*SEW to SEW with unsigned saturation and right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -56560,7 +56560,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> imm;\n        vd[i] = clip_unsigned(shifted, SEW);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56617,7 +56617,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing clip wide-immediate. Narrows 2*SEW to SEW with signed saturation and right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -56631,7 +56631,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> imm;\n        vd[i] = clip_signed(shifted, SEW);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56688,7 +56688,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000000xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce sum. Sums all active elements into scalar.",
     "operands": [
       "vm",
       "vs2",
@@ -56702,7 +56702,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += vs2[i];\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56759,7 +56759,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000001xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce and. Bitwise and of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -56773,7 +56773,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result &= vs2[i];\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56830,7 +56830,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000010xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce or. Bitwise or of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -56844,7 +56844,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result |= vs2[i];\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56901,7 +56901,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000011xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce xor. Bitwise xor of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -56915,7 +56915,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result ^= vs2[i];\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -56972,7 +56972,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000100xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce minimum unsigned. Finds minimum of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -56986,7 +56986,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = min(result, vs2[i]);\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57043,7 +57043,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000101xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce minimum signed. Finds minimum of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -57057,7 +57057,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = min(result, vs2[i]);\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57114,7 +57114,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000110xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce maximum unsigned. Finds maximum of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -57128,7 +57128,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = max(result, vs2[i]);\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57185,7 +57185,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000111xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce maximum signed. Finds maximum of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -57199,7 +57199,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = max(result, vs2[i]);\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57256,7 +57256,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001000xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector averaging add unsigned. Averaging addition with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -57270,7 +57270,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + vs1[i] + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57327,7 +57327,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector averaging add signed. Averaging addition with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -57341,7 +57341,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + vs1[i] + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57398,7 +57398,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector averaging subtract unsigned. Averaging subtraction with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -57412,7 +57412,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - vs1[i] + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57469,7 +57469,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001011xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector averaging subtract signed. Averaging subtraction with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -57483,7 +57483,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - vs1[i] + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57540,7 +57540,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100001xxxxx00000010xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMV.X.S.",
     "operands": [
       "vs2",
       "rd"
@@ -57550,7 +57550,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMV.X.S",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57607,7 +57607,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "010010xxxxxx00010010xxxxx1010111",
-    "description": "",
+    "description": "Vector zero-extend VF8. Zero-extends SEW/8-bit elements to SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -57619,7 +57619,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = zext(vs2[i][SEW/8-1:0]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57676,7 +57676,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "010010xxxxxx00011010xxxxx1010111",
-    "description": "",
+    "description": "Vector sign-extend VF8. Sign-extends SEW/8-bit elements to SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -57688,7 +57688,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sext(vs2[i][SEW/8-1:0]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57745,7 +57745,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "010010xxxxxx00100010xxxxx1010111",
-    "description": "",
+    "description": "Vector zero-extend VF4. Zero-extends SEW/4-bit elements to SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -57757,7 +57757,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = zext(vs2[i][SEW/4-1:0]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57814,7 +57814,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "010010xxxxxx00101010xxxxx1010111",
-    "description": "",
+    "description": "Vector sign-extend VF4. Sign-extends SEW/4-bit elements to SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -57826,7 +57826,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sext(vs2[i][SEW/4-1:0]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57883,7 +57883,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "010010xxxxxx00110010xxxxx1010111",
-    "description": "",
+    "description": "Vector zero-extend VF2. Zero-extends SEW/2-bit elements to SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -57895,7 +57895,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = zext(vs2[i][SEW/2-1:0]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -57952,7 +57952,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "010010xxxxxx00111010xxxxx1010111",
-    "description": "",
+    "description": "Vector sign-extend VF2. Sign-extends SEW/2-bit elements to SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -57964,7 +57964,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sext(vs2[i][SEW/2-1:0]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58021,7 +58021,7 @@
     "category": "Permutation",
     "format": "R-Type",
     "encoding": "0101111xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector compress. Compresses active elements into contiguous positions based on mask.",
     "operands": [
       "vs2",
       "vs1",
@@ -58033,7 +58033,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "j = 0;\nfor (i = 0; i < vl; i++) {\n    if (vs1[i]) {\n        vd[j] = vs2[i];\n        j += 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58090,7 +58090,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0110001xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask andn. Bitwise andn of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -58102,7 +58102,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58159,7 +58159,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0110011xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask and. Bitwise and of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -58171,7 +58171,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58228,7 +58228,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0110101xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask or. Bitwise or of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -58240,7 +58240,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58297,7 +58297,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0110111xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask xor. Bitwise xor of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -58309,7 +58309,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58366,7 +58366,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0111001xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask orn. Bitwise orn of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -58378,7 +58378,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58435,7 +58435,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0111011xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask nand. Bitwise nand of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -58447,7 +58447,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58504,7 +58504,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0111101xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask nor. Bitwise nor of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -58516,7 +58516,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58573,7 +58573,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0111111xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask xnor. Bitwise xnor of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -58585,7 +58585,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58642,7 +58642,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010100xxxxxx00001010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask set-before-first. Sets mask bits before first set bit.",
     "operands": [
       "vm",
       "vs2",
@@ -58654,7 +58654,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i < first) ? 1 : 0;\n    }\n}\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58711,7 +58711,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010100xxxxxx00010010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask set-only-first. Sets only the first set mask bit.",
     "operands": [
       "vm",
       "vs2",
@@ -58723,7 +58723,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "first = -1;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i == first) ? 1 : 0;\n    }\n}\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58780,7 +58780,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010100xxxxxx00011010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask set-including-first. Sets mask bits up to and including first set bit.",
     "operands": [
       "vm",
       "vs2",
@@ -58792,7 +58792,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i <= first) ? 1 : 0;\n    }\n}\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58849,7 +58849,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "010100xxxxxx10000010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask-bit count. Counts number of mask bits set before position i.",
     "operands": [
       "vm",
       "vs2",
@@ -58861,7 +58861,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "count = 0;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = count;\n        if (vs2[i]) {\n            count += 1;\n        }\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58918,7 +58918,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "010100x0000010001010xxxxx1010111",
-    "description": "",
+    "description": "Vector element index. Writes element index to each active element.",
     "operands": [
       "vm",
       "vd"
@@ -58928,7 +58928,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = i;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -58985,7 +58985,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "010000xxxxxx10000010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask population count. Counts number of mask bits set.",
     "operands": [
       "vm",
       "vs2",
@@ -58997,7 +58997,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "count = 0;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (vs2[i]) {\n            count += 1;\n        }\n    }\nrd = count;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59054,7 +59054,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010000xxxxxx10001010xxxxx1010111",
-    "description": "",
+    "description": "Vector find-first set mask bit. Finds index of first set bit or returns -1.",
     "operands": [
       "vm",
       "vs2",
@@ -59066,7 +59066,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "rd = -1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (vs2[i]) {\n            rd = i;\n            break;\n        }\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59123,7 +59123,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector divide unsigned. Element-wise division.",
     "operands": [
       "vm",
       "vs2",
@@ -59137,7 +59137,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59194,7 +59194,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100001xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector divide signed. Element-wise division.",
     "operands": [
       "vm",
       "vs2",
@@ -59208,7 +59208,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59265,7 +59265,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100010xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector remainder unsigned. Element-wise remainder.",
     "operands": [
       "vm",
       "vs2",
@@ -59279,7 +59279,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59336,7 +59336,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100011xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector remainder signed. Element-wise remainder.",
     "operands": [
       "vm",
       "vs2",
@@ -59350,7 +59350,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59407,7 +59407,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100100xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector multiply high unsigned. Returns upper SEW bits of unsigned multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -59421,7 +59421,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (unsigned(vs2[i]) * unsigned(vs1[i]))[2*SEW-1:SEW];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59478,7 +59478,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100101xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector multiply. Element-wise multiplication keeping lower SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -59492,7 +59492,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] * vs1[i])[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59549,7 +59549,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100110xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector multiply high signed-unsigned. Returns upper SEW bits of signed-unsigned multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -59563,7 +59563,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * unsigned(vs1[i]))[2*SEW-1:SEW];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59620,7 +59620,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100111xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector multiply high signed. Returns upper SEW bits of signed multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -59634,7 +59634,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * signed(vs1[i]))[2*SEW-1:SEW];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59691,7 +59691,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector multiply-add. Multiplies destination by source and adds.",
     "operands": [
       "vm",
       "vs2",
@@ -59705,7 +59705,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59762,7 +59762,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector negated multiply-subtract. Negated multiply then add.",
     "operands": [
       "vm",
       "vs2",
@@ -59776,7 +59776,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59833,7 +59833,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector multiply-accumulate. Multiplies and accumulates into destination.",
     "operands": [
       "vm",
       "vs2",
@@ -59847,7 +59847,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59904,7 +59904,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector negated multiply-subtract-accumulate. Negated multiply-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -59918,7 +59918,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -59975,7 +59975,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110000xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned add vector-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -59989,7 +59989,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60046,7 +60046,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110001xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening add vector-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -60060,7 +60060,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60117,7 +60117,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110010xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned subtract vector-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -60131,7 +60131,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60188,7 +60188,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110011xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening subtract vector-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -60202,7 +60202,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60259,7 +60259,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110100xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned add wide-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -60273,7 +60273,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60330,7 +60330,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110101xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening add wide-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -60344,7 +60344,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60401,7 +60401,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110110xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned subtract wide-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -60415,7 +60415,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60472,7 +60472,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110111xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening subtract wide-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -60486,7 +60486,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60543,7 +60543,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111000xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned multiply vector-vector. Widening multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -60557,7 +60557,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60614,7 +60614,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111010xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening signed-unsigned multiply vector-vector. Widening multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -60628,7 +60628,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60685,7 +60685,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111011xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening multiply vector-vector. Widening multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -60699,7 +60699,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60756,7 +60756,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111100xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned multiply-accumulate vector-vector. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -60770,7 +60770,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60827,7 +60827,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111101xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening multiply-accumulate vector-vector. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -60841,7 +60841,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60898,7 +60898,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111111xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening signed-unsigned multiply-accumulate vector-vector. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -60912,7 +60912,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -60969,7 +60969,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001000xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar averaging add unsigned. Averaging addition with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -60983,7 +60983,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + rs1 + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61040,7 +61040,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar averaging add signed. Averaging addition with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -61054,7 +61054,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + rs1 + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61111,7 +61111,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar averaging subtract unsigned. Averaging subtraction with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -61125,7 +61125,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - rs1 + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61182,7 +61182,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001011xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar averaging subtract signed. Averaging subtraction with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -61196,7 +61196,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - rs1 + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61253,7 +61253,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010000100000xxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMV.S.X.",
     "operands": [
       "rs1",
       "vd"
@@ -61263,7 +61263,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMV.S.X",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61320,7 +61320,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "001110xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector slide1 up vector-scalar. Slides elements up by 1, inserting scalar at position 0.",
     "operands": [
       "vm",
       "vs2",
@@ -61334,7 +61334,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = vl-1; i > 0; i--) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i-1];\n    }\nvd[0] = rs1;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61391,7 +61391,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "001111xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector slide1 down vector-scalar. Slides elements down by 1, inserting scalar at position vl-1.",
     "operands": [
       "vm",
       "vs2",
@@ -61405,7 +61405,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl-1; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i+1];\n    }\nif (vl > 0) {\n    vd[vl-1] = rs1;\n}\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61462,7 +61462,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar divide unsigned. Element-wise division.",
     "operands": [
       "vm",
       "vs2",
@@ -61476,7 +61476,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61533,7 +61533,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100001xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar divide signed. Element-wise division.",
     "operands": [
       "vm",
       "vs2",
@@ -61547,7 +61547,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61604,7 +61604,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100010xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar remainder unsigned. Element-wise remainder.",
     "operands": [
       "vm",
       "vs2",
@@ -61618,7 +61618,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61675,7 +61675,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100011xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar remainder signed. Element-wise remainder.",
     "operands": [
       "vm",
       "vs2",
@@ -61689,7 +61689,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61746,7 +61746,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100100xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar multiply high unsigned. Returns upper SEW bits of unsigned multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -61760,7 +61760,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (unsigned(vs2[i]) * unsigned(rs1))[2*SEW-1:SEW];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61817,7 +61817,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100101xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar multiply. Element-wise multiplication keeping lower SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -61831,7 +61831,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] * rs1)[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61888,7 +61888,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100110xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar multiply high signed-unsigned. Returns upper SEW bits of signed-unsigned multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -61902,7 +61902,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * unsigned(rs1))[2*SEW-1:SEW];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -61959,7 +61959,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100111xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar multiply high signed. Returns upper SEW bits of signed multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -61973,7 +61973,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * signed(rs1))[2*SEW-1:SEW];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62030,7 +62030,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar multiply-add. Multiplies destination by source and adds.",
     "operands": [
       "vm",
       "vs2",
@@ -62044,7 +62044,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62101,7 +62101,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar negated multiply-subtract. Negated multiply then add.",
     "operands": [
       "vm",
       "vs2",
@@ -62115,7 +62115,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62172,7 +62172,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar multiply-accumulate. Multiplies and accumulates into destination.",
     "operands": [
       "vm",
       "vs2",
@@ -62186,7 +62186,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62243,7 +62243,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar negated multiply-subtract-accumulate. Negated multiply-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -62257,7 +62257,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62314,7 +62314,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110000xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned add vector-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -62328,7 +62328,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62385,7 +62385,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110001xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening add vector-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -62399,7 +62399,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62456,7 +62456,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110010xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned subtract vector-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -62470,7 +62470,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62527,7 +62527,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110011xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening subtract vector-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -62541,7 +62541,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62598,7 +62598,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110100xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned add wide-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -62612,7 +62612,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62669,7 +62669,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110101xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening add wide-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -62683,7 +62683,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62740,7 +62740,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110110xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned subtract wide-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -62754,7 +62754,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62811,7 +62811,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110111xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening subtract wide-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -62825,7 +62825,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62882,7 +62882,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111000xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned multiply vector-scalar. Widening multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -62896,7 +62896,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -62953,7 +62953,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111010xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening signed-unsigned multiply vector-scalar. Widening multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -62967,7 +62967,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -63024,7 +63024,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111011xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening multiply vector-scalar. Widening multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -63038,7 +63038,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -63095,7 +63095,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111100xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned multiply-accumulate vector-scalar. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -63109,7 +63109,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -63166,7 +63166,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111101xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening multiply-accumulate vector-scalar. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -63180,7 +63180,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -63237,7 +63237,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111110xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned-signed multiply-accumulate vector-scalar. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -63251,7 +63251,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen_u(vs1[i]) * widen_s(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -63308,7 +63308,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111111xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening signed-unsigned multiply-accumulate vector-scalar. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -63322,7 +63322,7 @@
       "register"
     ],
     "extension": "RV32V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -63379,7 +63379,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "11xxxxxxxxxxxxxxx111xxxxx1010111",
-    "description": "",
+    "description": "Set vector length immediate AVL. Sets vl and vtype based on immediate AVL (0-31), SEW, and LMUL encoded in immediate. Returns new vl in rd.",
     "operands": [
       "imm",
       "imm",
@@ -63391,7 +63391,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "avl = zimm[4:0]\nvtype = zimm[10:5]\nvl = calculate_vl(avl, vtype)\nrd = vl",
     "encodingFields": [
       {
         "name": "funct7",
@@ -63448,7 +63448,7 @@
     "category": "Configuration",
     "format": "R-Type",
     "encoding": "0xxxxxxxxxxxxxxxx111xxxxx1010111",
-    "description": "",
+    "description": "Set vector length immediate. Sets vl and vtype based on requested AVL in rs1, SEW, and LMUL encoded in immediate. Returns new vl in rd.",
     "operands": [
       "imm",
       "rs1",
@@ -63460,7 +63460,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "avl = rs1\nvtype = zimm[10:0]\nvl = calculate_vl(avl, vtype)\nrd = vl",
     "encodingFields": [
       {
         "name": "funct7",
@@ -63517,7 +63517,7 @@
     "category": "Configuration",
     "format": "R-Type",
     "encoding": "1000000xxxxxxxxxx111xxxxx1010111",
-    "description": "",
+    "description": "Set vector length register. Sets vl and vtype based on requested AVL in rs1 and vtype in rs2. Returns new vl in rd.",
     "operands": [
       "rs2",
       "rs1",
@@ -63529,7 +63529,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "avl = rs1\nvtype = rs2\nvl = calculate_vl(avl, vtype)\nrd = vl",
     "encodingFields": [
       {
         "name": "funct7",
@@ -63586,7 +63586,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "000000101011xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Load vector mask. Loads mask values from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -63596,7 +63596,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nbytes = ceil(vl / 8)\nvd = M[addr:bytes]",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -63645,7 +63645,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "000000101011xxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Store vector mask. Stores mask values to memory.",
     "operands": [
       "rs1",
       "vs3"
@@ -63655,7 +63655,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nbytes = ceil(vl / 8)\nM[addr:bytes] = vs3",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -63712,7 +63712,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x00000xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride load 8-bit elements. Loads consecutive 8-bit vector elements from memory.",
     "operands": [
       "vm",
       "rs1",
@@ -63724,7 +63724,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*1:1];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -63773,7 +63773,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x00000xxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride load 16-bit elements. Loads consecutive 16-bit vector elements from memory.",
     "operands": [
       "vm",
       "rs1",
@@ -63785,7 +63785,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*2:2];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -63834,7 +63834,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x00000xxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride load 32-bit elements. Loads consecutive 32-bit vector elements from memory.",
     "operands": [
       "vm",
       "rs1",
@@ -63846,7 +63846,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*4:4];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -63895,7 +63895,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x00000xxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride load 64-bit elements. Loads consecutive 64-bit vector elements from memory.",
     "operands": [
       "vm",
       "rs1",
@@ -63907,7 +63907,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*8:8];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -63956,7 +63956,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx000x00000xxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Unit-stride store 8-bit elements. Stores 8-bit vector elements to consecutive memory locations.",
     "operands": [
       "vm",
       "rs1",
@@ -63968,7 +63968,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*1:1] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -64025,7 +64025,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx000x00000xxxxx101xxxxx0100111",
-    "description": "",
+    "description": "Unit-stride store 16-bit elements. Stores 16-bit vector elements to consecutive memory locations.",
     "operands": [
       "vm",
       "rs1",
@@ -64037,7 +64037,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*2:2] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -64094,7 +64094,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx000x00000xxxxx110xxxxx0100111",
-    "description": "",
+    "description": "Unit-stride store 32-bit elements. Stores 32-bit vector elements to consecutive memory locations.",
     "operands": [
       "vm",
       "rs1",
@@ -64106,7 +64106,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*4:4] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -64163,7 +64163,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx000x00000xxxxx111xxxxx0100111",
-    "description": "",
+    "description": "Unit-stride store 64-bit elements. Stores 64-bit vector elements to consecutive memory locations.",
     "operands": [
       "vm",
       "rs1",
@@ -64175,7 +64175,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*8:8] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -64232,7 +64232,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx001xxxxxxxxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Indexed unordered load 8-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -64246,7 +64246,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:1];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -64295,7 +64295,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx001xxxxxxxxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Indexed unordered load 16-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -64309,7 +64309,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:2];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -64358,7 +64358,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx001xxxxxxxxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Indexed unordered load 32-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -64372,7 +64372,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:4];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -64421,7 +64421,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx001xxxxxxxxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Indexed unordered load 64-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -64435,7 +64435,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:8];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -64484,7 +64484,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx001xxxxxxxxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Indexed unordered store 8-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -64498,7 +64498,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:1] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -64555,7 +64555,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx001xxxxxxxxxxx101xxxxx0100111",
-    "description": "",
+    "description": "Indexed unordered store 16-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -64569,7 +64569,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:2] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -64626,7 +64626,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx001xxxxxxxxxxx110xxxxx0100111",
-    "description": "",
+    "description": "Indexed unordered store 32-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -64640,7 +64640,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:4] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -64697,7 +64697,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx001xxxxxxxxxxx111xxxxx0100111",
-    "description": "",
+    "description": "Indexed unordered store 64-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -64711,7 +64711,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:8] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -64768,7 +64768,7 @@
     "category": "Vector",
     "format": "I-Type",
     "encoding": "xxx010xxxxxxxxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Strided load 8-bit elements. Loads elements with stride from memory.",
     "operands": [
       "vm",
       "rs2",
@@ -64782,7 +64782,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:1];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -64831,7 +64831,7 @@
     "category": "Vector",
     "format": "I-Type",
     "encoding": "xxx010xxxxxxxxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Strided load 16-bit elements. Loads elements with stride from memory.",
     "operands": [
       "vm",
       "rs2",
@@ -64845,7 +64845,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:2];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -64894,7 +64894,7 @@
     "category": "Vector",
     "format": "I-Type",
     "encoding": "xxx010xxxxxxxxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Strided load 32-bit elements. Loads elements with stride from memory.",
     "operands": [
       "vm",
       "rs2",
@@ -64908,7 +64908,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:4];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -64957,7 +64957,7 @@
     "category": "Vector",
     "format": "I-Type",
     "encoding": "xxx010xxxxxxxxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Strided load 64-bit elements. Loads elements with stride from memory.",
     "operands": [
       "vm",
       "rs2",
@@ -64971,7 +64971,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = M[addr + i*stride:8];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -65020,7 +65020,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx010xxxxxxxxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Strided store 8-bit elements. Stores elements with stride to memory.",
     "operands": [
       "vm",
       "rs2",
@@ -65034,7 +65034,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:1] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -65091,7 +65091,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx010xxxxxxxxxxx101xxxxx0100111",
-    "description": "",
+    "description": "Strided store 16-bit elements. Stores elements with stride to memory.",
     "operands": [
       "vm",
       "rs2",
@@ -65105,7 +65105,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:2] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -65162,7 +65162,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx010xxxxxxxxxxx110xxxxx0100111",
-    "description": "",
+    "description": "Strided store 32-bit elements. Stores elements with stride to memory.",
     "operands": [
       "vm",
       "rs2",
@@ -65176,7 +65176,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:4] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -65233,7 +65233,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx010xxxxxxxxxxx111xxxxx0100111",
-    "description": "",
+    "description": "Strided store 64-bit elements. Stores elements with stride to memory.",
     "operands": [
       "vm",
       "rs2",
@@ -65247,7 +65247,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nstride = rs2;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        M[addr + i*stride:8] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -65304,7 +65304,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx011xxxxxxxxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Indexed ordered load 8-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -65318,7 +65318,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:1];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -65367,7 +65367,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx011xxxxxxxxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Indexed ordered load 16-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -65381,7 +65381,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:2];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -65430,7 +65430,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx011xxxxxxxxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Indexed ordered load 32-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -65444,7 +65444,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:4];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -65493,7 +65493,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx011xxxxxxxxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Indexed ordered load 64-bit elements. Loads elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -65507,7 +65507,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        vd[i] = M[base + offset:8];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -65556,7 +65556,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx011xxxxxxxxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Indexed ordered store 8-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -65570,7 +65570,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:1] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -65627,7 +65627,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx011xxxxxxxxxxx101xxxxx0100111",
-    "description": "",
+    "description": "Indexed ordered store 16-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -65641,7 +65641,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:2] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -65698,7 +65698,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx011xxxxxxxxxxx110xxxxx0100111",
-    "description": "",
+    "description": "Indexed ordered store 32-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -65712,7 +65712,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:4] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -65769,7 +65769,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "xxx011xxxxxxxxxxx111xxxxx0100111",
-    "description": "",
+    "description": "Indexed ordered store 64-bit elements. Stores elements using indices.",
     "operands": [
       "vm",
       "vs2",
@@ -65783,7 +65783,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "base = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        offset = vs2[i];\n        M[base + offset:8] = vs3[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -65840,7 +65840,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x10000xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride fault-only-first load 8-bit elements. Loads with early stop on page faults.",
     "operands": [
       "vm",
       "rs1",
@@ -65852,7 +65852,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*1):\n            vl = i;\n            break\n        vd[i] = M[addr + i*1:1];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -65901,7 +65901,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x10000xxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride fault-only-first load 16-bit elements. Loads with early stop on page faults.",
     "operands": [
       "vm",
       "rs1",
@@ -65913,7 +65913,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*2):\n            vl = i;\n            break\n        vd[i] = M[addr + i*2:2];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -65962,7 +65962,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x10000xxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride fault-only-first load 32-bit elements. Loads with early stop on page faults.",
     "operands": [
       "vm",
       "rs1",
@@ -65974,7 +65974,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*4):\n            vl = i;\n            break\n        vd[i] = M[addr + i*4:4];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66023,7 +66023,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "xxx000x10000xxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Unit-stride fault-only-first load 64-bit elements. Loads with early stop on page faults.",
     "operands": [
       "vm",
       "rs1",
@@ -66035,7 +66035,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if page_fault(addr + i*8):\n            vl = i;\n            break\n        vd[i] = M[addr + i*8:8];\n    }\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66084,7 +66084,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "000000101000xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Load 1 vector register(s) 8-bit segments. Loads 1*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66094,7 +66094,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66143,7 +66143,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "000000101000xxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Load 1 vector register(s) 16-bit segments. Loads 1*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66153,7 +66153,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66202,7 +66202,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "000000101000xxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Load 1 vector register(s) 32-bit segments. Loads 1*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66212,7 +66212,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66261,7 +66261,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "000000101000xxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Load 1 vector register(s) 64-bit segments. Loads 1*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66271,7 +66271,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66320,7 +66320,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "001000101000xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Load 2 vector register(s) 8-bit segments. Loads 2*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66330,7 +66330,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66379,7 +66379,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "001000101000xxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Load 2 vector register(s) 16-bit segments. Loads 2*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66389,7 +66389,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66438,7 +66438,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "001000101000xxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Load 2 vector register(s) 32-bit segments. Loads 2*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66448,7 +66448,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66497,7 +66497,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "001000101000xxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Load 2 vector register(s) 64-bit segments. Loads 2*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66507,7 +66507,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66556,7 +66556,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "011000101000xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Load 4 vector register(s) 8-bit segments. Loads 4*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66566,7 +66566,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66615,7 +66615,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "011000101000xxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Load 4 vector register(s) 16-bit segments. Loads 4*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66625,7 +66625,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66674,7 +66674,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "011000101000xxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Load 4 vector register(s) 32-bit segments. Loads 4*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66684,7 +66684,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66733,7 +66733,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "011000101000xxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Load 4 vector register(s) 64-bit segments. Loads 4*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66743,7 +66743,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66792,7 +66792,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "111000101000xxxxx000xxxxx0000111",
-    "description": "",
+    "description": "Load 8 vector register(s) 8-bit segments. Loads 8*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66802,7 +66802,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66851,7 +66851,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "111000101000xxxxx101xxxxx0000111",
-    "description": "",
+    "description": "Load 8 vector register(s) 16-bit segments. Loads 8*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66861,7 +66861,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66910,7 +66910,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "111000101000xxxxx110xxxxx0000111",
-    "description": "",
+    "description": "Load 8 vector register(s) 32-bit segments. Loads 8*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66920,7 +66920,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -66969,7 +66969,7 @@
     "category": "Load/Store",
     "format": "I-Type",
     "encoding": "111000101000xxxxx111xxxxx0000111",
-    "description": "",
+    "description": "Load 8 vector register(s) 64-bit segments. Loads 8*VLEN bits from memory.",
     "operands": [
       "rs1",
       "vd"
@@ -66979,7 +66979,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = M[addr + reg*VLEN/8:VLEN/8];\n}",
     "encodingFields": [
       {
         "name": "imm[11:0]",
@@ -67028,7 +67028,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "000000101000xxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Store 1 vector register(s). Stores 1*VLEN bits to memory.",
     "operands": [
       "rs1",
       "vs3"
@@ -67038,7 +67038,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 1; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -67095,7 +67095,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "001000101000xxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Store 2 vector register(s). Stores 2*VLEN bits to memory.",
     "operands": [
       "rs1",
       "vs3"
@@ -67105,7 +67105,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 2; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -67162,7 +67162,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "011000101000xxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Store 4 vector register(s). Stores 4*VLEN bits to memory.",
     "operands": [
       "rs1",
       "vs3"
@@ -67172,7 +67172,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 4; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -67229,7 +67229,7 @@
     "category": "Load/Store",
     "format": "S-Type",
     "encoding": "111000101000xxxxx000xxxxx0100111",
-    "description": "",
+    "description": "Store 8 vector register(s). Stores 8*VLEN bits to memory.",
     "operands": [
       "rs1",
       "vs3"
@@ -67239,7 +67239,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "addr = rs1\nfor (reg = 0; reg < 8; reg++) {\n    M[addr + reg*VLEN/8:VLEN/8] = vs3_plus_reg;\n}",
     "encodingFields": [
       {
         "name": "imm[11:5]",
@@ -67296,7 +67296,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point add vector-scalar. Element-wise FP addition.",
     "operands": [
       "vm",
       "vs2",
@@ -67310,7 +67310,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -67367,7 +67367,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000010xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point subtract vector-scalar. Element-wise FP subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -67381,7 +67381,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -67438,7 +67438,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000100xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point minimum vector-scalar. Element-wise FP minimum with NaN handling.",
     "operands": [
       "vm",
       "vs2",
@@ -67452,7 +67452,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmin(vs2[i], f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -67509,7 +67509,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000110xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point maximum vector-scalar. Element-wise FP maximum with NaN handling.",
     "operands": [
       "vm",
       "vs2",
@@ -67523,7 +67523,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmax(vs2[i], f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -67580,7 +67580,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point sign-inject vector-scalar. Copies magnitude from vs2, sign from source.",
     "operands": [
       "vm",
       "vs2",
@@ -67594,7 +67594,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(f[rs1]), magnitude(vs2[i])}\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -67651,7 +67651,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point sign-inject negate vector-scalar. Copies magnitude from vs2, negated sign from source.",
     "operands": [
       "vm",
       "vs2",
@@ -67665,7 +67665,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {~sign(f[rs1]), magnitude(vs2[i])}\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -67722,7 +67722,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point sign-inject XOR vector-scalar. Copies magnitude from vs2, XOR of signs.",
     "operands": [
       "vm",
       "vs2",
@@ -67736,7 +67736,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(vs2[i]) ^ sign(f[rs1]), magnitude(vs2[i])}\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -67793,7 +67793,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001110xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point slide1 up scalar. Slides FP elements up by 1, inserting scalar at position 0.",
     "operands": [
       "vm",
       "vs2",
@@ -67807,7 +67807,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = vl-1; i > 0; i--) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i-1];\n    }\nvd[0] = f[rs1];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -67864,7 +67864,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001111xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point slide1 down scalar. Slides FP elements down by 1, inserting scalar at position vl-1.",
     "operands": [
       "vm",
       "vs2",
@@ -67878,7 +67878,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl-1; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i+1];\n    }\nif (vl > 0) {\n    vd[vl-1] = f[rs1];\n}\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -67935,7 +67935,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010000100000xxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point move scalar to element. Copies FP scalar to first vector element.",
     "operands": [
       "rs1",
       "vd"
@@ -67945,7 +67945,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "vd[0] = f[rs1]",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68002,7 +68002,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "0101110xxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point merge scalar. FP merge based on mask.",
     "operands": [
       "vs2",
       "rs1",
@@ -68014,7 +68014,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? f[rs1] : vs2[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68071,7 +68071,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010111100000xxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point move scalar to vector. Splats FP scalar to all elements.",
     "operands": [
       "rs1",
       "vd"
@@ -68081,7 +68081,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = f[rs1];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68138,7 +68138,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFEQ.VF.",
     "operands": [
       "vm",
       "vs2",
@@ -68152,7 +68152,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFEQ.VF",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68209,7 +68209,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011001xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFLE.VF.",
     "operands": [
       "vm",
       "vs2",
@@ -68223,7 +68223,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFLE.VF",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68280,7 +68280,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011011xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFLT.VF.",
     "operands": [
       "vm",
       "vs2",
@@ -68294,7 +68294,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFLT.VF",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68351,7 +68351,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011100xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFNE.VF.",
     "operands": [
       "vm",
       "vs2",
@@ -68365,7 +68365,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFNE.VF",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68422,7 +68422,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011101xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFGT.VF.",
     "operands": [
       "vm",
       "vs2",
@@ -68436,7 +68436,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFGT.VF",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68493,7 +68493,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011111xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFGE.VF.",
     "operands": [
       "vm",
       "vs2",
@@ -68507,7 +68507,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFGE.VF",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68564,7 +68564,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point divide vector-scalar. Element-wise FP division.",
     "operands": [
       "vm",
       "vs2",
@@ -68578,7 +68578,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68635,7 +68635,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "100001xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reverse divide scalar. Element-wise reverse FP division.",
     "operands": [
       "vm",
       "vs2",
@@ -68649,7 +68649,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = f[rs1] / vs2[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68706,7 +68706,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "100100xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply vector-scalar. Element-wise FP multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -68720,7 +68720,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] * f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68777,7 +68777,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "100111xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reverse subtract scalar. Element-wise reverse FP subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -68791,7 +68791,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = f[rs1] - vs2[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68848,7 +68848,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-add vector-scalar. FP fused multiply-add.",
     "operands": [
       "vm",
       "vs2",
@@ -68862,7 +68862,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68919,7 +68919,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-add vector-scalar. FP negated fused multiply-add.",
     "operands": [
       "vm",
       "vs2",
@@ -68933,7 +68933,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -68990,7 +68990,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101010xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-subtract vector-scalar. FP fused multiply-subtract.",
     "operands": [
       "vm",
       "vs2",
@@ -69004,7 +69004,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] - f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69061,7 +69061,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-subtract vector-scalar. FP negated fused multiply-subtract.",
     "operands": [
       "vm",
       "vs2",
@@ -69075,7 +69075,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) - f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69132,7 +69132,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101100xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-accumulate vector-scalar. FP fused multiply-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -69146,7 +69146,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69203,7 +69203,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-accumulate vector-scalar. FP negated fused multiply-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -69217,7 +69217,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * f[rs1]) + vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69274,7 +69274,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101110xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-subtract-accumulate vector-scalar. FP fused multiply-subtract-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -69288,7 +69288,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * f[rs1];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69345,7 +69345,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-subtract-accumulate vector-scalar. FP negated fused multiply-subtract-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -69359,7 +69359,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * f[rs1]) - vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69416,7 +69416,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening add vector-scalar. Widening FP addition producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -69430,7 +69430,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69487,7 +69487,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110010xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening subtract vector-scalar. Widening FP subtraction producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -69501,7 +69501,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69558,7 +69558,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110100xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening add wide-scalar. Widening FP addition producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -69572,7 +69572,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69629,7 +69629,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110110xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening subtract wide-scalar. Widening FP subtraction producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -69643,7 +69643,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69700,7 +69700,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111000xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening multiply vector-scalar. Widening FP multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -69714,7 +69714,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69771,7 +69771,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111100xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening multiply-accumulate vector-scalar. Widening FP multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -69785,7 +69785,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69842,7 +69842,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111101xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening negated multiply-accumulate vector-scalar. Widening FP negated multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -69856,7 +69856,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(f[rs1])) + vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69913,7 +69913,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111110xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening multiply-subtract-accumulate vector-scalar. Widening FP multiply-subtract-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -69927,7 +69927,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= widen(vs1[i]) * widen(f[rs1]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -69984,7 +69984,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111111xxxxxxxxxxx101xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening negated multiply-subtract-accumulate vector-scalar. Widening FP negated multiply-subtract-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -69998,7 +69998,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(f[rs1])) - vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70055,7 +70055,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point add vector-vector. Element-wise FP addition.",
     "operands": [
       "vm",
       "vs2",
@@ -70069,7 +70069,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70126,7 +70126,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000001xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reduce sum unordered. Unordered FP sum reduction.",
     "operands": [
       "vm",
       "vs2",
@@ -70140,7 +70140,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += vs2[i];\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70197,7 +70197,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000010xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point subtract vector-vector. Element-wise FP subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -70211,7 +70211,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70268,7 +70268,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000011xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reduce sum ordered. Ordered FP sum reduction.",
     "operands": [
       "vm",
       "vs2",
@@ -70282,7 +70282,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += vs2[i];\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70339,7 +70339,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000100xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point minimum vector-vector. Element-wise FP minimum with NaN handling.",
     "operands": [
       "vm",
       "vs2",
@@ -70353,7 +70353,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmin(vs2[i], vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70410,7 +70410,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000101xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reduce minimum. Finds FP minimum with NaN handling.",
     "operands": [
       "vm",
       "vs2",
@@ -70424,7 +70424,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = fmin(result, vs2[i]);\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70481,7 +70481,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000110xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point maximum vector-vector. Element-wise FP maximum with NaN handling.",
     "operands": [
       "vm",
       "vs2",
@@ -70495,7 +70495,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = fmax(vs2[i], vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70552,7 +70552,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "000111xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reduce maximum. Finds FP maximum with NaN handling.",
     "operands": [
       "vm",
       "vs2",
@@ -70566,7 +70566,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = fmax(result, vs2[i]);\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70623,7 +70623,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point sign-inject vector-vector. Copies magnitude from vs2, sign from source.",
     "operands": [
       "vm",
       "vs2",
@@ -70637,7 +70637,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(vs1[i]), magnitude(vs2[i])}\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70694,7 +70694,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point sign-inject negate vector-vector. Copies magnitude from vs2, negated sign from source.",
     "operands": [
       "vm",
       "vs2",
@@ -70708,7 +70708,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {~sign(vs1[i]), magnitude(vs2[i])}\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70765,7 +70765,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point sign-inject XOR vector-vector. Copies magnitude from vs2, XOR of signs.",
     "operands": [
       "vm",
       "vs2",
@@ -70779,7 +70779,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = {sign(vs2[i]) ^ sign(vs1[i]), magnitude(vs2[i])}\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70836,7 +70836,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "0100001xxxxx00000001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point move element to scalar. Copies first vector element to FP register.",
     "operands": [
       "vs2",
       "rd"
@@ -70846,7 +70846,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "f[rd] = vs2[0]",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70903,7 +70903,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFEQ.VV.",
     "operands": [
       "vm",
       "vs2",
@@ -70917,7 +70917,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFEQ.VV",
     "encodingFields": [
       {
         "name": "funct7",
@@ -70974,7 +70974,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011001xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFLE.VV.",
     "operands": [
       "vm",
       "vs2",
@@ -70988,7 +70988,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFLE.VV",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71045,7 +71045,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011011xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFLT.VV.",
     "operands": [
       "vm",
       "vs2",
@@ -71059,7 +71059,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFLT.VV",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71116,7 +71116,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011100xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMFNE.VV.",
     "operands": [
       "vm",
       "vs2",
@@ -71130,7 +71130,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMFNE.VV",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71187,7 +71187,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point divide vector-vector. Element-wise FP division.",
     "operands": [
       "vm",
       "vs2",
@@ -71201,7 +71201,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71258,7 +71258,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "100100xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply vector-vector. Element-wise FP multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -71272,7 +71272,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] * vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71329,7 +71329,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-add vector-vector. FP fused multiply-add.",
     "operands": [
       "vm",
       "vs2",
@@ -71343,7 +71343,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71400,7 +71400,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-add vector-vector. FP negated fused multiply-add.",
     "operands": [
       "vm",
       "vs2",
@@ -71414,7 +71414,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71471,7 +71471,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101010xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-subtract vector-vector. FP fused multiply-subtract.",
     "operands": [
       "vm",
       "vs2",
@@ -71485,7 +71485,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] - vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71542,7 +71542,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-subtract vector-vector. FP negated fused multiply-subtract.",
     "operands": [
       "vm",
       "vs2",
@@ -71556,7 +71556,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) - vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71613,7 +71613,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101100xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-accumulate vector-vector. FP fused multiply-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -71627,7 +71627,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71684,7 +71684,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-accumulate vector-vector. FP negated fused multiply-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -71698,7 +71698,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * vs1[i]) + vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71755,7 +71755,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101110xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point multiply-subtract-accumulate vector-vector. FP fused multiply-subtract-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -71769,7 +71769,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71826,7 +71826,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point negated multiply-subtract-accumulate vector-vector. FP negated fused multiply-subtract-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -71840,7 +71840,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vs1[i] * vs1[i]) - vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71897,7 +71897,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx00000001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point convert to unsigned integer. Converts FP to unsigned integer with rounding mode.",
     "operands": [
       "vm",
       "vs2",
@@ -71909,7 +71909,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_uint(vs2[i], rm);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -71966,7 +71966,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx00001001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point convert to signed integer. Converts FP to signed integer with rounding mode.",
     "operands": [
       "vm",
       "vs2",
@@ -71978,7 +71978,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_int(vs2[i], rm);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72035,7 +72035,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx00010001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point convert from unsigned integer. Converts unsigned integer to FP.",
     "operands": [
       "vm",
       "vs2",
@@ -72047,7 +72047,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_from_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72104,7 +72104,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx00011001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point convert from signed integer. Converts signed integer to FP.",
     "operands": [
       "vm",
       "vs2",
@@ -72116,7 +72116,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_from_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72173,7 +72173,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx00110001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point convert to unsigned integer round-to-zero. Converts FP to unsigned integer with truncation.",
     "operands": [
       "vm",
       "vs2",
@@ -72185,7 +72185,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_uint(vs2[i], RTZ);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72242,7 +72242,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx00111001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point convert to signed integer round-to-zero. Converts FP to signed integer with truncation.",
     "operands": [
       "vm",
       "vs2",
@@ -72254,7 +72254,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = cvt_to_int(vs2[i], RTZ);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72311,7 +72311,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01000001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert to unsigned integer. Converts SEW FP to 2*SEW unsigned integer.",
     "operands": [
       "vm",
       "vs2",
@@ -72323,7 +72323,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72380,7 +72380,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01001001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert to signed integer. Converts SEW FP to 2*SEW signed integer.",
     "operands": [
       "vm",
       "vs2",
@@ -72392,7 +72392,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72449,7 +72449,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01010001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert from unsigned integer. Converts SEW unsigned integer to 2*SEW FP.",
     "operands": [
       "vm",
       "vs2",
@@ -72461,7 +72461,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_from_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72518,7 +72518,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01011001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert from signed integer. Converts SEW signed integer to 2*SEW FP.",
     "operands": [
       "vm",
       "vs2",
@@ -72530,7 +72530,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_from_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72587,7 +72587,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01100001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert FP to FP. Converts SEW FP to 2*SEW FP (exact).",
     "operands": [
       "vm",
       "vs2",
@@ -72599,7 +72599,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_fp(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72656,7 +72656,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01110001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert to unsigned integer round-to-zero. Converts SEW FP to 2*SEW unsigned integer.",
     "operands": [
       "vm",
       "vs2",
@@ -72668,7 +72668,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72725,7 +72725,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx01111001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP convert to signed integer round-to-zero. Converts SEW FP to 2*SEW signed integer.",
     "operands": [
       "vm",
       "vs2",
@@ -72737,7 +72737,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen_cvt_to_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72794,7 +72794,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10000001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert to unsigned integer. Converts 2*SEW FP to SEW unsigned integer.",
     "operands": [
       "vm",
       "vs2",
@@ -72806,7 +72806,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72863,7 +72863,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10001001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert to signed integer. Converts 2*SEW FP to SEW signed integer.",
     "operands": [
       "vm",
       "vs2",
@@ -72875,7 +72875,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -72932,7 +72932,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10010001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert from unsigned integer. Converts 2*SEW unsigned integer to SEW FP.",
     "operands": [
       "vm",
       "vs2",
@@ -72944,7 +72944,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_from_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73001,7 +73001,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10011001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert from signed integer. Converts 2*SEW signed integer to SEW FP.",
     "operands": [
       "vm",
       "vs2",
@@ -73013,7 +73013,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_from_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73070,7 +73070,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10100001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert FP to FP. Converts 2*SEW FP to SEW FP with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -73082,7 +73082,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_fp(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73139,7 +73139,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10101001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert round-to-odd. Converts 2*SEW FP to SEW FP with round-to-odd.",
     "operands": [
       "vm",
       "vs2",
@@ -73151,7 +73151,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_fp_rod(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73208,7 +73208,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10110001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert to unsigned integer round-to-zero. Converts 2*SEW FP to SEW unsigned integer.",
     "operands": [
       "vm",
       "vs2",
@@ -73220,7 +73220,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_uint(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73277,7 +73277,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010010xxxxxx10111001xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing FP convert to signed integer round-to-zero. Converts 2*SEW FP to SEW signed integer.",
     "operands": [
       "vm",
       "vs2",
@@ -73289,7 +73289,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = narrow_cvt_to_int(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73346,7 +73346,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010011xxxxxx00000001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point square root. Element-wise FP square root.",
     "operands": [
       "vm",
       "vs2",
@@ -73358,7 +73358,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sqrt(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73415,7 +73415,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010011xxxxxx00100001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reciprocal square root estimate. Approximates 1/sqrt(x) with ~7-bit precision.",
     "operands": [
       "vm",
       "vs2",
@@ -73427,7 +73427,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = approx_rsqrt(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73484,7 +73484,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010011xxxxxx00101001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point reciprocal estimate. Approximates 1/x with ~7-bit precision.",
     "operands": [
       "vm",
       "vs2",
@@ -73496,7 +73496,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = approx_recip(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73553,7 +73553,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010011xxxxxx10000001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point classify. Classifies FP values, writes 10-bit mask.",
     "operands": [
       "vm",
       "vs2",
@@ -73565,7 +73565,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = classify_fp(vs2[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73622,7 +73622,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening add vector-vector. Widening FP addition producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -73636,7 +73636,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73693,7 +73693,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110001xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP reduce sum unordered. Unordered widening FP sum with 2*SEW accumulator.",
     "operands": [
       "vm",
       "vs2",
@@ -73707,7 +73707,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73764,7 +73764,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110010xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening subtract vector-vector. Widening FP subtraction producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -73778,7 +73778,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73835,7 +73835,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110011xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector widening FP reduce sum ordered. Ordered widening FP sum with 2*SEW accumulator.",
     "operands": [
       "vm",
       "vs2",
@@ -73849,7 +73849,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73906,7 +73906,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110100xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening add wide-vector. Widening FP addition producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -73920,7 +73920,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -73977,7 +73977,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "110110xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening subtract wide-vector. Widening FP subtraction producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -73991,7 +73991,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74048,7 +74048,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111000xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening multiply vector-vector. Widening FP multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -74062,7 +74062,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74119,7 +74119,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111100xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening multiply-accumulate vector-vector. Widening FP multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -74133,7 +74133,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74190,7 +74190,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111101xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening negated multiply-accumulate vector-vector. Widening FP negated multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -74204,7 +74204,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(vs1[i])) + vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74261,7 +74261,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111110xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening multiply-subtract-accumulate vector-vector. Widening FP multiply-subtract-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -74275,7 +74275,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74332,7 +74332,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "111111xxxxxxxxxxx001xxxxx1010111",
-    "description": "",
+    "description": "Vector floating-point widening negated multiply-subtract-accumulate vector-vector. Widening FP negated multiply-subtract-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -74346,7 +74346,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(widen(vs1[i]) * widen(vs1[i])) - vd[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74403,7 +74403,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "000000xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar add. Element-wise addition vd[i] = vs2[i] + rs1.",
     "operands": [
       "vm",
       "vs2",
@@ -74417,7 +74417,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74474,7 +74474,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "000010xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar subtract. Element-wise subtraction vd[i] = vs2[i] - rs1.",
     "operands": [
       "vm",
       "vs2",
@@ -74488,7 +74488,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74545,7 +74545,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "000011xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar reverse subtract. Element-wise reverse subtraction vd[i] = rs1 - vs2[i].",
     "operands": [
       "vm",
       "vs2",
@@ -74559,7 +74559,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = rs1 - vs2[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74616,7 +74616,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000100xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar minimum unsigned. Element-wise minimum.",
     "operands": [
       "vm",
       "vs2",
@@ -74630,7 +74630,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74687,7 +74687,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000101xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar minimum signed. Element-wise minimum.",
     "operands": [
       "vm",
       "vs2",
@@ -74701,7 +74701,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74758,7 +74758,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000110xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar maximum unsigned. Element-wise maximum.",
     "operands": [
       "vm",
       "vs2",
@@ -74772,7 +74772,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74829,7 +74829,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000111xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar maximum signed. Element-wise maximum.",
     "operands": [
       "vm",
       "vs2",
@@ -74843,7 +74843,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74900,7 +74900,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar AND. Element-wise bitwise AND.",
     "operands": [
       "vm",
       "vs2",
@@ -74914,7 +74914,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] & rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -74971,7 +74971,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar OR. Element-wise bitwise OR.",
     "operands": [
       "vm",
       "vs2",
@@ -74985,7 +74985,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] | rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75042,7 +75042,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001011xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar XOR. Element-wise bitwise XOR.",
     "operands": [
       "vm",
       "vs2",
@@ -75056,7 +75056,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] ^ rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75113,7 +75113,7 @@
     "category": "Permutation",
     "format": "R-Type",
     "encoding": "001100xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector register gather vector-scalar. Gathers elements by index.",
     "operands": [
       "vm",
       "vs2",
@@ -75127,7 +75127,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = rs1;\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75184,7 +75184,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "001110xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector slide up vector-scalar. Slides elements up by offset positions.",
     "operands": [
       "vm",
       "vs2",
@@ -75198,7 +75198,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "offset = rs1;\nfor (i = vl-1; i >= 0; i--) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i + offset] = vs2[i];\n        }\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75255,7 +75255,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "001111xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector slide down vector-scalar. Slides elements down by offset positions.",
     "operands": [
       "vm",
       "vs2",
@@ -75269,7 +75269,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "offset = rs1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i] = vs2[i + offset];\n        } else {\n            vd[i] = 0;\n        }\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75326,7 +75326,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "0100000xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry masked. Add with carry-in from v0.",
     "operands": [
       "vs2",
       "rs1",
@@ -75338,7 +75338,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] + rs1 + v0[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75395,7 +75395,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100010xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry produce carry vector-scalar. Generates carry-out.",
     "operands": [
       "vs2",
       "rs1",
@@ -75407,7 +75407,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + rs1 + v0[i];\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75464,7 +75464,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100011xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry produce carry vector-scalar. Generates carry-out.",
     "operands": [
       "vs2",
       "rs1",
@@ -75476,7 +75476,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + rs1 + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75533,7 +75533,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "0100100xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector subtract with borrow vector-scalar. Subtract with borrow from v0.",
     "operands": [
       "vs2",
       "rs1",
@@ -75545,7 +75545,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] - rs1 - v0[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75602,7 +75602,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100110xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector subtract with borrow produce borrow vector-scalar. Generates borrow-out.",
     "operands": [
       "vs2",
       "rs1",
@@ -75614,7 +75614,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - rs1 - v0[i];\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75671,7 +75671,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100111xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector subtract with borrow produce borrow vector-scalar. Generates borrow-out.",
     "operands": [
       "vs2",
       "rs1",
@@ -75683,7 +75683,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - rs1 - 0;\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75740,7 +75740,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0101110xxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar merge. Element-wise merge based on mask.",
     "operands": [
       "vs2",
       "rs1",
@@ -75752,7 +75752,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? rs1 : vs2[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75809,7 +75809,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010111100000xxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector move scalar to vector. Splats scalar value to all elements.",
     "operands": [
       "rs1",
       "vd"
@@ -75819,7 +75819,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = rs1;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75876,7 +75876,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011000xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if equal. Sets mask bit based on equality.",
     "operands": [
       "vm",
       "vs2",
@@ -75890,7 +75890,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] == rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -75947,7 +75947,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011001xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if not equal. Sets mask bit based on inequality.",
     "operands": [
       "vm",
       "vs2",
@@ -75961,7 +75961,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] != rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76018,7 +76018,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011010xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if less than unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -76032,7 +76032,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76089,7 +76089,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011011xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if less than signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -76103,7 +76103,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76160,7 +76160,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011100xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if less than or equal unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -76174,7 +76174,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76231,7 +76231,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011101xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if less than or equal signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -76245,7 +76245,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76302,7 +76302,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011110xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if greater than unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -76316,7 +76316,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76373,7 +76373,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011111xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar set if greater than signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -76387,7 +76387,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > rs1) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76444,7 +76444,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar saturating add unsigned. Element-wise saturating addition.",
     "operands": [
       "vm",
       "vs2",
@@ -76458,7 +76458,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76515,7 +76515,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100001xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar saturating add signed. Element-wise saturating addition.",
     "operands": [
       "vm",
       "vs2",
@@ -76529,7 +76529,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76586,7 +76586,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100010xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar saturating subtract unsigned. Element-wise saturating subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -76600,7 +76600,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76657,7 +76657,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100011xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar saturating subtract signed. Element-wise saturating subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -76671,7 +76671,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76728,7 +76728,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "100101xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar logical left shift. Element-wise left shift.",
     "operands": [
       "vm",
       "vs2",
@@ -76742,7 +76742,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] << (rs1 & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76799,7 +76799,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100111xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector fractional multiply vector-scalar. Signed fractional multiply with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -76813,7 +76813,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        product = vs2[i] * rs1;\n        vd[i] = (product + (1 << (SEW-1))) >> SEW;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76870,7 +76870,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "101000xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar logical right shift. Element-wise logical right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -76884,7 +76884,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >> (rs1 & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -76941,7 +76941,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar arithmetic right shift. Element-wise arithmetic right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -76955,7 +76955,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >>> (rs1 & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77012,7 +77012,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "101010xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector scaling shift right logical vector-scalar. Rounds and right shifts logically.",
     "operands": [
       "vm",
       "vs2",
@@ -77026,7 +77026,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = rs1 & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >> shift;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77083,7 +77083,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector scaling shift right arithmetic vector-scalar. Rounds and arithmetic right shifts.",
     "operands": [
       "vm",
       "vs2",
@@ -77097,7 +77097,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = rs1 & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >>> shift;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77154,7 +77154,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101100xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing logical right shift wide-scalar. Right shifts 2*SEW to SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -77168,7 +77168,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >> rs1)[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77225,7 +77225,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing arithmetic right shift wide-scalar. Arithmetic right shifts 2*SEW to SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -77239,7 +77239,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >>> rs1)[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77296,7 +77296,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101110xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing clip unsigned wide-scalar. Narrows 2*SEW to SEW with unsigned saturation and right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -77310,7 +77310,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> rs1;\n        vd[i] = clip_unsigned(shifted, SEW);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77367,7 +77367,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx100xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing clip wide-scalar. Narrows 2*SEW to SEW with signed saturation and right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -77381,7 +77381,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> rs1;\n        vd[i] = clip_signed(shifted, SEW);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77438,7 +77438,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "000000xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector add. Element-wise addition vd[i] = vs2[i] + vs1[i].",
     "operands": [
       "vm",
       "vs2",
@@ -77452,7 +77452,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77509,7 +77509,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "000010xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector subtract. Element-wise subtraction vd[i] = vs2[i] - vs1[i].",
     "operands": [
       "vm",
       "vs2",
@@ -77523,7 +77523,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] - vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77580,7 +77580,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000100xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector minimum unsigned. Element-wise minimum.",
     "operands": [
       "vm",
       "vs2",
@@ -77594,7 +77594,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77651,7 +77651,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000101xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector minimum signed. Element-wise minimum.",
     "operands": [
       "vm",
       "vs2",
@@ -77665,7 +77665,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = min(vs2[i], vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77722,7 +77722,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000110xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector maximum unsigned. Element-wise maximum.",
     "operands": [
       "vm",
       "vs2",
@@ -77736,7 +77736,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77793,7 +77793,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "000111xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector maximum signed. Element-wise maximum.",
     "operands": [
       "vm",
       "vs2",
@@ -77807,7 +77807,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = max(vs2[i], vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77864,7 +77864,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector AND. Element-wise bitwise AND.",
     "operands": [
       "vm",
       "vs2",
@@ -77878,7 +77878,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] & vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -77935,7 +77935,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector OR. Element-wise bitwise OR.",
     "operands": [
       "vm",
       "vs2",
@@ -77949,7 +77949,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] | vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78006,7 +78006,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001011xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector XOR. Element-wise bitwise XOR.",
     "operands": [
       "vm",
       "vs2",
@@ -78020,7 +78020,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] ^ vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78077,7 +78077,7 @@
     "category": "Permutation",
     "format": "R-Type",
     "encoding": "001100xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector register gather vector-vector. Gathers elements by index.",
     "operands": [
       "vm",
       "vs2",
@@ -78091,7 +78091,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = vs1[i];\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78148,7 +78148,7 @@
     "category": "Permutation",
     "format": "R-Type",
     "encoding": "001110xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector register gather using 16-bit indices. Gathers elements using 16-bit element indices.",
     "operands": [
       "vm",
       "vs2",
@@ -78162,7 +78162,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = vs1[i][15:0];\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78219,7 +78219,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "0100000xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry masked. Add with carry-in from v0.",
     "operands": [
       "vs2",
       "vs1",
@@ -78231,7 +78231,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] + vs1[i] + v0[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78288,7 +78288,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100010xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry produce carry vector-vector. Generates carry-out.",
     "operands": [
       "vs2",
       "vs1",
@@ -78300,7 +78300,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + vs1[i] + v0[i];\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78357,7 +78357,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100011xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry produce carry vector-vector. Generates carry-out.",
     "operands": [
       "vs2",
       "vs1",
@@ -78369,7 +78369,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + vs1[i] + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78426,7 +78426,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "0100100xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector subtract with borrow vector-vector. Subtract with borrow from v0.",
     "operands": [
       "vs2",
       "vs1",
@@ -78438,7 +78438,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] - vs1[i] - v0[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78495,7 +78495,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100110xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector subtract with borrow produce borrow vector-vector. Generates borrow-out.",
     "operands": [
       "vs2",
       "vs1",
@@ -78507,7 +78507,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - vs1[i] - v0[i];\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78564,7 +78564,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100111xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector subtract with borrow produce borrow vector-vector. Generates borrow-out.",
     "operands": [
       "vs2",
       "vs1",
@@ -78576,7 +78576,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    diff = vs2[i] - vs1[i] - 0;\n    vd[i] = (diff < 0) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78633,7 +78633,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0101110xxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector merge. Element-wise merge based on mask.",
     "operands": [
       "vs2",
       "vs1",
@@ -78645,7 +78645,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? vs1[i] : vs2[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78702,7 +78702,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010111100000xxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector move vector to vector. Copies all elements from source vector.",
     "operands": [
       "vs1",
       "vd"
@@ -78712,7 +78712,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs1[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78769,7 +78769,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011000xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector set if equal. Sets mask bit based on equality.",
     "operands": [
       "vm",
       "vs2",
@@ -78783,7 +78783,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] == vs1[i]) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78840,7 +78840,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011001xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector set if not equal. Sets mask bit based on inequality.",
     "operands": [
       "vm",
       "vs2",
@@ -78854,7 +78854,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] != vs1[i]) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78911,7 +78911,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011010xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector set if less than unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -78925,7 +78925,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < vs1[i]) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -78982,7 +78982,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011011xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector set if less than signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -78996,7 +78996,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] < vs1[i]) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79053,7 +79053,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011100xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector set if less than or equal unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -79067,7 +79067,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= vs1[i]) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79124,7 +79124,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011101xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector set if less than or equal signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -79138,7 +79138,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= vs1[i]) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79195,7 +79195,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector saturating add unsigned. Element-wise saturating addition.",
     "operands": [
       "vm",
       "vs2",
@@ -79209,7 +79209,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79266,7 +79266,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100001xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector saturating add signed. Element-wise saturating addition.",
     "operands": [
       "vm",
       "vs2",
@@ -79280,7 +79280,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79337,7 +79337,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100010xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector saturating subtract unsigned. Element-wise saturating subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -79351,7 +79351,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79408,7 +79408,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100011xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector saturating subtract signed. Element-wise saturating subtraction.",
     "operands": [
       "vm",
       "vs2",
@@ -79422,7 +79422,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] - vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79479,7 +79479,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "100101xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector logical left shift. Element-wise left shift.",
     "operands": [
       "vm",
       "vs2",
@@ -79493,7 +79493,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] << (vs1[i] & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79550,7 +79550,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100111xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector fractional multiply vector-vector. Signed fractional multiply with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -79564,7 +79564,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        product = vs2[i] * vs1[i];\n        vd[i] = (product + (1 << (SEW-1))) >> SEW;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79621,7 +79621,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "101000xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector logical right shift. Element-wise logical right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -79635,7 +79635,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >> (vs1[i] & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79692,7 +79692,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector arithmetic right shift. Element-wise arithmetic right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -79706,7 +79706,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >>> (vs1[i] & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79763,7 +79763,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "101010xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector scaling shift right logical vector-vector. Rounds and right shifts logically.",
     "operands": [
       "vm",
       "vs2",
@@ -79777,7 +79777,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = vs1[i] & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >> shift;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79834,7 +79834,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector scaling shift right arithmetic vector-vector. Rounds and arithmetic right shifts.",
     "operands": [
       "vm",
       "vs2",
@@ -79848,7 +79848,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = vs1[i] & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >>> shift;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79905,7 +79905,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101100xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing logical right shift wide-vector. Right shifts 2*SEW to SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -79919,7 +79919,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >> vs1[i])[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -79976,7 +79976,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing arithmetic right shift wide-vector. Arithmetic right shifts 2*SEW to SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -79990,7 +79990,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >>> vs1[i])[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80047,7 +80047,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101110xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing clip unsigned wide-vector. Narrows 2*SEW to SEW with unsigned saturation and right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -80061,7 +80061,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> vs1[i];\n        vd[i] = clip_unsigned(shifted, SEW);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80118,7 +80118,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing clip wide-vector. Narrows 2*SEW to SEW with signed saturation and right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -80132,7 +80132,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> vs1[i];\n        vd[i] = clip_signed(shifted, SEW);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80189,7 +80189,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "110000xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector widening reduce sum unsigned. Widening sum reduction with 2*SEW accumulator.",
     "operands": [
       "vm",
       "vs2",
@@ -80203,7 +80203,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80260,7 +80260,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "110001xxxxxxxxxxx000xxxxx1010111",
-    "description": "",
+    "description": "Vector widening reduce sum signed. Widening sum reduction with 2*SEW accumulator.",
     "operands": [
       "vm",
       "vs2",
@@ -80274,7 +80274,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += widen(vs2[i]);\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80331,7 +80331,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "000000xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate add. Element-wise addition vd[i] = vs2[i] + imm.",
     "operands": [
       "vm",
       "vs2",
@@ -80345,7 +80345,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] + imm;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80402,7 +80402,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "000011xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate reverse subtract. Element-wise reverse subtraction vd[i] = imm - vs2[i].",
     "operands": [
       "vm",
       "vs2",
@@ -80416,7 +80416,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = imm - vs2[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80473,7 +80473,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate AND. Element-wise bitwise AND.",
     "operands": [
       "vm",
       "vs2",
@@ -80487,7 +80487,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] & imm;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80544,7 +80544,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate OR. Element-wise bitwise OR.",
     "operands": [
       "vm",
       "vs2",
@@ -80558,7 +80558,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] | imm;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80615,7 +80615,7 @@
     "category": "Logical",
     "format": "R-Type",
     "encoding": "001011xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate XOR. Element-wise bitwise XOR.",
     "operands": [
       "vm",
       "vs2",
@@ -80629,7 +80629,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] ^ imm;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80686,7 +80686,7 @@
     "category": "Permutation",
     "format": "R-Type",
     "encoding": "001100xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector register gather vector-immediate. Gathers elements by index.",
     "operands": [
       "vm",
       "vs2",
@@ -80700,7 +80700,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        index = imm;\n        vd[i] = (index < VLMAX) ? vs2[index] : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80757,7 +80757,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "001110xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector slide up vector-immediate. Slides elements up by offset positions.",
     "operands": [
       "vm",
       "vs2",
@@ -80771,7 +80771,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "offset = imm;\nfor (i = vl-1; i >= 0; i--) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i + offset] = vs2[i];\n        }\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80828,7 +80828,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "001111xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector slide down vector-immediate. Slides elements down by offset positions.",
     "operands": [
       "vm",
       "vs2",
@@ -80842,7 +80842,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "offset = imm;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (i + offset < VLMAX) {\n            vd[i] = vs2[i + offset];\n        } else {\n            vd[i] = 0;\n        }\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80899,7 +80899,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "0100000xxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry masked. Add with carry-in from v0.",
     "operands": [
       "vs2",
       "imm",
@@ -80911,7 +80911,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = vs2[i] + imm + v0[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -80968,7 +80968,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100010xxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry produce carry vector-immediate. Generates carry-out.",
     "operands": [
       "vs2",
       "imm",
@@ -80980,7 +80980,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + imm + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81037,7 +81037,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100011xxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector add with carry produce carry vector-immediate. Generates carry-out.",
     "operands": [
       "vs2",
       "imm",
@@ -81049,7 +81049,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    sum = vs2[i] + imm + 0;\n    vd[i] = (sum >= 2^SEW) ? 1 : 0;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81106,7 +81106,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0101110xxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate merge. Element-wise merge based on mask.",
     "operands": [
       "vs2",
       "imm",
@@ -81118,7 +81118,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = v0[i] ? imm : vs2[i];\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81175,7 +81175,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010111100000xxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector move immediate to vector. Splats immediate to all elements.",
     "operands": [
       "imm",
       "vd"
@@ -81185,7 +81185,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = imm;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81242,7 +81242,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011000xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate set if equal. Sets mask bit based on equality.",
     "operands": [
       "vm",
       "vs2",
@@ -81256,7 +81256,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] == imm) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81313,7 +81313,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011001xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate set if not equal. Sets mask bit based on inequality.",
     "operands": [
       "vm",
       "vs2",
@@ -81327,7 +81327,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] != imm) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81384,7 +81384,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011100xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate set if less than or equal unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -81398,7 +81398,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= imm) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81455,7 +81455,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011101xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate set if less than or equal signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -81469,7 +81469,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] <= imm) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81526,7 +81526,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011110xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate set if greater than unsigned. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -81540,7 +81540,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > imm) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81597,7 +81597,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "011111xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate set if greater than signed. Sets mask bit based on comparison.",
     "operands": [
       "vm",
       "vs2",
@@ -81611,7 +81611,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] > imm) ? 1 : 0;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81668,7 +81668,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate saturating add unsigned. Element-wise saturating addition.",
     "operands": [
       "vm",
       "vs2",
@@ -81682,7 +81682,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + imm);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81739,7 +81739,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "100001xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate saturating add signed. Element-wise saturating addition.",
     "operands": [
       "vm",
       "vs2",
@@ -81753,7 +81753,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = saturate(vs2[i] + imm);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81810,7 +81810,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "100101xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate logical left shift. Element-wise left shift.",
     "operands": [
       "vm",
       "vs2",
@@ -81824,7 +81824,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] << (imm & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81881,7 +81881,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "1001111xxxxx00000011xxxxx1010111",
-    "description": "",
+    "description": "Vector whole register move 1 register(s). Copies 1 full vector registers regardless of vl.",
     "operands": [
       "vs2",
       "vd"
@@ -81891,7 +81891,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (reg = 0; reg < 1; reg++) {\n    vd_plus_reg = vs2_plus_reg",
     "encodingFields": [
       {
         "name": "funct7",
@@ -81948,7 +81948,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "1001111xxxxx00001011xxxxx1010111",
-    "description": "",
+    "description": "Vector whole register move 2 register(s). Copies 2 full vector registers regardless of vl.",
     "operands": [
       "vs2",
       "vd"
@@ -81958,7 +81958,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (reg = 0; reg < 2; reg++) {\n    vd_plus_reg = vs2_plus_reg",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82015,7 +82015,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "1001111xxxxx00011011xxxxx1010111",
-    "description": "",
+    "description": "Vector whole register move 4 register(s). Copies 4 full vector registers regardless of vl.",
     "operands": [
       "vs2",
       "vd"
@@ -82025,7 +82025,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (reg = 0; reg < 4; reg++) {\n    vd_plus_reg = vs2_plus_reg",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82082,7 +82082,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "1001111xxxxx00111011xxxxx1010111",
-    "description": "",
+    "description": "Vector whole register move 8 register(s). Copies 8 full vector registers regardless of vl.",
     "operands": [
       "vs2",
       "vd"
@@ -82092,7 +82092,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (reg = 0; reg < 8; reg++) {\n    vd_plus_reg = vs2_plus_reg",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82149,7 +82149,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "101000xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate logical right shift. Element-wise logical right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -82163,7 +82163,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >> (imm & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82220,7 +82220,7 @@
     "category": "Shift",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-immediate arithmetic right shift. Element-wise arithmetic right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -82234,7 +82234,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] >>> (imm & (SEW-1));\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82291,7 +82291,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "101010xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector scaling shift right logical vector-immediate. Rounds and right shifts logically.",
     "operands": [
       "vm",
       "vs2",
@@ -82305,7 +82305,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = imm & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >> shift;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82362,7 +82362,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector scaling shift right arithmetic vector-immediate. Rounds and arithmetic right shifts.",
     "operands": [
       "vm",
       "vs2",
@@ -82376,7 +82376,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shift = imm & (SEW-1);\n        rnd = (shift > 0) ? (1 << (shift-1)) : 0;\n        vd[i] = (vs2[i] + rnd) >>> shift;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82433,7 +82433,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101100xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing logical right shift wide-immediate. Right shifts 2*SEW to SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -82447,7 +82447,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >> imm)[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82504,7 +82504,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing arithmetic right shift wide-immediate. Arithmetic right shifts 2*SEW to SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -82518,7 +82518,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] >>> imm)[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82575,7 +82575,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101110xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing clip unsigned wide-immediate. Narrows 2*SEW to SEW with unsigned saturation and right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -82589,7 +82589,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> imm;\n        vd[i] = clip_unsigned(shifted, SEW);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82646,7 +82646,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx011xxxxx1010111",
-    "description": "",
+    "description": "Vector narrowing clip wide-immediate. Narrows 2*SEW to SEW with signed saturation and right shift.",
     "operands": [
       "vm",
       "vs2",
@@ -82660,7 +82660,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        shifted = vs2[i] >> imm;\n        vd[i] = clip_signed(shifted, SEW);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82717,7 +82717,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000000xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce sum. Sums all active elements into scalar.",
     "operands": [
       "vm",
       "vs2",
@@ -82731,7 +82731,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "sum = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        sum += vs2[i];\n    }\nvd[0] = sum;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82788,7 +82788,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000001xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce and. Bitwise and of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -82802,7 +82802,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result &= vs2[i];\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82859,7 +82859,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000010xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce or. Bitwise or of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -82873,7 +82873,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result |= vs2[i];\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -82930,7 +82930,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000011xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce xor. Bitwise xor of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -82944,7 +82944,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result ^= vs2[i];\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83001,7 +83001,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000100xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce minimum unsigned. Finds minimum of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -83015,7 +83015,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = min(result, vs2[i]);\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83072,7 +83072,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000101xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce minimum signed. Finds minimum of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -83086,7 +83086,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = min(result, vs2[i]);\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83143,7 +83143,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000110xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce maximum unsigned. Finds maximum of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -83157,7 +83157,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = max(result, vs2[i]);\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83214,7 +83214,7 @@
     "category": "Reduction",
     "format": "R-Type",
     "encoding": "000111xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector reduce maximum signed. Finds maximum of all active elements.",
     "operands": [
       "vm",
       "vs2",
@@ -83228,7 +83228,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "result = vs1[0];\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        result = max(result, vs2[i]);\n    }\nvd[0] = result;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83285,7 +83285,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001000xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector averaging add unsigned. Averaging addition with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -83299,7 +83299,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + vs1[i] + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83356,7 +83356,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector averaging add signed. Averaging addition with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -83370,7 +83370,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + vs1[i] + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83427,7 +83427,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector averaging subtract unsigned. Averaging subtraction with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -83441,7 +83441,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - vs1[i] + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83498,7 +83498,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001011xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector averaging subtract signed. Averaging subtraction with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -83512,7 +83512,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - vs1[i] + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83569,7 +83569,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0100001xxxxx00000010xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMV.X.S.",
     "operands": [
       "vs2",
       "rd"
@@ -83579,7 +83579,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMV.X.S",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83636,7 +83636,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "010010xxxxxx00010010xxxxx1010111",
-    "description": "",
+    "description": "Vector zero-extend VF8. Zero-extends SEW/8-bit elements to SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -83648,7 +83648,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = zext(vs2[i][SEW/8-1:0]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83705,7 +83705,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "010010xxxxxx00011010xxxxx1010111",
-    "description": "",
+    "description": "Vector sign-extend VF8. Sign-extends SEW/8-bit elements to SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -83717,7 +83717,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sext(vs2[i][SEW/8-1:0]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83774,7 +83774,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "010010xxxxxx00100010xxxxx1010111",
-    "description": "",
+    "description": "Vector zero-extend VF4. Zero-extends SEW/4-bit elements to SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -83786,7 +83786,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = zext(vs2[i][SEW/4-1:0]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83843,7 +83843,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "010010xxxxxx00101010xxxxx1010111",
-    "description": "",
+    "description": "Vector sign-extend VF4. Sign-extends SEW/4-bit elements to SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -83855,7 +83855,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sext(vs2[i][SEW/4-1:0]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83912,7 +83912,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "010010xxxxxx00110010xxxxx1010111",
-    "description": "",
+    "description": "Vector zero-extend VF2. Zero-extends SEW/2-bit elements to SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -83924,7 +83924,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = zext(vs2[i][SEW/2-1:0]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -83981,7 +83981,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "010010xxxxxx00111010xxxxx1010111",
-    "description": "",
+    "description": "Vector sign-extend VF2. Sign-extends SEW/2-bit elements to SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -83993,7 +83993,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = sext(vs2[i][SEW/2-1:0]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84050,7 +84050,7 @@
     "category": "Permutation",
     "format": "R-Type",
     "encoding": "0101111xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector compress. Compresses active elements into contiguous positions based on mask.",
     "operands": [
       "vs2",
       "vs1",
@@ -84062,7 +84062,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "j = 0;\nfor (i = 0; i < vl; i++) {\n    if (vs1[i]) {\n        vd[j] = vs2[i];\n        j += 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84119,7 +84119,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0110001xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask andn. Bitwise andn of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -84131,7 +84131,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84188,7 +84188,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0110011xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask and. Bitwise and of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -84200,7 +84200,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84257,7 +84257,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0110101xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask or. Bitwise or of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -84269,7 +84269,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84326,7 +84326,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0110111xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask xor. Bitwise xor of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -84338,7 +84338,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84395,7 +84395,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0111001xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask orn. Bitwise orn of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -84407,7 +84407,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84464,7 +84464,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0111011xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask nand. Bitwise nand of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -84476,7 +84476,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84533,7 +84533,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0111101xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask nor. Bitwise nor of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -84545,7 +84545,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84602,7 +84602,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "0111111xxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask xnor. Bitwise xnor of mask registers.",
     "operands": [
       "vs2",
       "vs1",
@@ -84614,7 +84614,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    vd[i] = operation(vs2[i], vs1[i]);\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84671,7 +84671,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010100xxxxxx00001010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask set-before-first. Sets mask bits before first set bit.",
     "operands": [
       "vm",
       "vs2",
@@ -84683,7 +84683,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i < first) ? 1 : 0;\n    }\n}\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84740,7 +84740,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010100xxxxxx00010010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask set-only-first. Sets only the first set mask bit.",
     "operands": [
       "vm",
       "vs2",
@@ -84752,7 +84752,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "first = -1;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i == first) ? 1 : 0;\n    }\n}\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84809,7 +84809,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010100xxxxxx00011010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask set-including-first. Sets mask bits up to and including first set bit.",
     "operands": [
       "vm",
       "vs2",
@@ -84821,7 +84821,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i <= first) ? 1 : 0;\n    }\n}\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84878,7 +84878,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "010100xxxxxx10000010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask-bit count. Counts number of mask bits set before position i.",
     "operands": [
       "vm",
       "vs2",
@@ -84890,7 +84890,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "count = 0;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = count;\n        if (vs2[i]) {\n            count += 1;\n        }\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -84947,7 +84947,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "010100x0000010001010xxxxx1010111",
-    "description": "",
+    "description": "Vector element index. Writes element index to each active element.",
     "operands": [
       "vm",
       "vd"
@@ -84957,7 +84957,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = i;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85014,7 +85014,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "010000xxxxxx10000010xxxxx1010111",
-    "description": "",
+    "description": "Vector mask population count. Counts number of mask bits set.",
     "operands": [
       "vm",
       "vs2",
@@ -85026,7 +85026,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "count = 0;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (vs2[i]) {\n            count += 1;\n        }\n    }\nrd = count;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85083,7 +85083,7 @@
     "category": "Floating-Point",
     "format": "R-Type",
     "encoding": "010000xxxxxx10001010xxxxx1010111",
-    "description": "",
+    "description": "Vector find-first set mask bit. Finds index of first set bit or returns -1.",
     "operands": [
       "vm",
       "vs2",
@@ -85095,7 +85095,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "rd = -1;\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        if (vs2[i]) {\n            rd = i;\n            break;\n        }\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85152,7 +85152,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector divide unsigned. Element-wise division.",
     "operands": [
       "vm",
       "vs2",
@@ -85166,7 +85166,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85223,7 +85223,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100001xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector divide signed. Element-wise division.",
     "operands": [
       "vm",
       "vs2",
@@ -85237,7 +85237,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85294,7 +85294,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100010xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector remainder unsigned. Element-wise remainder.",
     "operands": [
       "vm",
       "vs2",
@@ -85308,7 +85308,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85365,7 +85365,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100011xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector remainder signed. Element-wise remainder.",
     "operands": [
       "vm",
       "vs2",
@@ -85379,7 +85379,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85436,7 +85436,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100100xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector multiply high unsigned. Returns upper SEW bits of unsigned multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -85450,7 +85450,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (unsigned(vs2[i]) * unsigned(vs1[i]))[2*SEW-1:SEW];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85507,7 +85507,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100101xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector multiply. Element-wise multiplication keeping lower SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -85521,7 +85521,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] * vs1[i])[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85578,7 +85578,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100110xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector multiply high signed-unsigned. Returns upper SEW bits of signed-unsigned multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -85592,7 +85592,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * unsigned(vs1[i]))[2*SEW-1:SEW];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85649,7 +85649,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100111xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector multiply high signed. Returns upper SEW bits of signed multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -85663,7 +85663,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * signed(vs1[i]))[2*SEW-1:SEW];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85720,7 +85720,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector multiply-add. Multiplies destination by source and adds.",
     "operands": [
       "vm",
       "vs2",
@@ -85734,7 +85734,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85791,7 +85791,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector negated multiply-subtract. Negated multiply then add.",
     "operands": [
       "vm",
       "vs2",
@@ -85805,7 +85805,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85862,7 +85862,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector multiply-accumulate. Multiplies and accumulates into destination.",
     "operands": [
       "vm",
       "vs2",
@@ -85876,7 +85876,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -85933,7 +85933,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-vector negated multiply-subtract-accumulate. Negated multiply-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -85947,7 +85947,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * vs1[i];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86004,7 +86004,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110000xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned add vector-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -86018,7 +86018,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86075,7 +86075,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110001xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening add vector-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -86089,7 +86089,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86146,7 +86146,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110010xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned subtract vector-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -86160,7 +86160,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86217,7 +86217,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110011xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening subtract vector-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -86231,7 +86231,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86288,7 +86288,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110100xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned add wide-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -86302,7 +86302,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86359,7 +86359,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110101xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening add wide-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -86373,7 +86373,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86430,7 +86430,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110110xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned subtract wide-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -86444,7 +86444,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86501,7 +86501,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110111xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening subtract wide-vector. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -86515,7 +86515,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86572,7 +86572,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111000xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned multiply vector-vector. Widening multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -86586,7 +86586,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86643,7 +86643,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111010xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening signed-unsigned multiply vector-vector. Widening multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -86657,7 +86657,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86714,7 +86714,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111011xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening multiply vector-vector. Widening multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -86728,7 +86728,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86785,7 +86785,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111100xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned multiply-accumulate vector-vector. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -86799,7 +86799,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86856,7 +86856,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111101xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening multiply-accumulate vector-vector. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -86870,7 +86870,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86927,7 +86927,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111111xxxxxxxxxxx010xxxxx1010111",
-    "description": "",
+    "description": "Vector widening signed-unsigned multiply-accumulate vector-vector. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -86941,7 +86941,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(vs1[i]);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -86998,7 +86998,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001000xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar averaging add unsigned. Averaging addition with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -87012,7 +87012,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + rs1 + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87069,7 +87069,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001001xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar averaging add signed. Averaging addition with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -87083,7 +87083,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] + rs1 + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87140,7 +87140,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001010xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar averaging subtract unsigned. Averaging subtraction with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -87154,7 +87154,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - rs1 + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87211,7 +87211,7 @@
     "category": "Fixed-Point",
     "format": "R-Type",
     "encoding": "001011xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar averaging subtract signed. Averaging subtraction with rounding.",
     "operands": [
       "vm",
       "vs2",
@@ -87225,7 +87225,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] - rs1 + 1) >> 1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87282,7 +87282,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "010000100000xxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector instruction VMV.S.X.",
     "operands": [
       "rs1",
       "vd"
@@ -87292,7 +87292,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "# Vector operation for VMV.S.X",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87349,7 +87349,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "001110xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector slide1 up vector-scalar. Slides elements up by 1, inserting scalar at position 0.",
     "operands": [
       "vm",
       "vs2",
@@ -87363,7 +87363,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = vl-1; i > 0; i--) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i-1];\n    }\nvd[0] = rs1;\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87420,7 +87420,7 @@
     "category": "Load/Store",
     "format": "R-Type",
     "encoding": "001111xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector slide1 down vector-scalar. Slides elements down by 1, inserting scalar at position vl-1.",
     "operands": [
       "vm",
       "vs2",
@@ -87434,7 +87434,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl-1; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i+1];\n    }\nif (vl > 0) {\n    vd[vl-1] = rs1;\n}\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87491,7 +87491,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100000xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar divide unsigned. Element-wise division.",
     "operands": [
       "vm",
       "vs2",
@@ -87505,7 +87505,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87562,7 +87562,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100001xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar divide signed. Element-wise division.",
     "operands": [
       "vm",
       "vs2",
@@ -87576,7 +87576,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] / rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87633,7 +87633,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100010xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar remainder unsigned. Element-wise remainder.",
     "operands": [
       "vm",
       "vs2",
@@ -87647,7 +87647,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87704,7 +87704,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100011xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar remainder signed. Element-wise remainder.",
     "operands": [
       "vm",
       "vs2",
@@ -87718,7 +87718,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vs2[i] % rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87775,7 +87775,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100100xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar multiply high unsigned. Returns upper SEW bits of unsigned multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -87789,7 +87789,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (unsigned(vs2[i]) * unsigned(rs1))[2*SEW-1:SEW];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87846,7 +87846,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100101xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar multiply. Element-wise multiplication keeping lower SEW bits.",
     "operands": [
       "vm",
       "vs2",
@@ -87860,7 +87860,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (vs2[i] * rs1)[SEW-1:0];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87917,7 +87917,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100110xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar multiply high signed-unsigned. Returns upper SEW bits of signed-unsigned multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -87931,7 +87931,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * unsigned(rs1))[2*SEW-1:SEW];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -87988,7 +87988,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "100111xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar multiply high signed. Returns upper SEW bits of signed multiplication.",
     "operands": [
       "vm",
       "vs2",
@@ -88002,7 +88002,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (signed(vs2[i]) * signed(rs1))[2*SEW-1:SEW];\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88059,7 +88059,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "101001xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar multiply-add. Multiplies destination by source and adds.",
     "operands": [
       "vm",
       "vs2",
@@ -88073,7 +88073,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = vd[i] * vs1[i] + rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88130,7 +88130,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "101011xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar negated multiply-subtract. Negated multiply then add.",
     "operands": [
       "vm",
       "vs2",
@@ -88144,7 +88144,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = -(vd[i] * vs1[i]) + rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88201,7 +88201,7 @@
     "category": "Mask",
     "format": "R-Type",
     "encoding": "101101xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar multiply-accumulate. Multiplies and accumulates into destination.",
     "operands": [
       "vm",
       "vs2",
@@ -88215,7 +88215,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += vs1[i] * rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88272,7 +88272,7 @@
     "category": "Arithmetic",
     "format": "R-Type",
     "encoding": "101111xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector vector-scalar negated multiply-subtract-accumulate. Negated multiply-accumulate.",
     "operands": [
       "vm",
       "vs2",
@@ -88286,7 +88286,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] -= vs1[i] * rs1;\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88343,7 +88343,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110000xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned add vector-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -88357,7 +88357,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88414,7 +88414,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110001xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening add vector-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -88428,7 +88428,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88485,7 +88485,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110010xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned subtract vector-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -88499,7 +88499,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88556,7 +88556,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110011xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening subtract vector-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -88570,7 +88570,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88627,7 +88627,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110100xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned add wide-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -88641,7 +88641,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88698,7 +88698,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110101xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening add wide-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -88712,7 +88712,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) + widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88769,7 +88769,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110110xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned subtract wide-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -88783,7 +88783,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88840,7 +88840,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "110111xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening subtract wide-scalar. Produces 2*SEW results from SEW inputs.",
     "operands": [
       "vm",
       "vs2",
@@ -88854,7 +88854,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) - widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88911,7 +88911,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111000xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned multiply vector-scalar. Widening multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -88925,7 +88925,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -88982,7 +88982,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111010xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening signed-unsigned multiply vector-scalar. Widening multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -88996,7 +88996,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -89053,7 +89053,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111011xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening multiply vector-scalar. Widening multiplication producing 2*SEW results.",
     "operands": [
       "vm",
       "vs2",
@@ -89067,7 +89067,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = widen(vs2[i]) * widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -89124,7 +89124,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111100xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned multiply-accumulate vector-scalar. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -89138,7 +89138,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -89195,7 +89195,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111101xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening multiply-accumulate vector-scalar. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -89209,7 +89209,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -89266,7 +89266,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111110xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening unsigned-signed multiply-accumulate vector-scalar. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -89280,7 +89280,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen_u(vs1[i]) * widen_s(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
@@ -89337,7 +89337,7 @@
     "category": "Vector",
     "format": "R-Type",
     "encoding": "111111xxxxxxxxxxx110xxxxx1010111",
-    "description": "",
+    "description": "Vector widening signed-unsigned multiply-accumulate vector-scalar. Widening multiply-accumulate with 2*SEW.",
     "operands": [
       "vm",
       "vs2",
@@ -89351,7 +89351,7 @@
       "register"
     ],
     "extension": "RV64V",
-    "pseudocode": "",
+    "pseudocode": "for (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] += widen(vs1[i]) * widen(rs1);\n    }\n}",
     "encodingFields": [
       {
         "name": "funct7",
--- a/src/data/instructions.json
+++ b/src/data/instructions.json
@@ -1,1 +1,1 @@
-    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\noutput = 0;\nforeach (i from 1 to xlen by 1) {\noutput = (((rs2_val >> i) & 1)) ? output ^ (rs1_val >> (xlen - i)); : output;\n}\nx[rd] = output",
+    "pseudocode": "rs1_val = x[rs1];\nrs2_val = x[rs2];\noutput = 0;\nfor (i = 1; i <= xlen; i++) {\n    output = (((rs2_val >> i) & 1)) ? output ^ (rs1_val >> (xlen - i)) : output;\n}\nx[rd] = output",
     "encoding": "0000101xxxxxxxxxx011xxxxx0110011",
@@ -1,1 +1,1 @@
-    "pseudocode": "bitcount = 0;\nval = x[rs];\nforeach (i from 0 to 31 in inc)\n(val[i] == 1) ? bitcount = bitcount + 1 ;\nx[rd] = bitcount",
+    "pseudocode": "bitcount = 0;\nval = x[rs];\nfor (i = 0; i <= 31; i++) {\n    if (val[i] == 1) bitcount = bitcount + 1;\n}\nx[rd] = bitcount",
     "encoding": "011000000010xxxxx001xxxxx0011011",
@@ -1,1 +1,1 @@
-    "pseudocode": "rs = x[rs];\nx[rd] = lowestsetbit_result = 0;\nforeach (i from 0 to (xlen - 1) by 1 in dec);\nif (rs[i] == 1) { lowestsetbit_result = i; break; };\nlowestsetbit_result = xlen;;\nlowestsetbit_result;",
+    "pseudocode": "rs = x[rs];\nresult = xlen;\nfor (i = 0; i < xlen; i++) {\n    if (rs[i] == 1) { result = i; break; }\n}\nx[rd] = result",
     "encoding": "011000000001xxxxx001xxxxx0010011",

# ==================================================
# AUTO-GENERATED FIXES BY fix_diff_pseudocode.py
# Generated: 2025-11-26T21:11:09.064680
# ==================================================

# Fix Python comments in FLQ (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "addr = rs1 + offset\nf[rd] = M[addr:addr+15]  # Load 16 bytes (128 bits)",
+    "pseudocode": "addr = rs1 + offset\nf[rd] = M[addr:addr+15];\n    // Load 16 bytes (128 bits)",
     "encodingFields": [

# Fix Python comments in FSQ (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "addr = rs1 + offset\nM[addr:addr+15] = f[rs2]  # Store 16 bytes (128 bits)",
+    "pseudocode": "addr = rs1 + offset\nM[addr:addr+15] = f[rs2];\n    // Store 16 bytes (128 bits)",
     "encodingFields": [

# Fix Python comments in FMADD.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = (f[rs1] * f[rs2]) + f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
+    "pseudocode": "f[rd] = (f[rs1] * f[rs2]) + f[rs3]\n// Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [

# Fix Python comments in FMSUB.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = (f[rs1] * f[rs2]) - f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
+    "pseudocode": "f[rd] = (f[rs1] * f[rs2]) - f[rs3]\n// Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [

# Fix Python comments in FNMSUB.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = -(f[rs1] * f[rs2]) + f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
+    "pseudocode": "f[rd] = -(f[rs1] * f[rs2]) + f[rs3]\n// Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [

# Fix Python comments in FNMADD.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = -(f[rs1] * f[rs2]) - f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
+    "pseudocode": "f[rd] = -(f[rs1] * f[rs2]) - f[rs3]\n// Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [

# Fix Python comments in FADD.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = f[rs1] + f[rs2]\n# IEEE 754 quad-precision addition\nfflags updated",
+    "pseudocode": "f[rd] = f[rs1] + f[rs2]\n// IEEE 754 quad-precision addition\nfflags updated",
     "encodingFields": [

# Fix Python comments in FSUB.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = f[rs1] - f[rs2]\n# IEEE 754 quad-precision subtraction\nfflags updated",
+    "pseudocode": "f[rd] = f[rs1] - f[rs2]\n// IEEE 754 quad-precision subtraction\nfflags updated",
     "encodingFields": [

# Fix Python comments in FMUL.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = f[rs1] * f[rs2]\n# IEEE 754 quad-precision multiplication\nfflags updated",
+    "pseudocode": "f[rd] = f[rs1] * f[rs2]\n// IEEE 754 quad-precision multiplication\nfflags updated",
     "encodingFields": [

# Fix Python comments in FDIV.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = f[rs1] / f[rs2]\n# IEEE 754 quad-precision division\nfflags updated",
+    "pseudocode": "f[rd] = f[rs1] / f[rs2]\n// IEEE 754 quad-precision division\nfflags updated",
     "encodingFields": [

# Fix Python comments in FSQRT.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = sqrt(f[rs1])\n# IEEE 754 quad-precision square root\nfflags updated",
+    "pseudocode": "f[rd] = sqrt(f[rs1])\n// IEEE 754 quad-precision square root\nfflags updated",
     "encodingFields": [

# Fix Python comments in FSGNJ.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = {f[rs2][127], f[rs1][126:0]}\n# Copy sign from rs2, magnitude from rs1",
+    "pseudocode": "f[rd] = {f[rs2][127], f[rs1][126:0]}\n// Copy sign from rs2, magnitude from rs1",
     "encodingFields": [

# Fix Python comments in FSGNJN.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = {~f[rs2][127], f[rs1][126:0]}\n# Copy inverted sign from rs2, magnitude from rs1",
+    "pseudocode": "f[rd] = {~f[rs2][127], f[rs1][126:0]}\n// Copy inverted sign from rs2, magnitude from rs1",
     "encodingFields": [

# Fix Python comments in FSGNJX.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = {f[rs1][127] ^ f[rs2][127], f[rs1][126:0]}\n# XOR signs, magnitude from rs1",
+    "pseudocode": "f[rd] = {f[rs1][127] ^ f[rs2][127], f[rs1][126:0]}\n// XOR signs, magnitude from rs1",
     "encodingFields": [

# Fix Python comments in FMIN.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "if (f[rs1] < f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n# Handle NaN, -0/+0 per IEEE 754;\n}",
+    "pseudocode": "if (f[rs1] < f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n// Handle NaN, -0/+0 per IEEE 754;\n}",
     "encodingFields": [

# Fix Python comments in FMAX.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "if (f[rs1] > f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n# Handle NaN, -0/+0 per IEEE 754;\n}",
+    "pseudocode": "if (f[rs1] > f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n// Handle NaN, -0/+0 per IEEE 754;\n}",
     "encodingFields": [

# Fix Python comments in FCVT.S.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = convert_q_to_s(f[rs1], rounding_mode)\n# Quad to single conversion with rounding\nfflags updated",
+    "pseudocode": "f[rd] = convert_q_to_s(f[rs1], rounding_mode)\n// Quad to single conversion with rounding\nfflags updated",
     "encodingFields": [

# Fix Python comments in FCVT.Q.S (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = convert_s_to_q(f[rs1])\n# Single to quad conversion (exact)\nfflags updated",
+    "pseudocode": "f[rd] = convert_s_to_q(f[rs1])\n// Single to quad conversion (exact)\nfflags updated",
     "encodingFields": [

# Fix Python comments in FCVT.D.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = convert_q_to_d(f[rs1], rounding_mode)\n# Quad to double conversion with rounding\nfflags updated",
+    "pseudocode": "f[rd] = convert_q_to_d(f[rs1], rounding_mode)\n// Quad to double conversion with rounding\nfflags updated",
     "encodingFields": [

# Fix Python comments in FCVT.Q.D (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "f[rd] = convert_d_to_q(f[rs1])\n# Double to quad conversion (exact)\nfflags updated",
+    "pseudocode": "f[rd] = convert_d_to_q(f[rs1])\n// Double to quad conversion (exact)\nfflags updated",
     "encodingFields": [

# Fix Python comments in FEQ.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "if (f[rs1] == f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
+    "pseudocode": "if (f[rs1] == f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n// Quiet comparison, signals only for signaling NaN;\n}",
     "encodingFields": [

# Fix Python comments in FLT.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "if (f[rs1] < f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
+    "pseudocode": "if (f[rs1] < f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n// Quiet comparison, signals only for signaling NaN;\n}",
     "encodingFields": [

# Fix Python comments in FLE.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "if (f[rs1] <= f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
+    "pseudocode": "if (f[rs1] <= f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n// Quiet comparison, signals only for signaling NaN;\n}",
     "encodingFields": [

# Fix Python comments in FCLASS.Q (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "rd = classify_fp128(f[rs1])\n# Returns 10-bit mask indicating FP class\n# Bit 0: -inf, 1: -normal, 2: -subnormal, 3: -0\n# Bit 4: +0, 5: +subnormal, 6: +normal, 7: +inf\n# Bit 8: signaling NaN, 9: quiet NaN",
+    "pseudocode": "rd = classify_fp128(f[rs1])\n// Returns 10-bit mask indicating FP class\n// Bit 0: -inf, 1: -normal, 2: -subnormal, 3: -0\n// Bit 4: +0, 5: +subnormal, 6: +normal, 7: +inf\n// Bit 8: signaling NaN, 9: quiet NaN",
     "encodingFields": [

# Fix Python comments in FCVT.Q.W (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "val = sext32(rs1[31:0])\nf[rd] = convert_to_float128(val)\n# Exact conversion",
+    "pseudocode": "val = sext32(rs1[31:0])\nf[rd] = convert_to_float128(val)\n// Exact conversion",
     "encodingFields": [

# Fix Python comments in FCVT.Q.WU (RV32Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32Q",
-    "pseudocode": "# No operation\nPC = PC + 2",
+    "pseudocode": "// No operation\nPC = PC + 2",
     "encodingFields": [

# Fix Python comments in FCVT.Q.L (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "val = rs1  # Signed 64-bit\nf[rd] = convert_to_float128(val, rounding_mode)\nfflags updated",
+    "pseudocode": "val = rs1;\n    // Signed 64-bit\nf[rd] = convert_to_float128(val, rounding_mode)\nfflags updated",
     "encodingFields": [

# Fix Python comments in FCVT.Q.LU (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "val = unsigned(rs1)  # Unsigned 64-bit\nf[rd] = convert_to_float128(val, rounding_mode)\nfflags updated",
+    "pseudocode": "val = unsigned(rs1);\n    // Unsigned 64-bit\nf[rd] = convert_to_float128(val, rounding_mode)\nfflags updated",
     "encodingFields": [

# Fix Python comments in FLQ (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "addr = rs1 + offset\nf[rd] = M[addr:addr+15]  # Load 16 bytes (128 bits)",
+    "pseudocode": "addr = rs1 + offset\nf[rd] = M[addr:addr+15];\n    // Load 16 bytes (128 bits)",
     "encodingFields": [

# Fix Python comments in FSQ (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "addr = rs1 + offset\nM[addr:addr+15] = f[rs2]  # Store 16 bytes (128 bits)",
+    "pseudocode": "addr = rs1 + offset\nM[addr:addr+15] = f[rs2];\n    // Store 16 bytes (128 bits)",
     "encodingFields": [

# Fix Python comments in FMADD.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = (f[rs1] * f[rs2]) + f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
+    "pseudocode": "f[rd] = (f[rs1] * f[rs2]) + f[rs3]\n// Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [

# Fix Python comments in FMSUB.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = (f[rs1] * f[rs2]) - f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
+    "pseudocode": "f[rd] = (f[rs1] * f[rs2]) - f[rs3]\n// Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [

# Fix Python comments in FNMSUB.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = -(f[rs1] * f[rs2]) + f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
+    "pseudocode": "f[rd] = -(f[rs1] * f[rs2]) + f[rs3]\n// Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [

# Fix Python comments in FNMADD.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = -(f[rs1] * f[rs2]) - f[rs3]\n# Single rounding, follows IEEE 754 quad-precision\nfflags updated",
+    "pseudocode": "f[rd] = -(f[rs1] * f[rs2]) - f[rs3]\n// Single rounding, follows IEEE 754 quad-precision\nfflags updated",
     "encodingFields": [

# Fix Python comments in FADD.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = f[rs1] + f[rs2]\n# IEEE 754 quad-precision addition\nfflags updated",
+    "pseudocode": "f[rd] = f[rs1] + f[rs2]\n// IEEE 754 quad-precision addition\nfflags updated",
     "encodingFields": [

# Fix Python comments in FSUB.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = f[rs1] - f[rs2]\n# IEEE 754 quad-precision subtraction\nfflags updated",
+    "pseudocode": "f[rd] = f[rs1] - f[rs2]\n// IEEE 754 quad-precision subtraction\nfflags updated",
     "encodingFields": [

# Fix Python comments in FMUL.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = f[rs1] * f[rs2]\n# IEEE 754 quad-precision multiplication\nfflags updated",
+    "pseudocode": "f[rd] = f[rs1] * f[rs2]\n// IEEE 754 quad-precision multiplication\nfflags updated",
     "encodingFields": [

# Fix Python comments in FDIV.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = f[rs1] / f[rs2]\n# IEEE 754 quad-precision division\nfflags updated",
+    "pseudocode": "f[rd] = f[rs1] / f[rs2]\n// IEEE 754 quad-precision division\nfflags updated",
     "encodingFields": [

# Fix Python comments in FSQRT.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = sqrt(f[rs1])\n# IEEE 754 quad-precision square root\nfflags updated",
+    "pseudocode": "f[rd] = sqrt(f[rs1])\n// IEEE 754 quad-precision square root\nfflags updated",
     "encodingFields": [

# Fix Python comments in FSGNJ.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = {f[rs2][127], f[rs1][126:0]}\n# Copy sign from rs2, magnitude from rs1",
+    "pseudocode": "f[rd] = {f[rs2][127], f[rs1][126:0]}\n// Copy sign from rs2, magnitude from rs1",
     "encodingFields": [

# Fix Python comments in FSGNJN.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = {~f[rs2][127], f[rs1][126:0]}\n# Copy inverted sign from rs2, magnitude from rs1",
+    "pseudocode": "f[rd] = {~f[rs2][127], f[rs1][126:0]}\n// Copy inverted sign from rs2, magnitude from rs1",
     "encodingFields": [

# Fix Python comments in FSGNJX.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = {f[rs1][127] ^ f[rs2][127], f[rs1][126:0]}\n# XOR signs, magnitude from rs1",
+    "pseudocode": "f[rd] = {f[rs1][127] ^ f[rs2][127], f[rs1][126:0]}\n// XOR signs, magnitude from rs1",
     "encodingFields": [

# Fix Python comments in FMIN.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "if (f[rs1] < f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n# Handle NaN, -0/+0 per IEEE 754;\n}",
+    "pseudocode": "if (f[rs1] < f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n// Handle NaN, -0/+0 per IEEE 754;\n}",
     "encodingFields": [

# Fix Python comments in FMAX.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "if (f[rs1] > f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n# Handle NaN, -0/+0 per IEEE 754;\n}",
+    "pseudocode": "if (f[rs1] > f[rs2]) {\n    f[rd] = f[rs1];\n} else {\n    f[rd] = f[rs2];\n// Handle NaN, -0/+0 per IEEE 754;\n}",
     "encodingFields": [

# Fix Python comments in FCVT.S.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = convert_q_to_s(f[rs1], rounding_mode)\n# Quad to single conversion with rounding\nfflags updated",
+    "pseudocode": "f[rd] = convert_q_to_s(f[rs1], rounding_mode)\n// Quad to single conversion with rounding\nfflags updated",
     "encodingFields": [

# Fix Python comments in FCVT.Q.S (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = convert_s_to_q(f[rs1])\n# Single to quad conversion (exact)\nfflags updated",
+    "pseudocode": "f[rd] = convert_s_to_q(f[rs1])\n// Single to quad conversion (exact)\nfflags updated",
     "encodingFields": [

# Fix Python comments in FCVT.D.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = convert_q_to_d(f[rs1], rounding_mode)\n# Quad to double conversion with rounding\nfflags updated",
+    "pseudocode": "f[rd] = convert_q_to_d(f[rs1], rounding_mode)\n// Quad to double conversion with rounding\nfflags updated",
     "encodingFields": [

# Fix Python comments in FCVT.Q.D (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "f[rd] = convert_d_to_q(f[rs1])\n# Double to quad conversion (exact)\nfflags updated",
+    "pseudocode": "f[rd] = convert_d_to_q(f[rs1])\n// Double to quad conversion (exact)\nfflags updated",
     "encodingFields": [

# Fix Python comments in FEQ.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "if (f[rs1] == f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
+    "pseudocode": "if (f[rs1] == f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n// Quiet comparison, signals only for signaling NaN;\n}",
     "encodingFields": [

# Fix Python comments in FLT.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "if (f[rs1] < f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
+    "pseudocode": "if (f[rs1] < f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n// Quiet comparison, signals only for signaling NaN;\n}",
     "encodingFields": [

# Fix Python comments in FLE.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "if (f[rs1] <= f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n# Quiet comparison, signals only for signaling NaN;\n}",
+    "pseudocode": "if (f[rs1] <= f[rs2]) {\n    rd = 1;\n} else {\n    rd = 0;\n// Quiet comparison, signals only for signaling NaN;\n}",
     "encodingFields": [

# Fix Python comments in FCLASS.Q (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "rd = classify_fp128(f[rs1])\n# Returns 10-bit mask indicating FP class\n# Bit 0: -inf, 1: -normal, 2: -subnormal, 3: -0\n# Bit 4: +0, 5: +subnormal, 6: +normal, 7: +inf\n# Bit 8: signaling NaN, 9: quiet NaN",
+    "pseudocode": "rd = classify_fp128(f[rs1])\n// Returns 10-bit mask indicating FP class\n// Bit 0: -inf, 1: -normal, 2: -subnormal, 3: -0\n// Bit 4: +0, 5: +subnormal, 6: +normal, 7: +inf\n// Bit 8: signaling NaN, 9: quiet NaN",
     "encodingFields": [

# Fix Python comments in FCVT.Q.W (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "val = sext32(rs1[31:0])\nf[rd] = convert_to_float128(val)\n# Exact conversion",
+    "pseudocode": "val = sext32(rs1[31:0])\nf[rd] = convert_to_float128(val)\n// Exact conversion",
     "encodingFields": [

# Fix Python comments in FCVT.Q.WU (RV64Q)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64Q",
-    "pseudocode": "# No operation\nPC = PC + 2",
+    "pseudocode": "// No operation\nPC = PC + 2",
     "encodingFields": [

# Fix malformed loop in VMSBF.M (RV32V)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32V",
-    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i < first) ? 1 : 0;\n    }\n}\n}",
+    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break;\n    }\n}\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i < first) ? 1 : 0;\n    }\n}",
     "encodingFields": [

# Fix malformed loop in VMSOF.M (RV32V)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32V",
-    "pseudocode": "first = -1;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i == first) ? 1 : 0;\n    }\n}\n}",
+    "pseudocode": "first = -1;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break;\n    }\n}\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i == first) ? 1 : 0;\n    }\n}",
     "encodingFields": [

# Fix malformed loop in VMSIF.M (RV32V)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV32V",
-    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i <= first) ? 1 : 0;\n    }\n}\n}",
+    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break;\n    }\n}\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i <= first) ? 1 : 0;\n    }\n}",
     "encodingFields": [

# Fix malformed loop in VMSBF.M (RV64V)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64V",
-    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i < first) ? 1 : 0;\n    }\n}\n}",
+    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break;\n    }\n}\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i < first) ? 1 : 0;\n    }\n}",
     "encodingFields": [

# Fix malformed loop in VMSOF.M (RV64V)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64V",
-    "pseudocode": "first = -1;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i == first) ? 1 : 0;\n    }\n}\n}",
+    "pseudocode": "first = -1;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break;\n    }\n}\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i == first) ? 1 : 0;\n    }\n}",
     "encodingFields": [

# Fix malformed loop in VMSIF.M (RV64V)
@@ -XXXX,X +XXXX,X @@
     "extension": "RV64V",
-    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break\n    }\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i <= first) ? 1 : 0;\n    }\n}\n}",
+    "pseudocode": "first = vl;\nfor (i = 0; i < vl; i++) {\n    if (vs2[i]) {\n        first = i;\n        break;\n    }\n}\nfor (i = 0; i < vl; i++) {\n    if (vm[i] || no_mask) {\n        vd[i] = (i <= first) ? 1 : 0;\n    }\n}",
     "encodingFields": [

