module sr_ff_sync_reset ( input clk, input rst, S, R,output reg Q,output Qbar);
    always @(posedge clk) begin
        if (rst)
            Q <= 0;
        else begin
            case ({S, R})
                2'b00: Q <= Q;
                2'b01: Q <= 0;
                2'b10: Q <= 1;
                2'b11: Q <= 1'bx;
            endcase
        end
    end

    assign Qbar = ~Q;
endmodule

