Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May  6 14:48:52 2025
| Host         : vj5PC14 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_12_2_wrapper_methodology_drc_routed.rpt -pb design_12_2_wrapper_methodology_drc_routed.pb -rpx design_12_2_wrapper_methodology_drc_routed.rpx
| Design       : design_12_2_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 131
+-----------+------------------+------------------------------+--------+
| Rule      | Severity         | Description                  | Checks |
+-----------+------------------+------------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 128    |
| LUTAR-1   | Warning          | LUT drives async reset alert | 3      |
+-----------+------------------+------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_3_3/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_3_3/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_3_3/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_0_255_3_3/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_0_0/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_0_0/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_0_0/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_0_0/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_2_2/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_2_2/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_2_2/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_2_2/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_3_3/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_3_3/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_3_3/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_256_511_3_3/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_1_1/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_1_1/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_1_1/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_1_1/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_2_2/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_2_2/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_2_2/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_2_2/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_3_3/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_3_3/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_3_3/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_512_767_3_3/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_0_0/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_0_0/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_0_0/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_0_0/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_2_2/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_2_2/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_2_2/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_2_2/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_3_3/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_3_3/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_3_3/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_0/inst/ram1_i/mem_reg_768_1023_3_3/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_0_0/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_1_1/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_2_2/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_3_3/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_3_3/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_3_3/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_0_255_3_3/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_0_0/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_0_0/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_0_0/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_0_0/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_1_1/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_2_2/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_2_2/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_2_2/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_2_2/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_3_3/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_3_3/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_3_3/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_256_511_3_3/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_0_0/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_1_1/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_2_2/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_2_2/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_2_2/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_2_2/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_3_3/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_3_3/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_3_3/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_512_767_3_3/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_0_0/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_0_0/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_0_0/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_0_0/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_1_1/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_2_2/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_2_2/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_2_2/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_2_2/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_3_3/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_3_3/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_3_3/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin design_12_2_i/ram_dp1_1Kx4_1/inst/ram1_i/mem_reg_768_1023_3_3/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
design_12_2_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


