$date
	Wed Aug  7 15:44:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FullAdder_tb $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module l $end
$var wire 1 # cin $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var reg 1 " cout $end
$var reg 1 ! s $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#20
1!
1%
b1 &
#40
1$
0%
b10 &
#60
1"
0!
1%
b11 &
#80
0"
1!
1#
0$
0%
b100 &
#100
1"
0!
1%
b101 &
#120
1$
0%
b110 &
#140
1!
1%
b111 &
#160
b1000 &
