
  <style>
    #teroshdl h1,#teroshdl h2,#teroshdl h3,#teroshdl table, #teroshdl svg {margin-left:2.5%;width:60%}
    code {color:#545253;}
    #teroshdl {color:black;}
    div.templateTerosHDL { background-color: white;position:absolute; }
    #teroshdl td,#teroshdl th,#teroshdl h1,#teroshdl h2,#teroshdl h3 {color: black;}
    #teroshdl h1,#teroshdl h2 {font-weight:bold}
    #teroshdl tr:hover {background-color: #ddd;}
    #teroshdl td, #teroshdl th {
      border: 1px solid grey;
    }
    #teroshdl p {color:black;}
    #teroshdl p {margin-left:2.5%;}
    #teroshdl th { background-color: #ffd78c;}
    #teroshdl tr:nth-child(even){background-color: #f2f2f2;}
  </style>
  <div id="teroshdl" class='templateTerosHDL' style="overflow-y:auto;height:100%;width:100%">
<p>&nbsp;&nbsp;</p><h1 id="entity-delay_line">Entity: delay_line</h1><ul>
<li><strong>File:</strong> delay_line.vhd</li>
<li><strong>Author:</strong> Imants Pulkstenis</li>
<li><strong>Version:</strong> B</li>
<li><strong>Date:</strong> 17.03.2020</li>
<li><strong>Copyright:</strong> Copyright (c) 2021 Imants Pulkstenis</li>
</ul><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 541.6666666666666 90"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="135,0 150,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="256.66666666666663" height="50" fill="black" x="150" y="0"></rect><rect id="SvgjsRect1007" width="252.66666666666663" height="45" fill="#bdecb6" x="152" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="130" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="130" svgjs:data="{&quot;newLined&quot;:true}">   INTEGER </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="165" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="165" svgjs:data="{&quot;newLined&quot;:true}">   g_DL_ELEMENT_COUNT </tspan></text><line id="SvgjsLine1012" x1="135" y1="15" x2="150" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="130" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="130" svgjs:data="{&quot;newLined&quot;:true}">   STRING </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="165" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="165" svgjs:data="{&quot;newLined&quot;:true}">   g_LOCATION </tspan></text><line id="SvgjsLine1017" x1="135" y1="35" x2="150" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1018" width="256.66666666666663" height="30" fill="black" x="150" y="55"></rect><rect id="SvgjsRect1019" width="252.66666666666663" height="25" fill="#fdfd96" x="152" y="57"></rect><text id="SvgjsText1020" font-family="Helvetica" x="130" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="130" svgjs:data="{&quot;newLined&quot;:true}">   STD_LOGIC </tspan></text><text id="SvgjsText1022" font-family="Helvetica" x="165" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1023" dy="26" x="165" svgjs:data="{&quot;newLined&quot;:true}">   TriggerIn </tspan></text><line id="SvgjsLine1024" x1="135" y1="70" x2="150" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1025" font-family="Helvetica" x="426.66666666666663" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="426.66666666666663" svgjs:data="{&quot;newLined&quot;:true}">   STD_LOGIC </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="391.66666666666663" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="391.66666666666663" svgjs:data="{&quot;newLined&quot;:true}">   LoopOut </tspan></text><line id="SvgjsLine1029" x1="406.66666666666663" y1="70" x2="421.66666666666663" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><p>Project name: <strong>Delay line</strong><br />
 Module name: <strong>Delay line module</strong> <br />
Delay line module for Xilinx 7 series. Its length can be configurable from the top module.<br />
 The Delay line consists of MUXes(CARRY4 primitives) and D flip Flops at the output.</p>
<hr />
<p><strong><em>CARRY4</em></strong> (description from <em>Xilinx 7 Series FPGA Libraries Guide for HDL Designs</em>)<br />
 Primitive: Fast Carry Logic with Look Ahead<br />
     <strong>Introduction</strong><br />
 This circuit design represents the fast carry logic for a slice. The carry chain consists of a series of four MUXes<br />
 and four XORs that connect to the other logic (LUTs) in the slice via dedicated routes to form more complex<br />
 functions. The fast carry logic is useful for building arithmetic functions like adders, counters, subtractors and<br />
 add/subs, as well as such other logic functions as wide comparators, address decoders, and some logic gates<br />
 (specifically, AND and OR).<br />
    <strong>Port Descriptions</strong></p>
<pre><code>      |  Port  | Direction | Width |                  Function                  |
      | ------ | --------- | ----- | ------------------------------------------ |
      | O      | Output    | 4     | Carry chain XOR general data out           |
      | CO     | Output    | 4     | Carry-out of each stage of the carry chain |
      | DI     | Input     | 4     | Carry-MUX data input                       |
      | S      | Input     | 4     | Carry-MUX select line                      |
      | CYINIT | Input     | 1     | Carry-in initialization input              |
      | CI     | Input     | 1     | Carry cascade input                        |</code></pre>
<hr />
<p><strong>Revision:</strong><br />
 A - initial design<br />
 B - Long delay line test without D-Flip-Flops<br />
 C - </p>
<hr /><h2 id="generics-and-ports">Generics and ports</h2>
<h3 id="table-11-generics">Table 1.1 Generics</h3>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>g_DL_ELEMENT_COUNT</td>
<td>INTEGER</td>
<td>16</td>
<td>Count of delay elements in the module. Four delay elements are in one CARRY4 primitive. The minimal number of CARRY4 blocks are 2, e.i. minimal delay element count are 2*4=8.</td>
</tr>
<tr>
<td>g_LOCATION</td>
<td>STRING</td>
<td>"SLICE_X1Y1"</td>
<td>Location of the first CARRY4 block</td>
</tr>
</tbody>
</table>
<h3 id="table-12-ports">Table 1.2 Ports</h3>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TriggerIn</td>
<td>in</td>
<td>STD_LOGIC</td>
<td>Input of delay line</td>
</tr>
<tr>
<td>LoopOut</td>
<td>out</td>
<td>STD_LOGIC</td>
<td>Output of delay line</td>
</tr>
</tbody>
</table><h2 id="signals-constants-and-types">Signals, constants and types</h2>
<h3 id="signals">Signals</h3>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CO</td>
<td>STD_LOGIC_VECTOR(g_DL_ELEMENT_COUNT - 1 DOWNTO 0)</td>
<td>CO vector from Carry-out of each stage of the carry chain</td>
</tr>
</tbody>
</table><h2 id="instantiations">Instantiations</h2>
<ul>
<li><p><strong>CARRY4_first</strong>: CARRY4</p></li>
<li><p><strong>CARRY4_last</strong>: CARRY4<br />
CARRY4: Fast Carry Logic Component</p></li>
</ul><br><br><br><br><br><br>