# Mon May  4 22:45:47 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2737R, Built Jan 20 2020 09:12:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

Reading constraint file: E:\Github_Repos\FIFO_CDC\FIFO_CDC\designer\FIFO_CDC_test\synthesis.fdc
@L: E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_scck.rpt 
Printing clock  summary report in "E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 129MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist FIFO_CDC_test 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 161MB peak: 161MB)

@W: MT686 :"e:/github_repos/fifo_cdc/fifo_cdc/designer/fifo_cdc_test/synthesis.fdc":8:0:8:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 
@W: MT686 :"e:/github_repos/fifo_cdc/fifo_cdc/designer/fifo_cdc_test/synthesis.fdc":9:0:9:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 


Clock Summary
******************

          Start                                         Requested     Requested     Clock                                                          Clock                Clock
Level     Clock                                         Frequency     Period        Type                                                           Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                       default_clkgroup     0    
1 .         FCCC_C0_0/FCCC_C0_0/GL0                     125.0 MHz     8.000         generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     175  
1 .         FCCC_C0_0/FCCC_C0_0/GL1                     100.0 MHz     10.000        generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     143  
                                                                                                                                                                             
0 -       System                                        100.0 MHz     10.000        system                                                         system_clkgroup      0    
=============================================================================================================================================================================



Clock Load Summary
***********************

                                              Clock     Source                                                        Clock Pin                    Non-clock Pin     Non-clock Pin                       
Clock                                         Load      Pin                                                           Seq Example                  Seq Example       Comb Example                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     0         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     -                            -                 -                                   
FCCC_C0_0/FCCC_C0_0/GL0                       175       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                         fifo_write_test_0.W_EN.C     -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)
FCCC_C0_0/FCCC_C0_0/GL1                       143       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1(CCC)                         fifo_read_test_0.R_EN.C      -                 FCCC_C0_0.FCCC_C0_0.GL1_INST.I(BUFG)
                                                                                                                                                                                                         
System                                        0         -                                                             -                            -                 -                                   
=========================================================================================================================================================================================================

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 162MB)

Encoding state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test))
original code -> new code
   0000000000000000000000000000000 -> 00
   0000000000000000000000000000001 -> 01
   0000000000000000000000000000010 -> 10
   0000000000000000000000000000011 -> 11
@N: MO225 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd":106:8:106:9|There are no possible illegal states for state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 162MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 163MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 81MB peak: 164MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May  4 22:45:49 2020

###########################################################]
