#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun 16 14:11:42 2022
# Process ID: 1636939
# Current directory: /mnt/AA50F1DA50F1AD67/ASPLOS22/baseline/logging/TATP
# Command line: vivado
# Log file: /mnt/AA50F1DA50F1AD67/ASPLOS22/baseline/logging/TATP/vivado.log
# Journal file: /mnt/AA50F1DA50F1AD67/ASPLOS22/baseline/logging/TATP/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/AA50F1DA50F1AD67/Pmem-spec/NearPM/ip_repo/multi_thread/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/AA50F1DA50F1AD67/NDP-vivado-new/ip_repo/AXI_Lite_slave_plug_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 6833.953 ; gain = 761.430 ; free physical = 16943 ; free virtual = 28174
open_bd_design {/mnt/AA50F1DA50F1AD67/Pmem-spec/NearPM/ip_repo/multi_thread/project_1/project_1.srcs/sources_1/bd/design_5/design_5.bd}
Adding cell -- user.org:user:AXI_Lite_slave_plug:1.0 - AXI_Lite_slave_plug_1
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_2
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_3
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_4
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_5
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_6
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_7
Adding cell -- xilinx.com:module_ref:combile:1.0 - combile_0
Adding cell -- xilinx.com:module_ref:combile:1.0 - combile_1
Adding cell -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding cell -- xilinx.com:module_ref:gate_axi:1.0 - gate_axi_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:ila:6.2 - ila_3
INFO: [xilinx.com:ip:ila:6.2-6] /ila_3: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:module_ref:pmunit_multidimm:1.0 - pmunit_multidimm_0
Adding cell -- xilinx.com:module_ref:pmunit_multidimm:1.0 - pmunit_multidimm_1
Adding cell -- xilinx.com:module_ref:pmunit_multidimm:1.0 - pmunit_multidimm_2
Adding cell -- xilinx.com:module_ref:pmunit_multidimm:1.0 - pmunit_multidimm_3
Adding cell -- xilinx.com:module_ref:pmunit_multidimm:1.0 - pmunit_multidimm_4
Adding cell -- xilinx.com:module_ref:pmunit_multidimm:1.0 - pmunit_multidimm_5
Adding cell -- xilinx.com:module_ref:pmunit_multidimm:1.0 - pmunit_multidimm_6
Adding cell -- xilinx.com:module_ref:pmunit_multidimm:1.0 - pmunit_multidimm_7
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_2
Adding cell -- xilinx.com:module_ref:split:1.0 - split_0
Adding cell -- xilinx.com:module_ref:split:1.0 - split_1
Adding cell -- xilinx.com:module_ref:split:1.0 - split_3
Adding cell -- xilinx.com:module_ref:split:1.0 - split_4
Adding cell -- xilinx.com:module_ref:split:1.0 - split_5
Adding cell -- xilinx.com:module_ref:split:1.0 - split_6
Adding cell -- xilinx.com:module_ref:split_com_arbitter:1.0 - split_com_arbitter_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xdma:4.1 - xdma_0
Adding cell -- xilinx.com:module_ref:multi_thread_command_split:1.0 - multi_thread_command_0
Adding cell -- xilinx.com:module_ref:addrmonitor:1.0 - addrmonitor_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:ila:6.2 - ila_2
INFO: [xilinx.com:ip:ila:6.2-6] /ila_2: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:module_ref:dimm_scheduler:1.0 - dimm_scheduler_0
Adding cell -- xilinx.com:module_ref:dimm_scheduler:1.0 - dimm_scheduler_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /ddr4_0/addn_ui_clkout1(clk) and /gate_axi_0/clk_dest(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ddr4_0/addn_ui_clkout1(clk) and /addrmonitor_0/clkmemops(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ddr4_0/c0_ddr4_ui_clk(clk) and /gate_axi_0/clk_src(undef)
Successfully read diagram <design_5> from BD file </mnt/AA50F1DA50F1AD67/Pmem-spec/NearPM/ip_repo/multi_thread/project_1/project_1.srcs/sources_1/bd/design_5/design_5.bd>
open_bd_design: Time (s): cpu = 00:05:22 ; elapsed = 00:00:26 . Memory (MB): peak = 9358.195 ; gain = 864.434 ; free physical = 16791 ; free virtual = 28099
update_compile_order -fileset sources_1
