---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-mipstargetmachine-cpp-/mipspassconfig
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `MipsPassConfig` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

<a href="/docs/api/namespaces/llvm/mips">Mips</a> Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="#details">More...</a>

## Declaration

<CodeBlock>class anonymous_namespace{MipsTargetMachine.cpp}::MipsPassConfig</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetpassconfig">TargetPassConfig</a></>}>
Target-Independent Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="/docs/api/classes/llvm/targetpassconfig/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a36a2cf91d517778b7b0f76b10b59ff94">MipsPassConfig</a> (MipsTargetMachine &amp;TM, PassManagerBase &amp;PM)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1dbcaee24ee92ec766c2efdaca8b9153">addGlobalInstructionSelect</a> () override</>}>
This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes. <a href="#a1dbcaee24ee92ec766c2efdaca8b9153">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa005d7ea017ca1a8c84366e5bda1896a">addInstSelector</a> () override</>}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions. <a href="#aa005d7ea017ca1a8c84366e5bda1896a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a44178169679e67d7432253990a939048">addIRPasses</a> () override</>}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization. <a href="#a44178169679e67d7432253990a939048">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3450148cb674d90fdcf40948020c1790">addIRTranslator</a> () override</>}>
This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes. <a href="#a3450148cb674d90fdcf40948020c1790">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae498e4329068e6cfe5b7158ff27f1854">addLegalizeMachineIR</a> () override</>}>
This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target. <a href="#ae498e4329068e6cfe5b7158ff27f1854">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a7af6f591a025bde7cd9641905e69c620">addPreEmitPass</a> () override</>}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted. <a href="#a7af6f591a025bde7cd9641905e69c620">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a3c8c48a49b2eb5ce4125572cc453f3a4">addPreLegalizeMachineIR</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before legalization. <a href="#a3c8c48a49b2eb5ce4125572cc453f3a4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac687dca3e9e98d5e226ea8e688c63429">addPreRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before register allocation. <a href="#ac687dca3e9e98d5e226ea8e688c63429">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a36dab309b3e0cd2ae3529db2667dd98d">addPreRegBankSelect</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before the register bank selection. <a href="#a36dab309b3e0cd2ae3529db2667dd98d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a410a137f3eb4749a9edca07f3668335d">addRegBankSelect</a> () override</>}>
This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks. <a href="#a410a137f3eb4749a9edca07f3668335d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/cseconfigbase">CSEConfigBase</a> &gt;</>}
  name={<><a href="#a982a297b828684b57e0e0c256d78868b">getCSEConfig</a> () const override</>}>
Returns the CSEConfig object to use for the current optimization level. <a href="#a982a297b828684b57e0e0c256d78868b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mipssubtarget">MipsSubtarget</a> &amp;</>}
  name={<><a href="#a6a40223102a2a2ffe439fbd3d6f60ea4">getMipsSubtarget</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mipstargetmachine">MipsTargetMachine</a> &amp;</>}
  name={<><a href="#a03bcc70174be6bd83646005b9c11187c">getMipsTargetMachine</a> () const</>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

<a href="/docs/api/namespaces/llvm/mips">Mips</a> Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options.

Definition at line 227 of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.

<SectionDefinition>

## Public Constructors

### MipsPassConfig() {#a36a2cf91d517778b7b0f76b10b59ff94}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;MipsTargetMachine.cpp&#125;::MipsPassConfig::MipsPassConfig (<a href="/docs/api/classes/llvm/mipstargetmachine">MipsTargetMachine</a> &amp; TM, <a href="/docs/api/classes/llvm/legacy/passmanagerbase">PassManagerBase</a> &amp; PM)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00229">229</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addGlobalInstructionSelect() {#a1dbcaee24ee92ec766c2efdaca8b9153}

<MemberDefinition
  prototype="bool MipsPassConfig::addGlobalInstructionSelect ()"
  labels = {["virtual"]}>
This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00255">255</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

### addInstSelector() {#aa005d7ea017ca1a8c84366e5bda1896a}

<MemberDefinition
  prototype="bool MipsPassConfig::addInstSelector ()"
  labels = {["virtual"]}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00247">247</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

### addIRPasses() {#a44178169679e67d7432253990a939048}

<MemberDefinition
  prototype="void MipsPassConfig::addIRPasses ()"
  labels = {["virtual"]}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00246">246</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

### addIRTranslator() {#a3450148cb674d90fdcf40948020c1790}

<MemberDefinition
  prototype="bool MipsPassConfig::addIRTranslator ()"
  labels = {["virtual"]}>
This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00250">250</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

### addLegalizeMachineIR() {#ae498e4329068e6cfe5b7158ff27f1854}

<MemberDefinition
  prototype="bool MipsPassConfig::addLegalizeMachineIR ()"
  labels = {["virtual"]}>
This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00252">252</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

### addPreEmitPass() {#a7af6f591a025bde7cd9641905e69c620}

<MemberDefinition
  prototype="void MipsPassConfig::addPreEmitPass ()"
  labels = {["virtual"]}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00248">248</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

### addPreLegalizeMachineIR() {#a3c8c48a49b2eb5ce4125572cc453f3a4}

<MemberDefinition
  prototype="void MipsPassConfig::addPreLegalizeMachineIR ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before legalization.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00251">251</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

### addPreRegAlloc() {#ac687dca3e9e98d5e226ea8e688c63429}

<MemberDefinition
  prototype="void MipsPassConfig::addPreRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before register allocation.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00249">249</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

### addPreRegBankSelect() {#a36dab309b3e0cd2ae3529db2667dd98d}

<MemberDefinition
  prototype="void MipsPassConfig::addPreRegBankSelect ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before the register bank selection.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00253">253</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

### addRegBankSelect() {#a410a137f3eb4749a9edca07f3668335d}

<MemberDefinition
  prototype="bool MipsPassConfig::addRegBankSelect ()"
  labels = {["virtual"]}>
This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00254">254</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

### getCSEConfig() {#a982a297b828684b57e0e0c256d78868b}

<MemberDefinition
  prototype={<>std::unique&#95;ptr&lt; CSEConfigBase &gt; MipsPassConfig::getCSEConfig () const</>}
  labels = {["virtual"]}>
Returns the CSEConfig object to use for the current optimization level.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00257">257</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

### getMipsSubtarget() {#a6a40223102a2a2ffe439fbd3d6f60ea4}

<MemberDefinition
  prototype={<>const MipsSubtarget &amp; anonymous&#95;namespace&#123;MipsTargetMachine.cpp&#125;::MipsPassConfig::getMipsSubtarget () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00242">242</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

### getMipsTargetMachine() {#a03bcc70174be6bd83646005b9c11187c}

<MemberDefinition
  prototype={<>MipsTargetMachine &amp; anonymous&#95;namespace&#123;MipsTargetMachine.cpp&#125;::MipsPassConfig::getMipsTargetMachine () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp/#l00238">238</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/mips/mipstargetmachine-cpp">MipsTargetMachine.cpp</a></li>
</ul>

</DoxygenPage>
