 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
        -capacitance
Design : c499_clk_opFF
Version: E-2010.12-SP1
Date   : Tue Oct 22 00:06:34 2013
****************************************

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: N1 (input port clocked by vclk)
  Endpoint: iDFF_1/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock vclk (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         5.00       5.00 r
  N1 (in)                                            0.00      0.00       5.00 r
  N1 (net)                       1         0.01                0.00       5.00 r
  iDFF_1/d (dff_104)                                           0.00       5.00 r
  iDFF_1/d (net)                           0.01                0.00       5.00 r
  iDFF_1/q_reg/D (DFFPOSX1)                          0.00      0.00       5.00 r
  data arrival time                                                       5.00

  clock clk (rise edge)                                       10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  iDFF_1/q_reg/CLK (DFFPOSX1)                                  0.00      10.00 r
  library setup time                                          -0.20       9.80
  data required time                                                      9.80
  -------------------------------------------------------------------------------
  data required time                                                      9.80
  data arrival time                                                      -5.00
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.80


  Startpoint: N5 (input port clocked by vclk)
  Endpoint: iDFF_2/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock vclk (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         5.00       5.00 r
  N5 (in)                                            0.00      0.00       5.00 r
  N5 (net)                       1         0.01                0.00       5.00 r
  iDFF_2/d (dff_103)                                           0.00       5.00 r
  iDFF_2/d (net)                           0.01                0.00       5.00 r
  iDFF_2/q_reg/D (DFFPOSX1)                          0.00      0.00       5.00 r
  data arrival time                                                       5.00

  clock clk (rise edge)                                       10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  iDFF_2/q_reg/CLK (DFFPOSX1)                                  0.00      10.00 r
  library setup time                                          -0.20       9.80
  data required time                                                      9.80
  -------------------------------------------------------------------------------
  data required time                                                      9.80
  data arrival time                                                      -5.00
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.80


  Startpoint: N9 (input port clocked by vclk)
  Endpoint: iDFF_3/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock vclk (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         5.00       5.00 r
  N9 (in)                                            0.00      0.00       5.00 r
  N9 (net)                       1         0.01                0.00       5.00 r
  iDFF_3/d (dff_102)                                           0.00       5.00 r
  iDFF_3/d (net)                           0.01                0.00       5.00 r
  iDFF_3/q_reg/D (DFFPOSX1)                          0.00      0.00       5.00 r
  data arrival time                                                       5.00

  clock clk (rise edge)                                       10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  iDFF_3/q_reg/CLK (DFFPOSX1)                                  0.00      10.00 r
  library setup time                                          -0.20       9.80
  data required time                                                      9.80
  -------------------------------------------------------------------------------
  data required time                                                      9.80
  data arrival time                                                      -5.00
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.80


  Startpoint: N13 (input port clocked by vclk)
  Endpoint: iDFF_4/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock vclk (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         5.00       5.00 r
  N13 (in)                                           0.00      0.00       5.00 r
  N13 (net)                      1         0.01                0.00       5.00 r
  iDFF_4/d (dff_101)                                           0.00       5.00 r
  iDFF_4/d (net)                           0.01                0.00       5.00 r
  iDFF_4/q_reg/D (DFFPOSX1)                          0.00      0.00       5.00 r
  data arrival time                                                       5.00

  clock clk (rise edge)                                       10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  iDFF_4/q_reg/CLK (DFFPOSX1)                                  0.00      10.00 r
  library setup time                                          -0.20       9.80
  data required time                                                      9.80
  -------------------------------------------------------------------------------
  data required time                                                      9.80
  data arrival time                                                      -5.00
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.80


  Startpoint: N17 (input port clocked by vclk)
  Endpoint: iDFF_5/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock vclk (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         5.00       5.00 r
  N17 (in)                                           0.00      0.00       5.00 r
  N17 (net)                      1         0.01                0.00       5.00 r
  iDFF_5/d (dff_100)                                           0.00       5.00 r
  iDFF_5/d (net)                           0.01                0.00       5.00 r
  iDFF_5/q_reg/D (DFFPOSX1)                          0.00      0.00       5.00 r
  data arrival time                                                       5.00

  clock clk (rise edge)                                       10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  iDFF_5/q_reg/CLK (DFFPOSX1)                                  0.00      10.00 r
  library setup time                                          -0.20       9.80
  data required time                                                      9.80
  -------------------------------------------------------------------------------
  data required time                                                      9.80
  data arrival time                                                      -5.00
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.80


  Startpoint: N21 (input port clocked by vclk)
  Endpoint: iDFF_6/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock vclk (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         5.00       5.00 r
  N21 (in)                                           0.00      0.00       5.00 r
  N21 (net)                      1         0.01                0.00       5.00 r
  iDFF_6/d (dff_99)                                            0.00       5.00 r
  iDFF_6/d (net)                           0.01                0.00       5.00 r
  iDFF_6/q_reg/D (DFFPOSX1)                          0.00      0.00       5.00 r
  data arrival time                                                       5.00

  clock clk (rise edge)                                       10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  iDFF_6/q_reg/CLK (DFFPOSX1)                                  0.00      10.00 r
  library setup time                                          -0.20       9.80
  data required time                                                      9.80
  -------------------------------------------------------------------------------
  data required time                                                      9.80
  data arrival time                                                      -5.00
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.80


  Startpoint: N25 (input port clocked by vclk)
  Endpoint: iDFF_7/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock vclk (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         5.00       5.00 r
  N25 (in)                                           0.00      0.00       5.00 r
  N25 (net)                      1         0.01                0.00       5.00 r
  iDFF_7/d (dff_98)                                            0.00       5.00 r
  iDFF_7/d (net)                           0.01                0.00       5.00 r
  iDFF_7/q_reg/D (DFFPOSX1)                          0.00      0.00       5.00 r
  data arrival time                                                       5.00

  clock clk (rise edge)                                       10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  iDFF_7/q_reg/CLK (DFFPOSX1)                                  0.00      10.00 r
  library setup time                                          -0.20       9.80
  data required time                                                      9.80
  -------------------------------------------------------------------------------
  data required time                                                      9.80
  data arrival time                                                      -5.00
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.80


  Startpoint: N29 (input port clocked by vclk)
  Endpoint: iDFF_8/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock vclk (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         5.00       5.00 r
  N29 (in)                                           0.00      0.00       5.00 r
  N29 (net)                      1         0.01                0.00       5.00 r
  iDFF_8/d (dff_97)                                            0.00       5.00 r
  iDFF_8/d (net)                           0.01                0.00       5.00 r
  iDFF_8/q_reg/D (DFFPOSX1)                          0.00      0.00       5.00 r
  data arrival time                                                       5.00

  clock clk (rise edge)                                       10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  iDFF_8/q_reg/CLK (DFFPOSX1)                                  0.00      10.00 r
  library setup time                                          -0.20       9.80
  data required time                                                      9.80
  -------------------------------------------------------------------------------
  data required time                                                      9.80
  data arrival time                                                      -5.00
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.80


  Startpoint: N33 (input port clocked by vclk)
  Endpoint: iDFF_9/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock vclk (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         5.00       5.00 r
  N33 (in)                                           0.00      0.00       5.00 r
  N33 (net)                      1         0.01                0.00       5.00 r
  iDFF_9/d (dff_96)                                            0.00       5.00 r
  iDFF_9/d (net)                           0.01                0.00       5.00 r
  iDFF_9/q_reg/D (DFFPOSX1)                          0.00      0.00       5.00 r
  data arrival time                                                       5.00

  clock clk (rise edge)                                       10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  iDFF_9/q_reg/CLK (DFFPOSX1)                                  0.00      10.00 r
  library setup time                                          -0.20       9.80
  data required time                                                      9.80
  -------------------------------------------------------------------------------
  data required time                                                      9.80
  data arrival time                                                      -5.00
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.80


  Startpoint: N37 (input port clocked by vclk)
  Endpoint: iDFF_10/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock vclk (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         5.00       5.00 r
  N37 (in)                                           0.00      0.00       5.00 r
  N37 (net)                      1         0.01                0.00       5.00 r
  iDFF_10/d (dff_95)                                           0.00       5.00 r
  iDFF_10/d (net)                          0.01                0.00       5.00 r
  iDFF_10/q_reg/D (DFFPOSX1)                         0.00      0.00       5.00 r
  data arrival time                                                       5.00

  clock clk (rise edge)                                       10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  iDFF_10/q_reg/CLK (DFFPOSX1)                                 0.00      10.00 r
  library setup time                                          -0.20       9.80
  data required time                                                      9.80
  -------------------------------------------------------------------------------
  data required time                                                      9.80
  data arrival time                                                      -5.00
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.80


  Startpoint: oDFF_1/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Qout_N724 (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  oDFF_1/q_reg/CLK (DFFPOSX1)                        0.00      0.00       0.00 r
  oDFF_1/q_reg/Q (DFFPOSX1)                          0.03      0.15       0.15 f
  oDFF_1/q (net)                 1         0.00                0.00       0.15 f
  oDFF_1/q (dff_31)                                            0.00       0.15 f
  Qout_N724 (net)                          0.00                0.00       0.15 f
  Qout_N724 (out)                                    0.03      0.00       0.15 f
  data arrival time                                                       0.15

  clock vclk (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  output external delay                                       -5.00       5.00
  data required time                                                      5.00
  -------------------------------------------------------------------------------
  data required time                                                      5.00
  data arrival time                                                      -0.15
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.85


  Startpoint: oDFF_2/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Qout_N725 (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  oDFF_2/q_reg/CLK (DFFPOSX1)                        0.00      0.00       0.00 r
  oDFF_2/q_reg/Q (DFFPOSX1)                          0.03      0.15       0.15 f
  oDFF_2/q (net)                 1         0.00                0.00       0.15 f
  oDFF_2/q (dff_30)                                            0.00       0.15 f
  Qout_N725 (net)                          0.00                0.00       0.15 f
  Qout_N725 (out)                                    0.03      0.00       0.15 f
  data arrival time                                                       0.15

  clock vclk (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  output external delay                                       -5.00       5.00
  data required time                                                      5.00
  -------------------------------------------------------------------------------
  data required time                                                      5.00
  data arrival time                                                      -0.15
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.85


  Startpoint: oDFF_3/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Qout_N726 (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  oDFF_3/q_reg/CLK (DFFPOSX1)                        0.00      0.00       0.00 r
  oDFF_3/q_reg/Q (DFFPOSX1)                          0.03      0.15       0.15 f
  oDFF_3/q (net)                 1         0.00                0.00       0.15 f
  oDFF_3/q (dff_29)                                            0.00       0.15 f
  Qout_N726 (net)                          0.00                0.00       0.15 f
  Qout_N726 (out)                                    0.03      0.00       0.15 f
  data arrival time                                                       0.15

  clock vclk (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  output external delay                                       -5.00       5.00
  data required time                                                      5.00
  -------------------------------------------------------------------------------
  data required time                                                      5.00
  data arrival time                                                      -0.15
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.85


  Startpoint: oDFF_4/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Qout_N727 (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  oDFF_4/q_reg/CLK (DFFPOSX1)                        0.00      0.00       0.00 r
  oDFF_4/q_reg/Q (DFFPOSX1)                          0.03      0.15       0.15 f
  oDFF_4/q (net)                 1         0.00                0.00       0.15 f
  oDFF_4/q (dff_28)                                            0.00       0.15 f
  Qout_N727 (net)                          0.00                0.00       0.15 f
  Qout_N727 (out)                                    0.03      0.00       0.15 f
  data arrival time                                                       0.15

  clock vclk (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  output external delay                                       -5.00       5.00
  data required time                                                      5.00
  -------------------------------------------------------------------------------
  data required time                                                      5.00
  data arrival time                                                      -0.15
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.85


  Startpoint: oDFF_5/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Qout_N728 (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  oDFF_5/q_reg/CLK (DFFPOSX1)                        0.00      0.00       0.00 r
  oDFF_5/q_reg/Q (DFFPOSX1)                          0.03      0.15       0.15 f
  oDFF_5/q (net)                 1         0.00                0.00       0.15 f
  oDFF_5/q (dff_27)                                            0.00       0.15 f
  Qout_N728 (net)                          0.00                0.00       0.15 f
  Qout_N728 (out)                                    0.03      0.00       0.15 f
  data arrival time                                                       0.15

  clock vclk (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  output external delay                                       -5.00       5.00
  data required time                                                      5.00
  -------------------------------------------------------------------------------
  data required time                                                      5.00
  data arrival time                                                      -0.15
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.85


  Startpoint: oDFF_6/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Qout_N729 (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  oDFF_6/q_reg/CLK (DFFPOSX1)                        0.00      0.00       0.00 r
  oDFF_6/q_reg/Q (DFFPOSX1)                          0.03      0.15       0.15 f
  oDFF_6/q (net)                 1         0.00                0.00       0.15 f
  oDFF_6/q (dff_26)                                            0.00       0.15 f
  Qout_N729 (net)                          0.00                0.00       0.15 f
  Qout_N729 (out)                                    0.03      0.00       0.15 f
  data arrival time                                                       0.15

  clock vclk (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  output external delay                                       -5.00       5.00
  data required time                                                      5.00
  -------------------------------------------------------------------------------
  data required time                                                      5.00
  data arrival time                                                      -0.15
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.85


  Startpoint: oDFF_7/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Qout_N730 (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  oDFF_7/q_reg/CLK (DFFPOSX1)                        0.00      0.00       0.00 r
  oDFF_7/q_reg/Q (DFFPOSX1)                          0.03      0.15       0.15 f
  oDFF_7/q (net)                 1         0.00                0.00       0.15 f
  oDFF_7/q (dff_25)                                            0.00       0.15 f
  Qout_N730 (net)                          0.00                0.00       0.15 f
  Qout_N730 (out)                                    0.03      0.00       0.15 f
  data arrival time                                                       0.15

  clock vclk (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  output external delay                                       -5.00       5.00
  data required time                                                      5.00
  -------------------------------------------------------------------------------
  data required time                                                      5.00
  data arrival time                                                      -0.15
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.85


  Startpoint: oDFF_8/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Qout_N731 (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  oDFF_8/q_reg/CLK (DFFPOSX1)                        0.00      0.00       0.00 r
  oDFF_8/q_reg/Q (DFFPOSX1)                          0.03      0.15       0.15 f
  oDFF_8/q (net)                 1         0.00                0.00       0.15 f
  oDFF_8/q (dff_24)                                            0.00       0.15 f
  Qout_N731 (net)                          0.00                0.00       0.15 f
  Qout_N731 (out)                                    0.03      0.00       0.15 f
  data arrival time                                                       0.15

  clock vclk (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  output external delay                                       -5.00       5.00
  data required time                                                      5.00
  -------------------------------------------------------------------------------
  data required time                                                      5.00
  data arrival time                                                      -0.15
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.85


  Startpoint: oDFF_9/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Qout_N732 (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  oDFF_9/q_reg/CLK (DFFPOSX1)                        0.00      0.00       0.00 r
  oDFF_9/q_reg/Q (DFFPOSX1)                          0.03      0.15       0.15 f
  oDFF_9/q (net)                 1         0.00                0.00       0.15 f
  oDFF_9/q (dff_23)                                            0.00       0.15 f
  Qout_N732 (net)                          0.00                0.00       0.15 f
  Qout_N732 (out)                                    0.03      0.00       0.15 f
  data arrival time                                                       0.15

  clock vclk (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  output external delay                                       -5.00       5.00
  data required time                                                      5.00
  -------------------------------------------------------------------------------
  data required time                                                      5.00
  data arrival time                                                      -0.15
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.85


  Startpoint: oDFF_10/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Qout_N733 (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  oDFF_10/q_reg/CLK (DFFPOSX1)                       0.00      0.00       0.00 r
  oDFF_10/q_reg/Q (DFFPOSX1)                         0.03      0.15       0.15 f
  oDFF_10/q (net)                1         0.00                0.00       0.15 f
  oDFF_10/q (dff_22)                                           0.00       0.15 f
  Qout_N733 (net)                          0.00                0.00       0.15 f
  Qout_N733 (out)                                    0.03      0.00       0.15 f
  data arrival time                                                       0.15

  clock vclk (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                  0.00      10.00
  output external delay                                       -5.00       5.00
  data required time                                                      5.00
  -------------------------------------------------------------------------------
  data required time                                                      5.00
  data arrival time                                                      -0.15
  -------------------------------------------------------------------------------
  slack (MET)                                                             4.85


1
