## RISC-V Tomasulo CPU Simulatior ğŸ§

#### CPUåˆæ­¥æ¶æ„å›¾ï¼š

![638ab07256c710c87647b9e7305b3b2.jpg](https://github.com/lillian039/RISCV-CPU-2022/blob/main/README.assets/638ab07256c710c87647b9e7305b3b2.jpg?raw=true)

#### æ‰€éœ€æ¨¡å—

- Register
- Reorder_Buffer
- Reservation_station
- Load_store_buffer
- Instruction_queue
- Instruction_cache
- Data_cache
- ALU
- Decoder
- Branch_Target_Buffer