$date
	Sat Oct 11 09:57:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module four_out_demux_tb $end
$var wire 1 ! o4 $end
$var wire 1 " o3 $end
$var wire 1 # o2 $end
$var wire 1 $ o1 $end
$var reg 1 % a $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module dut $end
$var wire 1 % a $end
$var wire 1 $ o1 $end
$var wire 1 # o2 $end
$var wire 1 " o3 $end
$var wire 1 ! o4 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#8
1'
#16
0'
1&
#24
1'
#32
1$
0!
0'
0&
1%
#40
0$
1#
1'
#48
1"
0#
0'
1&
#56
0"
1!
1'
#64
