<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\impl\gwsynthesis\tangnano4k_ws2812b.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\tangnano4k_ws2812b.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\tangnano4k_ws2812b.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-6</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 15 22:42:03 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>414</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>321</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>43.173(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.874</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/G_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.866</td>
</tr>
<tr>
<td>2</td>
<td>13.955</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/G_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.785</td>
</tr>
<tr>
<td>3</td>
<td>13.955</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/G_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.785</td>
</tr>
<tr>
<td>4</td>
<td>13.967</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/B_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.774</td>
</tr>
<tr>
<td>5</td>
<td>14.005</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/R_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.736</td>
</tr>
<tr>
<td>6</td>
<td>14.110</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/B_6_s1/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.895</td>
</tr>
<tr>
<td>7</td>
<td>14.111</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/R_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.630</td>
</tr>
<tr>
<td>8</td>
<td>14.114</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/R_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.626</td>
</tr>
<tr>
<td>9</td>
<td>14.190</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/G_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.550</td>
</tr>
<tr>
<td>10</td>
<td>14.346</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/R_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.395</td>
</tr>
<tr>
<td>11</td>
<td>14.381</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/G_6_s1/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.624</td>
</tr>
<tr>
<td>12</td>
<td>14.399</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/B_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.342</td>
</tr>
<tr>
<td>13</td>
<td>14.424</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/R_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.316</td>
</tr>
<tr>
<td>14</td>
<td>14.441</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/G_7_s1/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.564</td>
</tr>
<tr>
<td>15</td>
<td>14.548</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/B_7_s1/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.457</td>
</tr>
<tr>
<td>16</td>
<td>14.671</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/R_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.069</td>
</tr>
<tr>
<td>17</td>
<td>14.693</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/G_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.047</td>
</tr>
<tr>
<td>18</td>
<td>14.714</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/G_5_s1/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.291</td>
</tr>
<tr>
<td>19</td>
<td>14.755</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/B_5_s1/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.250</td>
</tr>
<tr>
<td>20</td>
<td>14.826</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/B_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>21.915</td>
</tr>
<tr>
<td>21</td>
<td>14.838</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/B_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>21.902</td>
</tr>
<tr>
<td>22</td>
<td>15.062</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/R_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>21.679</td>
</tr>
<tr>
<td>23</td>
<td>15.180</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/R_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>21.560</td>
</tr>
<tr>
<td>24</td>
<td>15.180</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/B_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>21.560</td>
</tr>
<tr>
<td>25</td>
<td>16.494</td>
<td>H_6_s3/Q</td>
<td>hsv_to_rgb_inst/R_6_s1/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>20.511</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>count_0_s0/Q</td>
<td>count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.525</td>
<td>ws2812b_inst/bit_counter_5_s2/Q</td>
<td>ws2812b_inst/bit_counter_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>3</td>
<td>0.525</td>
<td>ws2812b_inst/bit_counter_4_s2/Q</td>
<td>ws2812b_inst/bit_counter_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>4</td>
<td>0.525</td>
<td>H_2_s3/Q</td>
<td>H_2_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>5</td>
<td>0.525</td>
<td>H_4_s3/Q</td>
<td>H_4_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>6</td>
<td>0.525</td>
<td>ad_i_6_s1/Q</td>
<td>ad_i_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>7</td>
<td>0.525</td>
<td>ad_i_9_s1/Q</td>
<td>ad_i_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>8</td>
<td>0.526</td>
<td>ws2812b_inst/rgb_counter_1_s7/Q</td>
<td>ws2812b_inst/rgb_counter_1_s7/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>9</td>
<td>0.526</td>
<td>ws2812b_inst/led_counter_5_s6/Q</td>
<td>ws2812b_inst/led_counter_5_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>10</td>
<td>0.526</td>
<td>ad_i_4_s3/Q</td>
<td>ad_i_4_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>11</td>
<td>0.526</td>
<td>ad_i_8_s3/Q</td>
<td>ad_i_8_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>12</td>
<td>0.526</td>
<td>H_0_s3/Q</td>
<td>H_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>13</td>
<td>0.527</td>
<td>ws2812b_inst/rgb_counter_2_s4/Q</td>
<td>ws2812b_inst/rgb_counter_2_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.527</td>
</tr>
<tr>
<td>14</td>
<td>0.541</td>
<td>led_num_6_s0/Q</td>
<td>led_num_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>15</td>
<td>0.541</td>
<td>count_2_s0/Q</td>
<td>count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>16</td>
<td>0.541</td>
<td>count_6_s0/Q</td>
<td>count_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>17</td>
<td>0.541</td>
<td>count_8_s0/Q</td>
<td>count_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>18</td>
<td>0.541</td>
<td>count_12_s0/Q</td>
<td>count_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>19</td>
<td>0.541</td>
<td>count_14_s0/Q</td>
<td>count_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>20</td>
<td>0.542</td>
<td>led_num_2_s0/Q</td>
<td>led_num_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>21</td>
<td>0.575</td>
<td>hsv_to_rgb_inst/G_7_s1/Q</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s/DI[23]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.639</td>
</tr>
<tr>
<td>22</td>
<td>0.589</td>
<td>hsv_to_rgb_inst/R_4_s0/Q</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s/DI[12]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.653</td>
</tr>
<tr>
<td>23</td>
<td>0.589</td>
<td>hsv_to_rgb_inst/B_6_s1/Q</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s/DI[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.653</td>
</tr>
<tr>
<td>24</td>
<td>0.589</td>
<td>hsv_to_rgb_inst/B_5_s1/Q</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s/DI[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.653</td>
</tr>
<tr>
<td>25</td>
<td>0.606</td>
<td>hsv_to_rgb_inst/G_6_s1/Q</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s/DI[22]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.670</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_15_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>H_6_s3</td>
</tr>
<tr>
<td>6</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ws2812b_inst/led_counter_5_s6</td>
</tr>
<tr>
<td>7</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ws2812b_inst/led_counter_4_s6</td>
</tr>
<tr>
<td>8</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>H_7_s4</td>
</tr>
<tr>
<td>9</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ws2812b_inst/led_counter_3_s6</td>
</tr>
<tr>
<td>10</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ws2812b_inst/led_counter_2_s6</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/G_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[9]</td>
</tr>
<tr>
<td>22.933</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[3][A]</td>
<td>hsv_to_rgb_inst/n503_s6/I0</td>
</tr>
<tr>
<td>23.527</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C6[3][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n503_s6/F</td>
</tr>
<tr>
<td>23.838</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>hsv_to_rgb_inst/n503_s5/I3</td>
</tr>
<tr>
<td>24.602</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n503_s5/F</td>
</tr>
<tr>
<td>24.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/G_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>hsv_to_rgb_inst/G_1_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>hsv_to_rgb_inst/G_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.277, 40.570%; route: 13.250, 57.945%; tC2Q: 0.340, 1.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/G_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[10]</td>
</tr>
<tr>
<td>22.938</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>hsv_to_rgb_inst/n500_s6/I0</td>
</tr>
<tr>
<td>23.703</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n500_s6/F</td>
</tr>
<tr>
<td>23.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>hsv_to_rgb_inst/n500_s5/I2</td>
</tr>
<tr>
<td>24.522</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n500_s5/F</td>
</tr>
<tr>
<td>24.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/G_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>hsv_to_rgb_inst/G_2_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>hsv_to_rgb_inst/G_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.497, 41.680%; route: 12.949, 56.830%; tC2Q: 0.340, 1.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/G_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[12]</td>
</tr>
<tr>
<td>22.938</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>hsv_to_rgb_inst/n494_s6/I0</td>
</tr>
<tr>
<td>23.753</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n494_s6/F</td>
</tr>
<tr>
<td>23.757</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>hsv_to_rgb_inst/n494_s5/I2</td>
</tr>
<tr>
<td>24.522</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n494_s5/F</td>
</tr>
<tr>
<td>24.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/G_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>hsv_to_rgb_inst/G_4_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>hsv_to_rgb_inst/G_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.497, 41.680%; route: 12.949, 56.830%; tC2Q: 0.340, 1.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/B_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[9]</td>
</tr>
<tr>
<td>22.830</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>hsv_to_rgb_inst/n527_s6/I2</td>
</tr>
<tr>
<td>23.591</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n527_s6/F</td>
</tr>
<tr>
<td>23.901</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>hsv_to_rgb_inst/n527_s5/I1</td>
</tr>
<tr>
<td>24.510</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n527_s5/F</td>
</tr>
<tr>
<td>24.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/B_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>hsv_to_rgb_inst/B_1_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>hsv_to_rgb_inst/B_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.287, 40.780%; route: 13.147, 57.729%; tC2Q: 0.340, 1.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/R_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[10]</td>
</tr>
<tr>
<td>22.938</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>hsv_to_rgb_inst/n476_s6/I0</td>
</tr>
<tr>
<td>23.703</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n476_s6/F</td>
</tr>
<tr>
<td>23.707</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][A]</td>
<td>hsv_to_rgb_inst/n476_s5/I2</td>
</tr>
<tr>
<td>24.472</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n476_s5/F</td>
</tr>
<tr>
<td>24.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/R_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[1][A]</td>
<td>hsv_to_rgb_inst/R_2_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C6[1][A]</td>
<td>hsv_to_rgb_inst/R_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.447, 41.553%; route: 12.949, 56.954%; tC2Q: 0.340, 1.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/B_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[14]</td>
</tr>
<tr>
<td>22.955</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][B]</td>
<td>hsv_to_rgb_inst/n512_s7/I1</td>
</tr>
<tr>
<td>23.741</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C4[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n512_s7/F</td>
</tr>
<tr>
<td>24.632</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/B_6_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>hsv_to_rgb_inst/B_6_s1/CLK</td>
</tr>
<tr>
<td>38.741</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>hsv_to_rgb_inst/B_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.704, 38.017%; route: 13.852, 60.500%; tC2Q: 0.340, 1.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[12]</td>
</tr>
<tr>
<td>22.938</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td>hsv_to_rgb_inst/n470_s6/I0</td>
</tr>
<tr>
<td>23.753</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n470_s6/F</td>
</tr>
<tr>
<td>23.757</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td>hsv_to_rgb_inst/n470_s5/I2</td>
</tr>
<tr>
<td>24.366</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n470_s5/F</td>
</tr>
<tr>
<td>24.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td>hsv_to_rgb_inst/R_4_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C7[1][B]</td>
<td>hsv_to_rgb_inst/R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.341, 41.279%; route: 12.949, 57.220%; tC2Q: 0.340, 1.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/R_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[8]</td>
</tr>
<tr>
<td>22.935</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td>hsv_to_rgb_inst/n482_s6/I0</td>
</tr>
<tr>
<td>23.749</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n482_s6/F</td>
</tr>
<tr>
<td>23.754</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>hsv_to_rgb_inst/n482_s5/I2</td>
</tr>
<tr>
<td>24.363</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n482_s5/F</td>
</tr>
<tr>
<td>24.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/R_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>hsv_to_rgb_inst/R_0_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>hsv_to_rgb_inst/R_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.341, 41.285%; route: 12.945, 57.214%; tC2Q: 0.340, 1.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/G_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[11]</td>
</tr>
<tr>
<td>22.704</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>hsv_to_rgb_inst/n497_s7/I0</td>
</tr>
<tr>
<td>23.518</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n497_s7/F</td>
</tr>
<tr>
<td>23.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>hsv_to_rgb_inst/n497_s5/I3</td>
</tr>
<tr>
<td>24.287</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n497_s5/F</td>
</tr>
<tr>
<td>24.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/G_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>hsv_to_rgb_inst/G_3_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>hsv_to_rgb_inst/G_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.497, 42.114%; route: 12.714, 56.380%; tC2Q: 0.340, 1.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/R_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[11]</td>
</tr>
<tr>
<td>22.704</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>hsv_to_rgb_inst/n473_s7/I0</td>
</tr>
<tr>
<td>23.518</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n473_s7/F</td>
</tr>
<tr>
<td>23.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>hsv_to_rgb_inst/n473_s5/I3</td>
</tr>
<tr>
<td>24.131</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n473_s5/F</td>
</tr>
<tr>
<td>24.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/R_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>hsv_to_rgb_inst/R_3_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>hsv_to_rgb_inst/R_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.341, 41.712%; route: 12.714, 56.772%; tC2Q: 0.340, 1.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/G_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[14]</td>
</tr>
<tr>
<td>23.183</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[3][B]</td>
<td>hsv_to_rgb_inst/n488_s7/I1</td>
</tr>
<tr>
<td>23.777</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n488_s7/F</td>
</tr>
<tr>
<td>24.360</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/G_6_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][A]</td>
<td>hsv_to_rgb_inst/G_6_s1/CLK</td>
</tr>
<tr>
<td>38.741</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C4[1][A]</td>
<td>hsv_to_rgb_inst/G_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.512, 37.624%; route: 13.772, 60.875%; tC2Q: 0.340, 1.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/B_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[11]</td>
</tr>
<tr>
<td>22.700</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>hsv_to_rgb_inst/n521_s7/I2</td>
</tr>
<tr>
<td>23.465</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n521_s7/F</td>
</tr>
<tr>
<td>23.469</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>hsv_to_rgb_inst/n521_s5/I1</td>
</tr>
<tr>
<td>24.078</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n521_s5/F</td>
</tr>
<tr>
<td>24.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/B_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>hsv_to_rgb_inst/B_3_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>hsv_to_rgb_inst/B_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.292, 41.589%; route: 12.710, 56.891%; tC2Q: 0.340, 1.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/R_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[9]</td>
</tr>
<tr>
<td>22.830</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>hsv_to_rgb_inst/n479_s6/I0</td>
</tr>
<tr>
<td>23.440</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n479_s6/F</td>
</tr>
<tr>
<td>23.444</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>hsv_to_rgb_inst/n479_s5/I3</td>
</tr>
<tr>
<td>24.053</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n479_s5/F</td>
</tr>
<tr>
<td>24.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/R_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>hsv_to_rgb_inst/R_1_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>hsv_to_rgb_inst/R_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.136, 40.939%; route: 12.841, 57.540%; tC2Q: 0.340, 1.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/G_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[15]</td>
</tr>
<tr>
<td>23.184</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>hsv_to_rgb_inst/n485_s7/I1</td>
</tr>
<tr>
<td>23.778</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n485_s7/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/G_7_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>hsv_to_rgb_inst/G_7_s1/CLK</td>
</tr>
<tr>
<td>38.741</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>hsv_to_rgb_inst/G_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.512, 37.725%; route: 13.712, 60.770%; tC2Q: 0.340, 1.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/B_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[15]</td>
</tr>
<tr>
<td>23.184</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td>hsv_to_rgb_inst/n509_s7/I1</td>
</tr>
<tr>
<td>23.944</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n509_s7/F</td>
</tr>
<tr>
<td>24.194</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/B_7_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>hsv_to_rgb_inst/B_7_s1/CLK</td>
</tr>
<tr>
<td>38.741</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>hsv_to_rgb_inst/B_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.678, 38.643%; route: 13.440, 59.845%; tC2Q: 0.340, 1.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/R_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[13]</td>
</tr>
<tr>
<td>23.196</td>
<td>1.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>hsv_to_rgb_inst/n467_s9/I3</td>
</tr>
<tr>
<td>23.805</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n467_s9/F</td>
</tr>
<tr>
<td>23.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/R_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>hsv_to_rgb_inst/R_5_s1/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>hsv_to_rgb_inst/R_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.527, 38.637%; route: 13.203, 59.824%; tC2Q: 0.340, 1.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/G_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[8]</td>
</tr>
<tr>
<td>22.707</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[3][A]</td>
<td>hsv_to_rgb_inst/n506_s6/I0</td>
</tr>
<tr>
<td>23.171</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[3][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n506_s6/F</td>
</tr>
<tr>
<td>23.175</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>hsv_to_rgb_inst/n506_s5/I2</td>
</tr>
<tr>
<td>23.784</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n506_s5/F</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/G_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>hsv_to_rgb_inst/G_0_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>hsv_to_rgb_inst/G_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 40.779%; route: 12.717, 57.680%; tC2Q: 0.340, 1.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/G_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[13]</td>
</tr>
<tr>
<td>23.184</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td>hsv_to_rgb_inst/n491_s7/I1</td>
</tr>
<tr>
<td>23.778</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n491_s7/F</td>
</tr>
<tr>
<td>24.028</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/G_5_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>hsv_to_rgb_inst/G_5_s1/CLK</td>
</tr>
<tr>
<td>38.741</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>hsv_to_rgb_inst/G_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.512, 38.186%; route: 13.440, 60.291%; tC2Q: 0.340, 1.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/B_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[13]</td>
</tr>
<tr>
<td>22.951</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][B]</td>
<td>hsv_to_rgb_inst/n515_s7/I1</td>
</tr>
<tr>
<td>23.737</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C4[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n515_s7/F</td>
</tr>
<tr>
<td>23.987</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/B_5_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>hsv_to_rgb_inst/B_5_s1/CLK</td>
</tr>
<tr>
<td>38.741</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>hsv_to_rgb_inst/B_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.704, 39.119%; route: 13.207, 59.355%; tC2Q: 0.340, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/B_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[12]</td>
</tr>
<tr>
<td>23.187</td>
<td>1.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>hsv_to_rgb_inst/n518_s5/I0</td>
</tr>
<tr>
<td>23.651</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n518_s5/F</td>
</tr>
<tr>
<td>23.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/B_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>hsv_to_rgb_inst/B_4_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>hsv_to_rgb_inst/B_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.382, 38.246%; route: 13.194, 60.204%; tC2Q: 0.340, 1.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/B_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[10]</td>
</tr>
<tr>
<td>22.824</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>hsv_to_rgb_inst/n524_s5/I0</td>
</tr>
<tr>
<td>23.638</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n524_s5/F</td>
</tr>
<tr>
<td>23.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/B_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>hsv_to_rgb_inst/B_2_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>hsv_to_rgb_inst/B_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.732, 39.869%; route: 12.830, 58.580%; tC2Q: 0.340, 1.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/R_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[15]</td>
</tr>
<tr>
<td>22.951</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>hsv_to_rgb_inst/n461_s13/I3</td>
</tr>
<tr>
<td>23.415</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n461_s13/F</td>
</tr>
<tr>
<td>23.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/R_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>hsv_to_rgb_inst/R_7_s1/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>hsv_to_rgb_inst/R_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.382, 38.663%; route: 12.958, 59.770%; tC2Q: 0.340, 1.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/R_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[14]</td>
</tr>
<tr>
<td>22.833</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>hsv_to_rgb_inst/n464_s9/I3</td>
</tr>
<tr>
<td>23.297</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n464_s9/F</td>
</tr>
<tr>
<td>23.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/R_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>hsv_to_rgb_inst/R_6_s1/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>hsv_to_rgb_inst/R_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.382, 38.875%; route: 12.839, 59.549%; tC2Q: 0.340, 1.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/B_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>11.162</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[2][B]</td>
<td>hsv_to_rgb_inst/n102_s/I0</td>
</tr>
<tr>
<td>12.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n102_s/COUT</td>
</tr>
<tr>
<td>12.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][A]</td>
<td>hsv_to_rgb_inst/n101_s/CIN</td>
</tr>
<tr>
<td>12.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n101_s/COUT</td>
</tr>
<tr>
<td>12.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>hsv_to_rgb_inst/n100_s/CIN</td>
</tr>
<tr>
<td>12.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n100_s/COUT</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>hsv_to_rgb_inst/n99_s/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n99_s/COUT</td>
</tr>
<tr>
<td>12.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>hsv_to_rgb_inst/n98_s/CIN</td>
</tr>
<tr>
<td>13.207</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n98_s/SUM</td>
</tr>
<tr>
<td>13.819</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>hsv_to_rgb_inst/n314_s7/I0</td>
</tr>
<tr>
<td>14.584</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n314_s7/F</td>
</tr>
<tr>
<td>14.596</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>hsv_to_rgb_inst/n312_s6/I1</td>
</tr>
<tr>
<td>15.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n312_s6/F</td>
</tr>
<tr>
<td>17.244</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>hsv_to_rgb_inst/mult_117_s3/B[26]</td>
</tr>
<tr>
<td>17.453</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_117_s3/DOUT[17]</td>
</tr>
<tr>
<td>18.888</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[0][B]</td>
<td>hsv_to_rgb_inst/n399_s/I0</td>
</tr>
<tr>
<td>19.663</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n399_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][A]</td>
<td>hsv_to_rgb_inst/n398_s/CIN</td>
</tr>
<tr>
<td>19.705</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n398_s/COUT</td>
</tr>
<tr>
<td>19.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td>hsv_to_rgb_inst/n397_s/CIN</td>
</tr>
<tr>
<td>19.747</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n397_s/COUT</td>
</tr>
<tr>
<td>19.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][A]</td>
<td>hsv_to_rgb_inst/n396_s/CIN</td>
</tr>
<tr>
<td>19.790</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n396_s/COUT</td>
</tr>
<tr>
<td>19.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C11[2][B]</td>
<td>hsv_to_rgb_inst/n395_s/CIN</td>
</tr>
<tr>
<td>19.832</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n395_s/COUT</td>
</tr>
<tr>
<td>19.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td>hsv_to_rgb_inst/n394_s/CIN</td>
</tr>
<tr>
<td>19.874</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n394_s/COUT</td>
</tr>
<tr>
<td>19.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][B]</td>
<td>hsv_to_rgb_inst/n393_s/CIN</td>
</tr>
<tr>
<td>20.291</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n393_s/SUM</td>
</tr>
<tr>
<td>21.246</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_151_s2/B[15]</td>
</tr>
<tr>
<td>21.621</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_151_s2/DOUT[8]</td>
</tr>
<tr>
<td>22.833</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>hsv_to_rgb_inst/n530_s5/I0</td>
</tr>
<tr>
<td>23.297</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n530_s5/F</td>
</tr>
<tr>
<td>23.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/B_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>hsv_to_rgb_inst/B_0_s0/CLK</td>
</tr>
<tr>
<td>38.477</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>hsv_to_rgb_inst/B_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.382, 38.875%; route: 12.839, 59.549%; tC2Q: 0.340, 1.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsv_to_rgb_inst/R_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>H_6_s3/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">H_6_s3/Q</td>
</tr>
<tr>
<td>4.625</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>hsv_to_rgb_inst/n11_s20/I3</td>
</tr>
<tr>
<td>5.439</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s20/F</td>
</tr>
<tr>
<td>6.287</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>hsv_to_rgb_inst/n11_s19/I0</td>
</tr>
<tr>
<td>7.102</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n11_s19/F</td>
</tr>
<tr>
<td>8.195</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[0][A]</td>
<td>hsv_to_rgb_inst/n13_s1/A[1]</td>
</tr>
<tr>
<td>8.606</td>
<td>0.411</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n13_s1/DOUT[0]</td>
</tr>
<tr>
<td>10.168</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>hsv_to_rgb_inst/n107_s/I1</td>
</tr>
<tr>
<td>10.576</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n107_s/COUT</td>
</tr>
<tr>
<td>10.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>hsv_to_rgb_inst/n55_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n55_s/COUT</td>
</tr>
<tr>
<td>10.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>hsv_to_rgb_inst/n54_s/CIN</td>
</tr>
<tr>
<td>10.661</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n54_s/COUT</td>
</tr>
<tr>
<td>10.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>hsv_to_rgb_inst/n53_s/CIN</td>
</tr>
<tr>
<td>10.703</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n53_s/COUT</td>
</tr>
<tr>
<td>10.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>hsv_to_rgb_inst/n52_s/CIN</td>
</tr>
<tr>
<td>10.745</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n52_s/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>hsv_to_rgb_inst/n51_s/CIN</td>
</tr>
<tr>
<td>10.787</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n51_s/COUT</td>
</tr>
<tr>
<td>10.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[0][A]</td>
<td>hsv_to_rgb_inst/n50_s/CIN</td>
</tr>
<tr>
<td>10.829</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n50_s/COUT</td>
</tr>
<tr>
<td>10.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[0][B]</td>
<td>hsv_to_rgb_inst/n49_s/CIN</td>
</tr>
<tr>
<td>10.872</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n49_s/COUT</td>
</tr>
<tr>
<td>10.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[1][A]</td>
<td>hsv_to_rgb_inst/n48_s/CIN</td>
</tr>
<tr>
<td>10.914</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n48_s/COUT</td>
</tr>
<tr>
<td>10.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[1][B]</td>
<td>hsv_to_rgb_inst/n47_s/CIN</td>
</tr>
<tr>
<td>10.956</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C8[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n47_s/COUT</td>
</tr>
<tr>
<td>11.741</td>
<td>0.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>hsv_to_rgb_inst/n46_s2/I0</td>
</tr>
<tr>
<td>12.350</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n46_s2/F</td>
</tr>
<tr>
<td>12.607</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[2][A]</td>
<td>hsv_to_rgb_inst/n97_s/I0</td>
</tr>
<tr>
<td>13.381</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C10[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n97_s/COUT</td>
</tr>
<tr>
<td>14.901</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>hsv_to_rgb_inst/mult_49_s3/B[12]</td>
</tr>
<tr>
<td>15.110</td>
<td>0.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_49_s3/DOUT[17]</td>
</tr>
<tr>
<td>16.545</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C7[0][B]</td>
<td>hsv_to_rgb_inst/n213_s/I0</td>
</tr>
<tr>
<td>17.319</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n213_s/COUT</td>
</tr>
<tr>
<td>17.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C7[1][A]</td>
<td>hsv_to_rgb_inst/n212_s/CIN</td>
</tr>
<tr>
<td>17.362</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n212_s/COUT</td>
</tr>
<tr>
<td>17.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C7[1][B]</td>
<td>hsv_to_rgb_inst/n211_s/CIN</td>
</tr>
<tr>
<td>17.404</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n211_s/COUT</td>
</tr>
<tr>
<td>17.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C7[2][A]</td>
<td>hsv_to_rgb_inst/n210_s/CIN</td>
</tr>
<tr>
<td>17.446</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n210_s/COUT</td>
</tr>
<tr>
<td>17.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C7[2][B]</td>
<td>hsv_to_rgb_inst/n209_s/CIN</td>
</tr>
<tr>
<td>17.863</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n209_s/SUM</td>
</tr>
<tr>
<td>19.177</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>hsv_to_rgb_inst/mult_83_s2/B[13]</td>
</tr>
<tr>
<td>19.552</td>
<td>0.375</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/mult_83_s2/DOUT[14]</td>
</tr>
<tr>
<td>20.646</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td>hsv_to_rgb_inst/n464_s8/I3</td>
</tr>
<tr>
<td>21.109</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td style=" background: #97FFFF;">hsv_to_rgb_inst/n464_s8/F</td>
</tr>
<tr>
<td>22.247</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/R_6_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.765</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.773</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>hsv_to_rgb_inst/R_6_s1/CLK</td>
</tr>
<tr>
<td>38.741</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>hsv_to_rgb_inst/R_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.577, 32.064%; route: 13.594, 66.280%; tC2Q: 0.340, 1.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>count_0_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">count_0_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>count_0_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>ws2812b_inst/bit_counter_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ws2812b_inst/bit_counter_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>ws2812b_inst/bit_counter_5_s2/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">ws2812b_inst/bit_counter_5_s2/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>ws2812b_inst/n101_s1/I1</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">ws2812b_inst/n101_s1/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">ws2812b_inst/bit_counter_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>ws2812b_inst/bit_counter_5_s2/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>ws2812b_inst/bit_counter_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>ws2812b_inst/bit_counter_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ws2812b_inst/bit_counter_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>ws2812b_inst/bit_counter_4_s2/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">ws2812b_inst/bit_counter_4_s2/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>ws2812b_inst/n102_s5/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">ws2812b_inst/n102_s5/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">ws2812b_inst/bit_counter_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>ws2812b_inst/bit_counter_4_s2/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>ws2812b_inst/bit_counter_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>H_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>H_2_s3/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">H_2_s3/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>n14_s3/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">n14_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">H_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>H_2_s3/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>H_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>H_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>H_4_s3/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">H_4_s3/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>n12_s3/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">n12_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">H_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>H_4_s3/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>H_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>ad_i_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad_i_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>ad_i_6_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C9[0][A]</td>
<td style=" font-weight:bold;">ad_i_6_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>n53_s1/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" background: #97FFFF;">n53_s1/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" font-weight:bold;">ad_i_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>ad_i_6_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>ad_i_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>ad_i_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad_i_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>ad_i_9_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">ad_i_9_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>n50_s1/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">n50_s1/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">ad_i_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>ad_i_9_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>ad_i_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>ws2812b_inst/rgb_counter_1_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>ws2812b_inst/rgb_counter_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>ws2812b_inst/rgb_counter_1_s7/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">ws2812b_inst/rgb_counter_1_s7/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>ws2812b_inst/n283_s15/I2</td>
</tr>
<tr>
<td>1.868</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">ws2812b_inst/n283_s15/F</td>
</tr>
<tr>
<td>1.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">ws2812b_inst/rgb_counter_1_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>ws2812b_inst/rgb_counter_1_s7/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>ws2812b_inst/rgb_counter_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>ws2812b_inst/led_counter_5_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ws2812b_inst/led_counter_5_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>ws2812b_inst/led_counter_5_s6/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">ws2812b_inst/led_counter_5_s6/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>ws2812b_inst/n285_s13/I3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">ws2812b_inst/n285_s13/F</td>
</tr>
<tr>
<td>1.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">ws2812b_inst/led_counter_5_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>ws2812b_inst/led_counter_5_s6/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>ws2812b_inst/led_counter_5_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>ad_i_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad_i_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>ad_i_4_s3/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C9[1][A]</td>
<td style=" font-weight:bold;">ad_i_4_s3/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>n55_s3/I2</td>
</tr>
<tr>
<td>1.868</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">n55_s3/F</td>
</tr>
<tr>
<td>1.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" font-weight:bold;">ad_i_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>ad_i_4_s3/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>ad_i_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>ad_i_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad_i_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>ad_i_8_s3/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C8[0][A]</td>
<td style=" font-weight:bold;">ad_i_8_s3/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>n51_s4/I2</td>
</tr>
<tr>
<td>1.868</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" background: #97FFFF;">n51_s4/F</td>
</tr>
<tr>
<td>1.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" font-weight:bold;">ad_i_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>ad_i_8_s3/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>ad_i_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>H_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>H_0_s3/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">H_0_s3/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>n16_s3/I2</td>
</tr>
<tr>
<td>1.868</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">n16_s3/F</td>
</tr>
<tr>
<td>1.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">H_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>H_0_s3/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>H_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>ws2812b_inst/rgb_counter_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ws2812b_inst/rgb_counter_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td>ws2812b_inst/rgb_counter_2_s4/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C4[0][A]</td>
<td style=" font-weight:bold;">ws2812b_inst/rgb_counter_2_s4/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td>ws2812b_inst/n282_s13/I3</td>
</tr>
<tr>
<td>1.869</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td style=" background: #97FFFF;">ws2812b_inst/n282_s13/F</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td style=" font-weight:bold;">ws2812b_inst/rgb_counter_2_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td>ws2812b_inst/rgb_counter_2_s4/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[0][A]</td>
<td>ws2812b_inst/rgb_counter_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.303%; route: 0.004, 0.830%; tC2Q: 0.247, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_num_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_num_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>led_num_6_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">led_num_6_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C9[0][A]</td>
<td>n84_s/I1</td>
</tr>
<tr>
<td>1.882</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" background: #97FFFF;">n84_s/SUM</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">led_num_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>led_num_6_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>led_num_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>count_2_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">count_2_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][A]</td>
<td>n74_s/I1</td>
</tr>
<tr>
<td>1.882</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">n74_s/SUM</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>count_2_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>count_6_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">count_6_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>n70_s/I1</td>
</tr>
<tr>
<td>1.882</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">n70_s/SUM</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>count_6_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>count_8_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">count_8_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td>n68_s/I1</td>
</tr>
<tr>
<td>1.882</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">n68_s/SUM</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>count_8_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>count_12_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">count_12_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C12[0][A]</td>
<td>n64_s/I1</td>
</tr>
<tr>
<td>1.882</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">n64_s/SUM</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>count_12_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>count_14_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">count_14_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>n62_s/I1</td>
</tr>
<tr>
<td>1.882</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n62_s/SUM</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>count_14_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>led_num_2_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">led_num_2_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>n88_s/I1</td>
</tr>
<tr>
<td>1.883</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">n88_s/SUM</td>
</tr>
<tr>
<td>1.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">led_num_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>led_num_2_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>led_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsv_to_rgb_inst/G_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>hsv_to_rgb_inst/G_7_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/G_7_s1/Q</td>
</tr>
<tr>
<td>1.981</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ws2812b_inst/led_reg_led_reg_0_0_s/DI[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.405</td>
<td>0.064</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 61.331%; tC2Q: 0.247, 38.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsv_to_rgb_inst/R_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td>hsv_to_rgb_inst/R_4_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/R_4_s0/Q</td>
</tr>
<tr>
<td>1.995</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ws2812b_inst/led_reg_led_reg_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.405</td>
<td>0.064</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 62.168%; tC2Q: 0.247, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsv_to_rgb_inst/B_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>hsv_to_rgb_inst/B_6_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/B_6_s1/Q</td>
</tr>
<tr>
<td>1.995</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ws2812b_inst/led_reg_led_reg_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.405</td>
<td>0.064</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 62.168%; tC2Q: 0.247, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsv_to_rgb_inst/B_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>hsv_to_rgb_inst/B_5_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/B_5_s1/Q</td>
</tr>
<tr>
<td>1.995</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ws2812b_inst/led_reg_led_reg_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.405</td>
<td>0.064</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 62.168%; tC2Q: 0.247, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsv_to_rgb_inst/G_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][A]</td>
<td>hsv_to_rgb_inst/G_6_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][A]</td>
<td style=" font-weight:bold;">hsv_to_rgb_inst/G_6_s1/Q</td>
</tr>
<tr>
<td>2.011</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ws2812b_inst/led_reg_led_reg_0_0_s/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.405</td>
<td>0.064</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ws2812b_inst/led_reg_led_reg_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 63.116%; tC2Q: 0.247, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_15_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>H_6_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>H_6_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>H_6_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ws2812b_inst/led_counter_5_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812b_inst/led_counter_5_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812b_inst/led_counter_5_s6/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ws2812b_inst/led_counter_4_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812b_inst/led_counter_4_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812b_inst/led_counter_4_s6/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>H_7_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>H_7_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>H_7_s4/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ws2812b_inst/led_counter_3_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812b_inst/led_counter_3_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812b_inst/led_counter_3_s6/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ws2812b_inst/led_counter_2_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>ws2812b_inst/led_counter_2_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>ws2812b_inst/led_counter_2_s6/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>100</td>
<td>clk_d</td>
<td>13.874</td>
<td>1.280</td>
</tr>
<tr>
<td>49</td>
<td>led_write</td>
<td>29.043</td>
<td>3.141</td>
</tr>
<tr>
<td>26</td>
<td>reset</td>
<td>35.768</td>
<td>1.094</td>
</tr>
<tr>
<td>24</td>
<td>n46_8</td>
<td>14.391</td>
<td>1.612</td>
</tr>
<tr>
<td>22</td>
<td>n312_15</td>
<td>13.874</td>
<td>1.834</td>
</tr>
<tr>
<td>21</td>
<td>H[6]</td>
<td>13.874</td>
<td>2.549</td>
</tr>
<tr>
<td>17</td>
<td>rgb_counter[0]</td>
<td>28.938</td>
<td>1.238</td>
</tr>
<tr>
<td>16</td>
<td>H[7]</td>
<td>15.330</td>
<td>1.468</td>
</tr>
<tr>
<td>16</td>
<td>state[0]</td>
<td>33.649</td>
<td>0.630</td>
</tr>
<tr>
<td>13</td>
<td>n461_14</td>
<td>28.613</td>
<td>0.633</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C8</td>
<td>80.56%</td>
</tr>
<tr>
<td>R4C4</td>
<td>76.39%</td>
</tr>
<tr>
<td>R4C11</td>
<td>76.39%</td>
</tr>
<tr>
<td>R6C9</td>
<td>72.22%</td>
</tr>
<tr>
<td>R6C8</td>
<td>70.83%</td>
</tr>
<tr>
<td>R6C6</td>
<td>68.06%</td>
</tr>
<tr>
<td>R5C8</td>
<td>65.28%</td>
</tr>
<tr>
<td>R5C6</td>
<td>62.50%</td>
</tr>
<tr>
<td>R5C5</td>
<td>61.11%</td>
</tr>
<tr>
<td>R4C10</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
