$date
	Sun Oct 23 05:01:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#427358
b1111 &
b1111 %
1$
b1111 !
1"
#427359
0"
#427362
b101110 &
b101110 %
#427366
b10111 &
b10111 %
#427370
b1000110 &
b1000110 %
#427374
b100011 &
b100011 %
#427378
b1101010 &
b1101010 %
#427382
b110101 &
b110101 %
#427386
b10100000 &
b10100000 %
#427390
b1010000 &
b1010000 %
#427394
b101000 &
b101000 %
#427398
b10100 &
b10100 %
#427402
b1010 &
b1010 %
#427406
b101 &
b101 %
#427410
b10000 &
b10000 %
#427414
b1000 &
b1000 %
#427418
b100 &
b100 %
#427422
b10 &
b10 %
#427426
b1 &
b1 %
1#
#427430
b0 &
0#
b0 %
0$
#1394288
b10101 !
1"
#1394290
b10101 &
b10101 %
1$
#1394291
0"
#1394294
b1000000 &
b1000000 %
#1394298
b100000 &
b100000 %
#1394302
b10000 &
b10000 %
#1394306
b1000 &
b1000 %
#1394310
b100 &
b100 %
#1394314
b10 &
b10 %
#1394318
b1 &
1#
b1 %
#1394322
b0 &
b0 %
0#
0$
#2397808
b1101 !
1"
#2397810
b1101 &
b1101 %
1$
#2397811
0"
#2397814
b101000 &
b101000 %
#2397818
b10100 &
b10100 %
#2397822
b1010 &
b1010 %
#2397826
b101 &
b101 %
#2397830
b10000 &
b10000 %
#2397834
b1000 &
b1000 %
#2397838
b100 &
b100 %
#2397842
b10 &
b10 %
#2397846
b1 &
1#
b1 %
#2397850
b0 &
b0 %
0#
0$
#4500012
