

================================================================
== Vivado HLS Report for 'custom_exp_double_s'
================================================================
* Date:           Sat Nov 11 13:02:39 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        monte-carlo.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.621 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      481|      481| 4.810 us | 4.810 us |  481|  481|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- EXP_LABEL  |      480|      480|        48|          -|          -|    10|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     22|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     14|    4385|   6030|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    253|    -|
|Register         |        -|      -|     441|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     14|    4826|   6305|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      6|       4|     11|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |dut_dadd_64ns_64ncud_U17  |dut_dadd_64ns_64ncud  |        0|      3|   445|  1149|    0|
    |dut_ddiv_64ns_64neOg_U19  |dut_ddiv_64ns_64neOg  |        0|      0|  3211|  3658|    0|
    |dut_dmul_64ns_64ndEe_U18  |dut_dmul_64ns_64ndEe  |        0|     11|   317|   578|    0|
    |dut_sitodp_32ns_6hbi_U20  |dut_sitodp_32ns_6hbi  |        0|      0|   412|   645|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|     14|  4385|  6030|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_87_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln127_fu_81_p2  |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  22|           8|           5|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  217|         50|    1|         50|
    |ap_return        |    9|          2|   64|        128|
    |i_0_reg_48       |    9|          2|    4|          8|
    |result_0_reg_36  |    9|          2|   64|        128|
    |term_0_reg_24    |    9|          2|   64|        128|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  253|         58|  197|        442|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  49|   0|   49|          0|
    |ap_return_preg   |  64|   0|   64|          0|
    |i_0_reg_48       |   4|   0|    4|          0|
    |i_reg_106        |   4|   0|    4|          0|
    |result_0_reg_36  |  64|   0|   64|          0|
    |term_0_reg_24    |  64|   0|   64|          0|
    |term_reg_121     |  64|   0|   64|          0|
    |tmp_reg_111      |  64|   0|   64|          0|
    |tmp_s_reg_116    |  64|   0|   64|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 441|   0|  441|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | custom_exp<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | custom_exp<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | custom_exp<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | custom_exp<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | custom_exp<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | custom_exp<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | custom_exp<double> | return value |
|x          |  in |   64|   ap_none  |          x         |    scalar    |
+-----------+-----+-----+------------+--------------------+--------------+

