
*** Running vivado
    with args -log reactionTimer_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source reactionTimer_TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source reactionTimer_TOP.tcl -notrace
Command: synth_design -top reactionTimer_TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 344.762 ; gain = 100.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reactionTimer_TOP' [C:/Users/Wendy Li/Desktop/FPGA1/sources/reactionTimer_TOP.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter PREPARATION bound to: 2'b01 
	Parameter TEST bound to: 2'b10 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Wendy Li/Desktop/FPGA1/sources/debouncer.v:3]
	Parameter THRESHOLD bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clockDivider' [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:3]
	Parameter THRESHOLD bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider' (1#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:3]
INFO: [Synth 8-638] synthesizing module 'edgeDetector' [C:/Users/Wendy Li/Desktop/FPGA1/sources/edgeDetector.v:3]
INFO: [Synth 8-256] done synthesizing module 'edgeDetector' (2#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/edgeDetector.v:3]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/debouncer.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Wendy Li/Desktop/FPGA1/sources/reactionTimer_TOP.v:51]
INFO: [Synth 8-638] synthesizing module 'result' [C:/Users/Wendy Li/Desktop/FPGA1/sources/result.v:3]
INFO: [Synth 8-638] synthesizing module 'clockDivider__parameterized0' [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:3]
	Parameter THRESHOLD bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider__parameterized0' (3#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:3]
INFO: [Synth 8-638] synthesizing module 'time_Accumulator' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:3]
INFO: [Synth 8-638] synthesizing module 'test' [C:/Users/Wendy Li/Desktop/FPGA1/sources/test.v:3]
INFO: [Synth 8-638] synthesizing module 'LCG' [C:/Users/Wendy Li/Desktop/FPGA1/sources/LCG.v:3]
	Parameter multiplier bound to: 1103515245 - type: integer 
	Parameter increment bound to: 12345 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LCG' (4#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/LCG.v:3]
INFO: [Synth 8-256] done synthesizing module 'test' (5#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/test.v:3]
INFO: [Synth 8-256] done synthesizing module 'time_Accumulator' (6#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:3]
INFO: [Synth 8-638] synthesizing module 'sevenSegmentDecoder' [C:/Users/Wendy Li/Desktop/FPGA1/sources/sevenSegmentDecoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'sevenSegmentDecoder' (7#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/sevenSegmentDecoder.v:3]
WARNING: [Synth 8-3848] Net reactionButton in module/entity result does not have driver. [C:/Users/Wendy Li/Desktop/FPGA1/sources/result.v:12]
INFO: [Synth 8-256] done synthesizing module 'result' (8#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/result.v:3]
INFO: [Synth 8-638] synthesizing module 'countingDown' [C:/Users/Wendy Li/Desktop/FPGA1/sources/countingDown.v:3]
INFO: [Synth 8-638] synthesizing module 'clockDivider__parameterized1' [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:3]
	Parameter THRESHOLD bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider__parameterized1' (8#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:3]
INFO: [Synth 8-256] done synthesizing module 'countingDown' (9#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/countingDown.v:3]
INFO: [Synth 8-256] done synthesizing module 'reactionTimer_TOP' (10#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/reactionTimer_TOP.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 397.148 ; gain = 152.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin UUT:reactionButton to constant 0 [C:/Users/Wendy Li/Desktop/FPGA1/sources/result.v:111]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 397.148 ; gain = 152.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Wendy Li/Desktop/FPGA1/constrains/Nexyx4_DDR_state_description_constrains.xdc]
Finished Parsing XDC File [C:/Users/Wendy Li/Desktop/FPGA1/constrains/Nexyx4_DDR_state_description_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Wendy Li/Desktop/FPGA1/constrains/Nexyx4_DDR_state_description_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/reactionTimer_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/reactionTimer_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 752.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 752.219 ; gain = 507.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 752.219 ; gain = 507.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 752.219 ; gain = 507.895
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:15]
INFO: [Synth 8-5544] ROM "seed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element timeCounter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/test.v:19]
INFO: [Synth 8-5544] ROM "rt_d1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rt_d2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rt_d3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:15]
INFO: [Synth 8-5544] ROM "ssdAnode" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countingDown" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'risingEdge_reg' [C:/Users/Wendy Li/Desktop/FPGA1/sources/edgeDetector.v:20]
WARNING: [Synth 8-327] inferring latch for variable 'fallingEdge_reg' [C:/Users/Wendy Li/Desktop/FPGA1/sources/edgeDetector.v:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 752.219 ; gain = 507.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                31x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reactionTimer_TOP 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module clockDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module clockDivider__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module LCG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                31x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module test 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module time_Accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module result 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module clockDivider__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module countingDown 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element fInalResult/UUT/UUT/testFail_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/test.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Wendy Li/Desktop/FPGA1/sources/LCG.v:20]
WARNING: [Synth 8-6014] Unused sequential element reset_debouncer/DEBOUNCE_CLOCK/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element triggerPre_debouncer/DEBOUNCE_CLOCK/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element reactionButton_debouncer/DEBOUNCE_CLOCK/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element fInalResult/CLOCK_1KHZ/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element fInalResult/UUT/CLOCK_1KHZ/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element fInalResult/UUT/UUT/CLOCK_1KHZ/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element fInalResult/UUT/UUT/timeCounter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/test.v:19]
WARNING: [Synth 8-6014] Unused sequential element COUNT_DOWN/CLOCK_1HZ/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:15]
DSP Report: Generating DSP fInalResult/UUT/UUT/UUT/seed1, operation Mode is: A*B.
DSP Report: operator fInalResult/UUT/UUT/UUT/seed1 is absorbed into DSP fInalResult/UUT/UUT/UUT/seed1.
DSP Report: operator fInalResult/UUT/UUT/UUT/seed1 is absorbed into DSP fInalResult/UUT/UUT/UUT/seed1.
DSP Report: Generating DSP fInalResult/UUT/UUT/UUT/seed1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fInalResult/UUT/UUT/UUT/seed1 is absorbed into DSP fInalResult/UUT/UUT/UUT/seed1.
DSP Report: operator fInalResult/UUT/UUT/UUT/seed1 is absorbed into DSP fInalResult/UUT/UUT/UUT/seed1.
DSP Report: Generating DSP fInalResult/UUT/UUT/UUT/seed1, operation Mode is: A*(B:0x4e6d).
DSP Report: operator fInalResult/UUT/UUT/UUT/seed1 is absorbed into DSP fInalResult/UUT/UUT/UUT/seed1.
DSP Report: operator fInalResult/UUT/UUT/UUT/seed1 is absorbed into DSP fInalResult/UUT/UUT/UUT/seed1.
DSP Report: Generating DSP fInalResult/UUT/UUT/UUT/seed1, operation Mode is: (PCIN>>17)+(A:0x4e6d)*B.
DSP Report: operator fInalResult/UUT/UUT/UUT/seed1 is absorbed into DSP fInalResult/UUT/UUT/UUT/seed1.
DSP Report: operator fInalResult/UUT/UUT/UUT/seed1 is absorbed into DSP fInalResult/UUT/UUT/UUT/seed1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fInalResult/testFail_reg )
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[0]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[1]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[2]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[3]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[4]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[5]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[6]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[7]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[8]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[9]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[10]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[11]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[12]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[13]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3886] merging instance 'fInalResult/led_reg[14]' (FDRE) to 'fInalResult/led_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fInalResult/led_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COUNT_DOWN/ssdAnode_reg[0] )
INFO: [Synth 8-3886] merging instance 'COUNT_DOWN/ssdAnode_reg[1]' (FDSE) to 'COUNT_DOWN/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'COUNT_DOWN/ssdAnode_reg[2]' (FDSE) to 'COUNT_DOWN/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'COUNT_DOWN/ssdAnode_reg[3]' (FDSE) to 'COUNT_DOWN/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'COUNT_DOWN/ssdAnode_reg[4]' (FDSE) to 'COUNT_DOWN/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'fInalResult/ssdAnode_reg[4]' (FDE) to 'fInalResult/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'COUNT_DOWN/ssdAnode_reg[5]' (FDSE) to 'COUNT_DOWN/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'fInalResult/ssdAnode_reg[5]' (FDE) to 'fInalResult/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'COUNT_DOWN/ssdAnode_reg[6]' (FDSE) to 'COUNT_DOWN/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'fInalResult/ssdAnode_reg[6]' (FDE) to 'fInalResult/ssdAnode_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\COUNT_DOWN/ssdAnode_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fInalResult/ssdAnode_reg[7] )
INFO: [Synth 8-3886] merging instance 'fInalResult/display_reg[1]' (FDE) to 'fInalResult/display_reg[3]'
INFO: [Synth 8-3886] merging instance 'fInalResult/display_reg[0]' (FDE) to 'fInalResult/display_reg[2]'
WARNING: [Synth 8-3332] Sequential element (reset_debouncer/DEBOUNCE_CLOCK_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/CLOCK_1KHZ_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ_EDGE/risingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/CLOCK_1KHZ_EDGE/risingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/CLOCK_1KHZ_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/led_reg[0]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net led[15] with 1st driver pin 'fInalResult/UUT/UUT/led_reg[0]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/test.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led[15] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/test.v:20]
CRITICAL WARNING: [Synth 8-5559] multi-driven net led[15] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/test.v:20]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d0_reg[3]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d0[3] with 1st driver pin 'fInalResult/UUT/rt_d0_reg[3]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d0[3] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:21]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d0[3] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:21]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d0_reg[2]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d0[2] with 1st driver pin 'fInalResult/UUT/rt_d0_reg[2]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d0[2] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:21]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d0[2] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:21]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d0_reg[1]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d0[1] with 1st driver pin 'fInalResult/UUT/rt_d0_reg[1]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d0[1] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:21]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d0[1] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:21]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d0_reg[0]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d0[0] with 1st driver pin 'fInalResult/UUT/rt_d0_reg[0]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d0[0] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:21]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d0[0] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:21]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d1_reg[3]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d1[3] with 1st driver pin 'fInalResult/UUT/rt_d1_reg[3]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:22]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d1[3] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:22]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d1[3] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:22]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d1_reg[2]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d1[2] with 1st driver pin 'fInalResult/UUT/rt_d1_reg[2]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:22]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d1[2] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:22]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d1[2] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:22]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d1_reg[1]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d1[1] with 1st driver pin 'fInalResult/UUT/rt_d1_reg[1]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:22]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d1[1] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:22]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d1[1] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:22]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d1_reg[0]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d1[0] with 1st driver pin 'fInalResult/UUT/rt_d1_reg[0]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:22]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d1[0] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:22]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d1[0] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:22]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d2_reg[3]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d2[3] with 1st driver pin 'fInalResult/UUT/rt_d2_reg[3]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d2[3] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d2[3] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:23]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d2_reg[2]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d2[2] with 1st driver pin 'fInalResult/UUT/rt_d2_reg[2]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d2[2] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d2[2] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:23]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d2_reg[1]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d2[1] with 1st driver pin 'fInalResult/UUT/rt_d2_reg[1]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d2[1] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d2[1] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:23]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d2_reg[0]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d2[0] with 1st driver pin 'fInalResult/UUT/rt_d2_reg[0]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d2[0] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d2[0] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:23]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d3_reg[3]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d3[3] with 1st driver pin 'fInalResult/UUT/rt_d3_reg[3]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d3[3] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:24]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d3[3] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:24]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d3_reg[2]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d3[2] with 1st driver pin 'fInalResult/UUT/rt_d3_reg[2]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d3[2] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:24]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d3[2] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:24]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d3_reg[1]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d3[1] with 1st driver pin 'fInalResult/UUT/rt_d3_reg[1]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d3[1] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:24]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d3[1] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:24]
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/rt_d3_reg[0]) is unused and will be removed from module reactionTimer_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d3[0] with 1st driver pin 'fInalResult/UUT/rt_d3_reg[0]/Q' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rt_d3[0] with 2nd driver pin 'GND' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:24]
CRITICAL WARNING: [Synth 8-5559] multi-driven net rt_d3[0] is connected to constant driver, other driver is ignored [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:24]
WARNING: [Synth 8-3332] Sequential element (COUNT_DOWN/CLOCK_1HZ_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[0]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[1]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[2]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[3]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[4]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[5]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[6]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[7]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[8]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[9]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[10]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[11]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[12]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[13]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[14]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[15]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[16]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[17]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[18]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[19]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[20]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[21]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[22]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[23]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[24]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[25]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[26]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[27]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[28]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[29]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[30]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/counter_reg[31]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ/dividedClk_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ_EDGE/pipeline_reg[1]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/CLOCK_1KHZ_EDGE/pipeline_reg[0]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[31]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[30]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[29]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[28]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[27]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[26]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[25]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[24]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[23]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[22]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[21]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[20]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[19]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[18]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[17]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[16]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[15]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[14]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[13]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[12]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[11]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[10]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[9]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[8]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[7]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[6]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[5]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[4]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[3]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[2]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[1]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/UUT/seed_reg[0]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/CLOCK_1KHZ/counter_reg[0]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/CLOCK_1KHZ/counter_reg[1]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/CLOCK_1KHZ/counter_reg[2]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/CLOCK_1KHZ/counter_reg[3]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/CLOCK_1KHZ/counter_reg[4]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/CLOCK_1KHZ/counter_reg[5]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (fInalResult/UUT/UUT/CLOCK_1KHZ/counter_reg[6]) is unused and will be removed from module reactionTimer_TOP.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 752.219 ; gain = 507.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|reactionTimer_TOP | A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|reactionTimer_TOP | (PCIN>>17)+A*B          | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|reactionTimer_TOP | A*(B:0x4e6d)            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|reactionTimer_TOP | (PCIN>>17)+(A:0x4e6d)*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 752.219 ; gain = 507.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 763.789 ; gain = 519.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 765.066 ; gain = 520.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 765.066 ; gain = 520.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 765.066 ; gain = 520.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 765.066 ; gain = 520.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 765.066 ; gain = 520.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 765.066 ; gain = 520.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 765.066 ; gain = 520.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |     5|
|4     |LUT2   |    25|
|5     |LUT3   |    13|
|6     |LUT4   |    12|
|7     |LUT5   |     8|
|8     |LUT6   |    48|
|9     |FDRE   |   215|
|10    |LDP    |     5|
|11    |IBUF   |     4|
|12    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------------+------+
|      |Instance                   |Module                       |Cells |
+------+---------------------------+-----------------------------+------+
|1     |top                        |                             |   408|
|2     |  COUNT_DOWN               |countingDown                 |    90|
|3     |    CLOCK_1HZ              |clockDivider__parameterized1 |    52|
|4     |    CLOCK_1HZ_EDGE         |edgeDetector_7               |     9|
|5     |  fInalResult              |result                       |    79|
|6     |    CLOCK_1KHZ             |clockDivider__parameterized0 |    51|
|7     |    CLOCK_1KHZ_EDGE        |edgeDetector_6               |     5|
|8     |  reactionButton_debouncer |debouncer                    |    70|
|9     |    DEBOUNCE_CLOCK         |clockDivider_4               |    50|
|10    |    DEBOUNCE_CLOCK_EDGE    |edgeDetector_5               |     5|
|11    |  reset_debouncer          |debouncer_0                  |    66|
|12    |    DEBOUNCE_CLOCK         |clockDivider_2               |    50|
|13    |    DEBOUNCE_CLOCK_EDGE    |edgeDetector_3               |     5|
|14    |  triggerPre_debouncer     |debouncer_1                  |    64|
|15    |    DEBOUNCE_CLOCK         |clockDivider                 |    50|
|16    |    DEBOUNCE_CLOCK_EDGE    |edgeDetector                 |     5|
+------+---------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 765.066 ; gain = 520.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 51 critical warnings and 180 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 765.066 ; gain = 165.672
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 765.066 ; gain = 520.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDP => LDPE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 117 Warnings, 51 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 765.066 ; gain = 533.738
INFO: [Common 17-1381] The checkpoint 'C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git/Reaction_Timer_assignment1.runs/synth_1/reactionTimer_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file reactionTimer_TOP_utilization_synth.rpt -pb reactionTimer_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 765.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 11 18:05:50 2018...
