Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Mon Feb 10 19:35:43 2020
| Host         : LAPTOP-7Q5UGIUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ov7670_top_timing_summary_routed.rpt -pb ov7670_top_timing_summary_routed.pb -rpx ov7670_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7670_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 401 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_125M (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1651 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.325        0.000                      0                 1285        0.122        0.000                      0                 1285        2.000        0.000                       0                   571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock_inst/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clock         {0.000 20.000}       40.000          25.000          
  clkfbout_clock         {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_inst/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clock              25.325        0.000                      0                 1285        0.122        0.000                      0                 1285       19.500        0.000                       0                   567  
  clkfbout_clock                                                                                                                                                          12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_inst/inst/clk_in1
  To Clock:  clock_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_inst/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack       25.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.325ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        14.383ns  (logic 2.106ns (14.642%)  route 12.277ns (85.358%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.224ns = ( 36.776 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.653ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.705    -3.653    u_VGA_Dispay/clk_out1
    SLICE_X1Y87          FDCE                                         r  u_VGA_Dispay/hCounter_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456    -3.197 r  u_VGA_Dispay/hCounter_reg[3]_rep/Q
                         net (fo=146, routed)         9.064     5.867    u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]_2
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.991 r  u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_526/O
                         net (fo=1, routed)           0.000     5.991    u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_526_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.524 r  u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000     6.524    u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]_i_410_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.778 r  u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]_i_271/CO[0]
                         net (fo=1, routed)           0.952     7.730    u_VGA_Dispay/u_scaling/lcd_scaling777_in
    SLICE_X29Y68         LUT4 (Prop_lut4_I2_O)        0.367     8.097 r  u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_100/O
                         net (fo=1, routed)           0.950     9.047    u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_100_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.171 r  u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_30/O
                         net (fo=1, routed)           0.876    10.047    u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_30_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_7/O
                         net (fo=1, routed)           0.435    10.606    u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_7_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.730 r  u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_1/O
                         net (fo=1, routed)           0.000    10.730    u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_1_n_0
    SLICE_X36Y73         FDCE                                         r  u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.544 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    35.138    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.229 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.547    36.776    u_VGA_Dispay/u_scaling/clk_out1
    SLICE_X36Y73         FDCE                                         r  u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]/C
                         clock pessimism             -0.573    36.203    
                         clock uncertainty           -0.176    36.027    
    SLICE_X36Y73         FDCE (Setup_fdce_C_D)        0.029    36.056    u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]
  -------------------------------------------------------------------
                         required time                         36.056    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                 25.325    

Slack (MET) :             25.402ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_application/lcd_block_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        14.377ns  (logic 2.118ns (14.732%)  route 12.259ns (85.268%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.226ns = ( 36.774 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.623ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.735    -3.623    u_VGA_Dispay/clk_out1
    SLICE_X41Y85         FDCE                                         r  u_VGA_Dispay/hCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.456    -3.167 r  u_VGA_Dispay/hCounter_reg[4]/Q
                         net (fo=115, routed)         6.586     3.419    u_VGA_Dispay/u_application/lcd_block_reg[4]_0[1]
    SLICE_X7Y98          LUT2 (Prop_lut2_I0_O)        0.124     3.543 r  u_VGA_Dispay/u_application/lcd_block[4]_i_911/O
                         net (fo=1, routed)           0.000     3.543    u_VGA_Dispay/u_application/lcd_block[4]_i_911_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.941 r  u_VGA_Dispay/u_application/lcd_block_reg[4]_i_666/CO[3]
                         net (fo=1, routed)           0.000     3.941    u_VGA_Dispay/u_application/lcd_block_reg[4]_i_666_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.212 r  u_VGA_Dispay/u_application/lcd_block_reg[4]_i_358/CO[0]
                         net (fo=1, routed)           1.101     5.313    u_VGA_Dispay/u_application/lcd_block_reg[4]_i_358_n_3
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.373     5.686 r  u_VGA_Dispay/u_application/lcd_block[4]_i_137/O
                         net (fo=1, routed)           0.545     6.231    u_VGA_Dispay/u_application/lcd_block[4]_i_137_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.355 r  u_VGA_Dispay/u_application/lcd_block[4]_i_45/O
                         net (fo=1, routed)           0.856     7.211    u_VGA_Dispay/u_application/lcd_block[4]_i_45_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.335 r  u_VGA_Dispay/u_application/lcd_block[4]_i_10/O
                         net (fo=1, routed)           0.807     8.142    u_VGA_Dispay/u_application/lcd_block[4]_i_10_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.266 f  u_VGA_Dispay/u_application/lcd_block[4]_i_2/O
                         net (fo=1, routed)           2.364    10.630    u_VGA_Dispay/u_application/lcd_block[4]_i_2_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.754 r  u_VGA_Dispay/u_application/lcd_block[4]_i_1/O
                         net (fo=1, routed)           0.000    10.754    u_VGA_Dispay/u_application/lcd_block[4]_i_1_n_0
    SLICE_X36Y75         FDCE                                         r  u_VGA_Dispay/u_application/lcd_block_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.544 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    35.138    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.229 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.545    36.774    u_VGA_Dispay/u_application/clk_out1
    SLICE_X36Y75         FDCE                                         r  u_VGA_Dispay/u_application/lcd_block_reg[4]/C
                         clock pessimism             -0.473    36.301    
                         clock uncertainty           -0.176    36.125    
    SLICE_X36Y75         FDCE (Setup_fdce_C_D)        0.031    36.156    u_VGA_Dispay/u_application/lcd_block_reg[4]
  -------------------------------------------------------------------
                         required time                         36.156    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                 25.402    

Slack (MET) :             25.929ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        13.706ns  (logic 2.332ns (17.015%)  route 11.374ns (82.985%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.290ns = ( 36.710 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.645ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.713    -3.645    u_VGA_Dispay/clk_out1
    SLICE_X4Y92          FDCE                                         r  u_VGA_Dispay/hCounter_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.518    -3.127 f  u_VGA_Dispay/hCounter_reg[2]_rep/Q
                         net (fo=102, routed)         6.262     3.135    u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[10]_i_328_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.259 r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_2151/O
                         net (fo=1, routed)           0.000     3.259    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_2151_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.809 r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[10]_i_1068/CO[3]
                         net (fo=1, routed)           0.000     3.809    u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[10]_i_1068_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.080 r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[10]_i_379/CO[0]
                         net (fo=1, routed)           0.824     4.904    u_VGA_Dispay/u_scoreboard/lcd_scoreboard8234_in
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.373     5.277 r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_114/O
                         net (fo=1, routed)           1.279     6.556    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_114_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.680 f  u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_34/O
                         net (fo=2, routed)           1.441     8.120    u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[10]_i_3_0
    SLICE_X23Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.244 f  u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[10]_i_12/O
                         net (fo=1, routed)           0.762     9.006    u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[10]_i_12_n_0
    SLICE_X24Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.130 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[10]_i_3/O
                         net (fo=1, routed)           0.806     9.937    u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[10]_i_3_n_0
    SLICE_X25Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.061 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[10]_i_1/O
                         net (fo=1, routed)           0.000    10.061    u_VGA_Dispay/u_scoreboard/p_0_out[10]
    SLICE_X25Y92         FDCE                                         r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.544 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    35.138    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.229 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.481    36.710    u_VGA_Dispay/u_scoreboard/clk_out1
    SLICE_X25Y92         FDCE                                         r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[10]/C
                         clock pessimism             -0.573    36.137    
                         clock uncertainty           -0.176    35.961    
    SLICE_X25Y92         FDCE (Setup_fdce_C_D)        0.029    35.990    u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[10]
  -------------------------------------------------------------------
                         required time                         35.990    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                 25.929    

Slack (MET) :             26.733ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_scoreboard/disx_4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 1.324ns (10.182%)  route 11.679ns (89.818%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.287ns = ( 36.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.643ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.715    -3.643    u_VGA_Dispay/clk_out1
    SLICE_X5Y97          FDCE                                         r  u_VGA_Dispay/hCounter_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456    -3.187 r  u_VGA_Dispay/hCounter_reg[0]_rep__1/Q
                         net (fo=139, routed)         5.854     2.667    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_4_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124     2.791 r  u_VGA_Dispay/u_scoreboard/lcd_scaling[15]_i_32/O
                         net (fo=5, routed)           1.113     3.904    u_VGA_Dispay/u_scoreboard/hCounter_reg[0]_rep__1
    SLICE_X40Y82         LUT6 (Prop_lut6_I5_O)        0.124     4.028 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_20/O
                         net (fo=1, routed)           0.581     4.609    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_20_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.733 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_17/O
                         net (fo=1, routed)           0.165     4.898    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_17_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.022 f  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_13/O
                         net (fo=2, routed)           1.035     6.057    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_13_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.181 f  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_7/O
                         net (fo=2, routed)           0.573     6.754    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_7_n_0
    SLICE_X29Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.878 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_3/O
                         net (fo=10, routed)          2.358     9.236    u_VGA_Dispay/u_scoreboard/u_bin_dec/disx_9_reg[4]_0
    SLICE_X21Y89         LUT4 (Prop_lut4_I1_O)        0.124     9.360 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/disx_4[4]_i_1/O
                         net (fo=1, routed)           0.000     9.360    u_VGA_Dispay/u_scoreboard/u_bin_dec_n_5
    SLICE_X21Y89         FDRE                                         r  u_VGA_Dispay/u_scoreboard/disx_4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.544 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    35.138    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.229 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.484    36.713    u_VGA_Dispay/u_scoreboard/clk_out1
    SLICE_X21Y89         FDRE                                         r  u_VGA_Dispay/u_scoreboard/disx_4_reg[4]/C
                         clock pessimism             -0.473    36.240    
                         clock uncertainty           -0.176    36.064    
    SLICE_X21Y89         FDRE (Setup_fdre_C_D)        0.029    36.093    u_VGA_Dispay/u_scoreboard/disx_4_reg[4]
  -------------------------------------------------------------------
                         required time                         36.093    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                 26.733    

Slack (MET) :             27.027ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_scoreboard/disx_5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 1.324ns (10.417%)  route 11.386ns (89.583%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.285ns = ( 36.715 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.643ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.715    -3.643    u_VGA_Dispay/clk_out1
    SLICE_X5Y97          FDCE                                         r  u_VGA_Dispay/hCounter_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456    -3.187 r  u_VGA_Dispay/hCounter_reg[0]_rep__1/Q
                         net (fo=139, routed)         5.854     2.667    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_4_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124     2.791 r  u_VGA_Dispay/u_scoreboard/lcd_scaling[15]_i_32/O
                         net (fo=5, routed)           1.113     3.904    u_VGA_Dispay/u_scoreboard/hCounter_reg[0]_rep__1
    SLICE_X40Y82         LUT6 (Prop_lut6_I5_O)        0.124     4.028 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_20/O
                         net (fo=1, routed)           0.581     4.609    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_20_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.733 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_17/O
                         net (fo=1, routed)           0.165     4.898    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_17_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.022 f  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_13/O
                         net (fo=2, routed)           1.035     6.057    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_13_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.181 f  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_7/O
                         net (fo=2, routed)           0.573     6.754    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_7_n_0
    SLICE_X29Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.878 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_3/O
                         net (fo=10, routed)          2.065     8.943    u_VGA_Dispay/u_scoreboard/u_bin_dec/disx_9_reg[4]_0
    SLICE_X18Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.067 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/disx_5[4]_i_1/O
                         net (fo=1, routed)           0.000     9.067    u_VGA_Dispay/u_scoreboard/u_bin_dec_n_6
    SLICE_X18Y91         FDRE                                         r  u_VGA_Dispay/u_scoreboard/disx_5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.544 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    35.138    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.229 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.486    36.715    u_VGA_Dispay/u_scoreboard/clk_out1
    SLICE_X18Y91         FDRE                                         r  u_VGA_Dispay/u_scoreboard/disx_5_reg[4]/C
                         clock pessimism             -0.473    36.242    
                         clock uncertainty           -0.176    36.066    
    SLICE_X18Y91         FDRE (Setup_fdre_C_D)        0.029    36.095    u_VGA_Dispay/u_scoreboard/disx_5_reg[4]
  -------------------------------------------------------------------
                         required time                         36.095    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                 27.027    

Slack (MET) :             27.122ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_scoreboard/disx_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        12.618ns  (logic 1.324ns (10.493%)  route 11.294ns (89.507%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.285ns = ( 36.715 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.643ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.715    -3.643    u_VGA_Dispay/clk_out1
    SLICE_X5Y97          FDCE                                         r  u_VGA_Dispay/hCounter_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456    -3.187 r  u_VGA_Dispay/hCounter_reg[0]_rep__1/Q
                         net (fo=139, routed)         5.854     2.667    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_4_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124     2.791 r  u_VGA_Dispay/u_scoreboard/lcd_scaling[15]_i_32/O
                         net (fo=5, routed)           1.113     3.904    u_VGA_Dispay/u_scoreboard/hCounter_reg[0]_rep__1
    SLICE_X40Y82         LUT6 (Prop_lut6_I5_O)        0.124     4.028 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_20/O
                         net (fo=1, routed)           0.581     4.609    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_20_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.733 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_17/O
                         net (fo=1, routed)           0.165     4.898    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_17_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.022 f  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_13/O
                         net (fo=2, routed)           1.035     6.057    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_13_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.181 f  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_7/O
                         net (fo=2, routed)           0.573     6.754    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_7_n_0
    SLICE_X29Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.878 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_3/O
                         net (fo=10, routed)          1.973     8.851    u_VGA_Dispay/u_scoreboard/u_bin_dec/disx_9_reg[4]_0
    SLICE_X21Y94         LUT4 (Prop_lut4_I1_O)        0.124     8.975 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/disx_2[4]_i_1/O
                         net (fo=1, routed)           0.000     8.975    u_VGA_Dispay/u_scoreboard/u_bin_dec_n_3
    SLICE_X21Y94         FDRE                                         r  u_VGA_Dispay/u_scoreboard/disx_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.544 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    35.138    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.229 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.486    36.715    u_VGA_Dispay/u_scoreboard/clk_out1
    SLICE_X21Y94         FDRE                                         r  u_VGA_Dispay/u_scoreboard/disx_2_reg[4]/C
                         clock pessimism             -0.473    36.242    
                         clock uncertainty           -0.176    36.066    
    SLICE_X21Y94         FDRE (Setup_fdre_C_D)        0.031    36.097    u_VGA_Dispay/u_scoreboard/disx_2_reg[4]
  -------------------------------------------------------------------
                         required time                         36.097    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                 27.122    

Slack (MET) :             27.267ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/frame_en_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        12.605ns  (logic 1.932ns (15.328%)  route 10.673ns (84.672%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.226ns = ( 36.774 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.633ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.725    -3.633    u_VGA_Dispay/clk_out1
    SLICE_X38Y79         FDCE                                         r  u_VGA_Dispay/hCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDCE (Prop_fdce_C_Q)         0.518    -3.115 r  u_VGA_Dispay/hCounter_reg[6]/Q
                         net (fo=423, routed)         7.053     3.938    u_VGA_Dispay/Q[1]
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     4.062 r  u_VGA_Dispay/frame_en[2]_i_120/O
                         net (fo=1, routed)           0.000     4.062    u_VGA_Dispay/frame_en[2]_i_120_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.460 r  u_VGA_Dispay/frame_en_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     4.460    u_VGA_Dispay/frame_en_reg[2]_i_84_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.731 f  u_VGA_Dispay/frame_en_reg[2]_i_40/CO[0]
                         net (fo=1, routed)           1.027     5.758    u_VGA_Dispay/frame_en61_out
    SLICE_X4Y75          LUT5 (Prop_lut5_I3_O)        0.373     6.131 f  u_VGA_Dispay/frame_en[2]_i_13/O
                         net (fo=1, routed)           0.452     6.583    u_VGA_Dispay/frame_en[2]_i_13_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.707 f  u_VGA_Dispay/frame_en[2]_i_4/O
                         net (fo=3, routed)           2.141     8.848    u_VGA_Dispay/frame_en[2]_i_4_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.972 r  u_VGA_Dispay/frame_en[2]_i_1/O
                         net (fo=1, routed)           0.000     8.972    u_VGA_Dispay/frame_en[2]
    SLICE_X38Y75         FDCE                                         r  u_VGA_Dispay/frame_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.544 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    35.138    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.229 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.545    36.774    u_VGA_Dispay/clk_out1
    SLICE_X38Y75         FDCE                                         r  u_VGA_Dispay/frame_en_reg[2]/C
                         clock pessimism             -0.436    36.338    
                         clock uncertainty           -0.176    36.162    
    SLICE_X38Y75         FDCE (Setup_fdce_C_D)        0.077    36.239    u_VGA_Dispay/frame_en_reg[2]
  -------------------------------------------------------------------
                         required time                         36.239    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 27.267    

Slack (MET) :             27.289ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_scoreboard/disx_8_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        12.450ns  (logic 1.324ns (10.634%)  route 11.126ns (89.366%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 36.716 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.643ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.715    -3.643    u_VGA_Dispay/clk_out1
    SLICE_X5Y97          FDCE                                         r  u_VGA_Dispay/hCounter_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456    -3.187 r  u_VGA_Dispay/hCounter_reg[0]_rep__1/Q
                         net (fo=139, routed)         5.854     2.667    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_4_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124     2.791 r  u_VGA_Dispay/u_scoreboard/lcd_scaling[15]_i_32/O
                         net (fo=5, routed)           1.113     3.904    u_VGA_Dispay/u_scoreboard/hCounter_reg[0]_rep__1
    SLICE_X40Y82         LUT6 (Prop_lut6_I5_O)        0.124     4.028 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_20/O
                         net (fo=1, routed)           0.581     4.609    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_20_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.733 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_17/O
                         net (fo=1, routed)           0.165     4.898    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_17_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.022 f  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_13/O
                         net (fo=2, routed)           1.035     6.057    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_13_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.181 f  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_7/O
                         net (fo=2, routed)           0.573     6.754    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_7_n_0
    SLICE_X29Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.878 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_3/O
                         net (fo=10, routed)          1.805     8.683    u_VGA_Dispay/u_scoreboard/u_bin_dec/disx_9_reg[4]_0
    SLICE_X19Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.807 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/disx_8[4]_i_1/O
                         net (fo=1, routed)           0.000     8.807    u_VGA_Dispay/u_scoreboard/u_bin_dec_n_9
    SLICE_X19Y94         FDRE                                         r  u_VGA_Dispay/u_scoreboard/disx_8_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.544 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    35.138    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.229 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.487    36.716    u_VGA_Dispay/u_scoreboard/clk_out1
    SLICE_X19Y94         FDRE                                         r  u_VGA_Dispay/u_scoreboard/disx_8_reg[4]/C
                         clock pessimism             -0.473    36.243    
                         clock uncertainty           -0.176    36.067    
    SLICE_X19Y94         FDRE (Setup_fdre_C_D)        0.029    36.096    u_VGA_Dispay/u_scoreboard/disx_8_reg[4]
  -------------------------------------------------------------------
                         required time                         36.096    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                 27.289    

Slack (MET) :             27.299ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/frame_en_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        12.525ns  (logic 1.932ns (15.425%)  route 10.593ns (84.575%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.226ns = ( 36.774 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.633ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.725    -3.633    u_VGA_Dispay/clk_out1
    SLICE_X38Y79         FDCE                                         r  u_VGA_Dispay/hCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDCE (Prop_fdce_C_Q)         0.518    -3.115 r  u_VGA_Dispay/hCounter_reg[6]/Q
                         net (fo=423, routed)         7.053     3.938    u_VGA_Dispay/Q[1]
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124     4.062 r  u_VGA_Dispay/frame_en[2]_i_120/O
                         net (fo=1, routed)           0.000     4.062    u_VGA_Dispay/frame_en[2]_i_120_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.460 r  u_VGA_Dispay/frame_en_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     4.460    u_VGA_Dispay/frame_en_reg[2]_i_84_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.731 f  u_VGA_Dispay/frame_en_reg[2]_i_40/CO[0]
                         net (fo=1, routed)           1.027     5.758    u_VGA_Dispay/frame_en61_out
    SLICE_X4Y75          LUT5 (Prop_lut5_I3_O)        0.373     6.131 f  u_VGA_Dispay/frame_en[2]_i_13/O
                         net (fo=1, routed)           0.452     6.583    u_VGA_Dispay/frame_en[2]_i_13_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.707 f  u_VGA_Dispay/frame_en[2]_i_4/O
                         net (fo=3, routed)           2.062     8.768    u_VGA_Dispay/frame_en[2]_i_4_n_0
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.124     8.892 r  u_VGA_Dispay/frame_en[1]_i_1/O
                         net (fo=1, routed)           0.000     8.892    u_VGA_Dispay/frame_en[1]
    SLICE_X36Y75         FDCE                                         r  u_VGA_Dispay/frame_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.544 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    35.138    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.229 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.545    36.774    u_VGA_Dispay/clk_out1
    SLICE_X36Y75         FDCE                                         r  u_VGA_Dispay/frame_en_reg[1]/C
                         clock pessimism             -0.436    36.338    
                         clock uncertainty           -0.176    36.162    
    SLICE_X36Y75         FDCE (Setup_fdce_C_D)        0.029    36.191    u_VGA_Dispay/frame_en_reg[1]
  -------------------------------------------------------------------
                         required time                         36.191    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 27.299    

Slack (MET) :             27.430ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_scoreboard/disx_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        12.309ns  (logic 1.324ns (10.756%)  route 10.985ns (89.244%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 36.716 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.643ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -7.213 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -5.459    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.358 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.715    -3.643    u_VGA_Dispay/clk_out1
    SLICE_X5Y97          FDCE                                         r  u_VGA_Dispay/hCounter_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456    -3.187 r  u_VGA_Dispay/hCounter_reg[0]_rep__1/Q
                         net (fo=139, routed)         5.854     2.667    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_4_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124     2.791 r  u_VGA_Dispay/u_scoreboard/lcd_scaling[15]_i_32/O
                         net (fo=5, routed)           1.113     3.904    u_VGA_Dispay/u_scoreboard/hCounter_reg[0]_rep__1
    SLICE_X40Y82         LUT6 (Prop_lut6_I5_O)        0.124     4.028 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_20/O
                         net (fo=1, routed)           0.581     4.609    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_20_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.733 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_17/O
                         net (fo=1, routed)           0.165     4.898    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_17_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.022 f  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_13/O
                         net (fo=2, routed)           1.035     6.057    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_13_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.181 f  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_7/O
                         net (fo=2, routed)           0.573     6.754    u_VGA_Dispay/u_scoreboard/disx_0[4]_i_7_n_0
    SLICE_X29Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.878 r  u_VGA_Dispay/u_scoreboard/disx_0[4]_i_3/O
                         net (fo=10, routed)          1.664     8.542    u_VGA_Dispay/u_scoreboard/u_bin_dec/disx_9_reg[4]_0
    SLICE_X19Y93         LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/disx_0[4]_i_1/O
                         net (fo=1, routed)           0.000     8.666    u_VGA_Dispay/u_scoreboard/u_bin_dec_n_1
    SLICE_X19Y93         FDRE                                         r  u_VGA_Dispay/u_scoreboard/disx_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    K17                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    33.544 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    35.138    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.229 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         1.487    36.716    u_VGA_Dispay/u_scoreboard/clk_out1
    SLICE_X19Y93         FDRE                                         r  u_VGA_Dispay/u_scoreboard/disx_0_reg[4]/C
                         clock pessimism             -0.473    36.243    
                         clock uncertainty           -0.176    36.067    
    SLICE_X19Y93         FDRE (Setup_fdre_C_D)        0.029    36.096    u_VGA_Dispay/u_scoreboard/disx_0_reg[4]
  -------------------------------------------------------------------
                         required time                         36.096    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                 27.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.580    -0.688    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.547 r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.491    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y80         FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.848    -0.641    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y80         FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.047    -0.688    
    SLICE_X43Y80         FDPE (Hold_fdpe_C_D)         0.075    -0.613    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/LUT_INDEX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.592    -0.676    IIC/clk_out1
    SLICE_X43Y38         FDRE                                         r  IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  IIC/LUT_INDEX_reg[3]/Q
                         net (fo=6, routed)           0.088    -0.446    IIC/LUT_INDEX_reg_n_0_[3]
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.045    -0.401 r  IIC/LUT_INDEX_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.401    IIC/LUT_INDEX_rep[5]_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  IIC/LUT_INDEX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.861    -0.628    IIC/clk_out1
    SLICE_X42Y38         FDRE                                         r  IIC/LUT_INDEX_reg[5]/C
                         clock pessimism             -0.035    -0.663    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.121    -0.542    IIC/LUT_INDEX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 IIC/LUT_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/LUT_INDEX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.592    -0.676    IIC/clk_out1
    SLICE_X43Y38         FDRE                                         r  IIC/LUT_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  IIC/LUT_INDEX_reg[0]/Q
                         net (fo=8, routed)           0.099    -0.436    IIC/LUT_INDEX_reg_n_0_[0]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.048    -0.388 r  IIC/LUT_INDEX_rep[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.388    IIC/LUT_INDEX_rep[1]_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  IIC/LUT_INDEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.861    -0.628    IIC/clk_out1
    SLICE_X42Y38         FDRE                                         r  IIC/LUT_INDEX_reg[1]/C
                         clock pessimism             -0.035    -0.663    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.123    -0.540    IIC/LUT_INDEX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.587    -0.681    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y99         FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.517 r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.060    -0.457    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.412 r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.412    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X39Y99         FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.857    -0.632    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y99         FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.036    -0.668    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.092    -0.576    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.559    -0.709    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y94         FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.545 r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.072    -0.472    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.427 r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.427    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X33Y94         FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.828    -0.661    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y94         FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.035    -0.696    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.092    -0.604    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/vCounter_reg[5]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/vCounter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.752%)  route 0.125ns (40.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.557    -0.711    u_VGA_Dispay/clk_out1
    SLICE_X35Y89         FDCE                                         r  u_VGA_Dispay/vCounter_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.570 r  u_VGA_Dispay/vCounter_reg[5]_rep__1/Q
                         net (fo=68, routed)          0.125    -0.445    u_VGA_Dispay/vCounter_reg[5]_rep__1_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.400 r  u_VGA_Dispay/vCounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.400    u_VGA_Dispay/vCounter[6]_i_1_n_0
    SLICE_X34Y89         FDCE                                         r  u_VGA_Dispay/vCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.827    -0.662    u_VGA_Dispay/clk_out1
    SLICE_X34Y89         FDCE                                         r  u_VGA_Dispay/vCounter_reg[6]/C
                         clock pessimism             -0.036    -0.698    
    SLICE_X34Y89         FDCE (Hold_fdce_C_D)         0.121    -0.577    u_VGA_Dispay/vCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/x_sum_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/x_center_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.159%)  route 0.140ns (49.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.569    -0.699    u_VGA_Dispay/clk_out1
    SLICE_X1Y71          FDCE                                         r  u_VGA_Dispay/x_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.558 r  u_VGA_Dispay/x_sum_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.418    u_VGA_Dispay/p_0_in[0]
    SLICE_X0Y71          FDCE                                         r  u_VGA_Dispay/x_center_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.836    -0.653    u_VGA_Dispay/clk_out1
    SLICE_X0Y71          FDCE                                         r  u_VGA_Dispay/x_center_reg[0]/C
                         clock pessimism             -0.033    -0.686    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.087    -0.599    u_VGA_Dispay/x_center_reg[0]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_scoreboard/u_bin_dec/one_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.560    -0.708    u_VGA_Dispay/u_scoreboard/u_bin_dec/clk_out1
    SLICE_X19Y97         FDCE                                         r  u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.567 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg_reg[8]/Q
                         net (fo=5, routed)           0.128    -0.438    u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg_reg_n_0_[8]
    SLICE_X19Y95         FDCE                                         r  u_VGA_Dispay/u_scoreboard/u_bin_dec/one_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.828    -0.661    u_VGA_Dispay/u_scoreboard/u_bin_dec/clk_out1
    SLICE_X19Y95         FDCE                                         r  u_VGA_Dispay/u_scoreboard/u_bin_dec/one_reg[0]/C
                         clock pessimism             -0.032    -0.693    
    SLICE_X19Y95         FDCE (Hold_fdce_C_D)         0.070    -0.623    u_VGA_Dispay/u_scoreboard/u_bin_dec/one_reg[0]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/address_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.204%)  route 0.284ns (66.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.583    -0.685    u_VGA_Dispay/clk_out1
    SLICE_X36Y62         FDCE                                         r  u_VGA_Dispay/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.544 r  u_VGA_Dispay/address_reg[3]/Q
                         net (fo=39, routed)          0.284    -0.260    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y12         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.869    -0.620    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.013    -0.632    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.449    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/y_sum_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/y_center_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.567    -0.701    u_VGA_Dispay/clk_out1
    SLICE_X0Y76          FDCE                                         r  u_VGA_Dispay/y_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.164    -0.537 r  u_VGA_Dispay/y_sum_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.421    u_VGA_Dispay/y_sum[3]
    SLICE_X1Y76          FDCE                                         r  u_VGA_Dispay/y_center_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -2.062 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.518    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.489 r  clock_inst/inst/clkout1_buf/O
                         net (fo=566, routed)         0.833    -0.656    u_VGA_Dispay/clk_out1
    SLICE_X1Y76          FDCE                                         r  u_VGA_Dispay/y_center_reg[2]/C
                         clock pessimism             -0.032    -0.688    
    SLICE_X1Y76          FDCE (Hold_fdce_C_D)         0.076    -0.612    u_VGA_Dispay/y_center_reg[2]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4     frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y4     frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1     frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y14    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3     frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5     frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2     frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y15    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X22Y16    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y36    IIC/Config_Done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y36    IIC/FSM_sequential_mSetup_ST_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y36    IIC/FSM_sequential_mSetup_ST_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y38    IIC/LUT_INDEX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y38    IIC/LUT_INDEX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y38    IIC/LUT_INDEX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y38    IIC/LUT_INDEX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y38    IIC/LUT_INDEX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y38    IIC/LUT_INDEX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y36    IIC/Config_Done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y36    IIC/FSM_sequential_mSetup_ST_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y36    IIC/FSM_sequential_mSetup_ST_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y38    IIC/LUT_INDEX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y38    IIC/LUT_INDEX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y38    IIC/LUT_INDEX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y38    IIC/LUT_INDEX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y38    IIC/LUT_INDEX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y38    IIC/LUT_INDEX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y38    IIC/LUT_INDEX_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  clock_inst/inst/plle2_adv_inst/CLKFBOUT



