0.7
2020.2
Oct 14 2022
05:07:14
/home/rrr/XP/xup_fpga/lab1/lab1.sim/sim_1/impl/timing/xsim/lab1_tb_time_impl.v,1707465785,verilog,,/home/rrr/XP/xup_fpga/lab1/lab1.srcs/sim_1/imports/XP/lab1_tb.v,,glbl;lab1,,,,,,,,
/home/rrr/XP/xup_fpga/lab1/lab1.srcs/sim_1/imports/XP/lab1_tb.v,1676268698,verilog,,,,lab1_tb,,,,,,,,
