Model {
  Name			  "ESPsysGen1"
  Version		  8.0
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.20"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [1625.0, 0.0, 1511.0, 900.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[1]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1263.0, 698.0]
	ZoomFactor		[0.5]
	Offset			[-432.4128831975122, -106.93749444931746]
      }
    }
  }
  Created		  "Tue Jul 08 13:13:58 2014"
  Creator		  "pdw"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "pdw"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Feb 02 15:43:14 2015"
  RTWModifiedTimeStamp	  344790658
  ModelVersionFormat	  "1.%<AutoIncrement:20>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    6
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "ESPsysGen1"
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "ESPsysGen1"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      7
      Version		      "1.12.1"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  8
	  Version		  "1.12.1"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  9
	  Version		  "1.12.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  10
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  11
	  Version		  "1.12.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "EnableAllAsError"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  12
	  Version		  "1.12.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  13
	  Version		  "1.12.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  14
	  Version		  "1.12.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  15
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    15
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      16
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		22
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Classic"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      17
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  18
	  Version		  "1.12.1"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 520, 285, 1400, 915 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    7
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    19
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "ESPsysGen1"
    Location		    [1625, 0, 3136, 900]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "50"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "60"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "1"
      Tag		      "genX"
      Ports		      []
      Position		      [527, 21, 577, 71]
      ZOrder		      1
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      infoedit		      " System Generator"
      xilinxfamily	      "spartan3a"
      part		      "xc3s1400a"
      speed		      "-5"
      package		      "fg676"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./netlist"
      proj_type		      "Project Navigator"
      Synth_file	      "XST Defaults"
      Impl_file		      "ISE Defaults"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "16.666"
      dcm_input_clock_period  "10"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "735,370,464,470"
      block_type	      "sysgen"
      sg_icon_stat	      "50,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AtoD_DataMemAdd"
      SID		      "28"
      Ports		      [1, 1]
      Position		      [30, 980, 95, 1000]
      ZOrder		      27
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to "
      " Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top lev"
      "el input ports."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "10"
      bin_pt		      "0"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AtoD_DataMemData"
      SID		      "6"
      Ports		      [1, 1]
      Position		      [30, 1025, 95, 1045]
      ZOrder		      6
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to "
      " Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top lev"
      "el input ports."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AtoD_DataMemWE"
      SID		      "7"
      Ports		      [1, 1]
      Position		      [30, 1070, 95, 1090]
      ZOrder		      7
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to "
      " Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top lev"
      "el input ports."
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Buffer_0_Fill"
      SID		      "17"
      Ports		      [1, 1]
      Position		      [30, 765, 95, 785]
      ZOrder		      17
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to "
      " Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top lev"
      "el input ports."
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "0"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat"
      SID		      "15"
      Ports		      [16, 1]
      Position		      [225, 159, 330, 791]
      ZOrder		      15
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poin"
      "t at zero."
      num_inputs	      "16"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "concat"
      sg_icon_stat	      "105,632,16,1,white,blue,0,e51e01c8,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 105 105 0 0 ],[0 0 632 632 0 ],[0.7"
      "7 0.82 0.91 ]);\nplot([0 105 105 0 0 ],[0 0 632 632 0 ]);\npatch([18.625 40.3 55.3 70.3 85.3 55.3 33.625 18.625 "
      "],[332.65 332.65 347.65 332.65 347.65 347.65 347.65 332.65 ],[1 1 1 ]);\npatch([33.625 55.3 40.3 18.625 33.625 ]"
      ",[317.65 317.65 332.65 332.65 317.65 ],[0.931 0.946 0.973 ]);\npatch([18.625 40.3 55.3 33.625 18.625 ],[302.65 3"
      "02.65 317.65 317.65 302.65 ],[1 1 1 ]);\npatch([33.625 85.3 70.3 55.3 40.3 18.625 33.625 ],[287.65 287.65 302.65"
      " 287.65 302.65 302.65 287.65 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
      "MMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\n\n\n\n\n\n\n\n\n\n\n\n\n\n\ncolor('black'"
      ");port_label('input',16,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT:"
      " end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant"
      SID		      "16"
      Ports		      [0, 1]
      Position		      [365, 607, 420, 633]
      ZOrder		      16
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "1"
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      sg_icon_stat	      "55,26,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 1"
      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13"
      ".33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 "
      "7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
      ";\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant1"
      SID		      "19"
      Ports		      [0, 1]
      Position		      [20, 162, 75, 188]
      ZOrder		      19
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "0"
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      sg_icon_stat	      "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 1"
      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13"
      ".33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 "
      "7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
      ";\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Control16"
      SID		      "57"
      Ports		      [1, 1]
      Position		      [1240, 450, 1300, 470]
      ZOrder		      56
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "EDK Processor"
      SID		      "2"
      Ports		      []
      Position		      [670, 18, 732, 82]
      ZOrder		      2
      CopyFcn		      "xlProcBlockCopyCallback(gcbh);xlBlockMoveCallback(gcbh);"
      DeleteFcn		      "xlDestroyGui(gcbh);"
      LoadFcn		      "xlBlockLoadCallback(gcbh);"
      ModelCloseFcn	      "xlDestroyGui(gcbh);"
      PreSaveFcn	      "xlBlockPreSaveCallback(gcbh);"
      PostSaveFcn	      "xlBlockPostSaveCallback(gcbh);"
      DestroyFcn	      "xlDestroyGui(gcbh);"
      OpenFcn		      "bh=gcbh;xlProcBlockCallbacks('populatesharedmemorylistbox',bh);xlOpenGui(bh, 'edkprocessor_gui.x"
      "ml', @xlProcBlockEnablement, @xlProcBlockAction);"
      CloseFcn		      "xlDestroyGui(gcbh);"
      MoveFcn		      "xlBlockMoveCallback(gcbh);"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		20
	$ClassName		"Simulink.Mask"
	Type			"Xilinx EDK Processor Block"
	Description		"Xilinx EDK Processor"
	Help			"eval('');xlDoc('-book','sysgen','-topic','EDK_Processor');"
	Initialization		"try\n  tmp_gcb = gcb;\n  tmp_gcbh = gcbh;\n  if (strcmp('SysGenIndex',get_param(bdroot(tmp_gcbh),'ta"
	"g')) && ~isempty(regexp(bdroot(tmp_gcb), '^xbs', 'once')))\n    return;\n  end;\n  xlMungeMaskParams;\n\n  block_type"
	"='edkprocessor';\n\n  serialized_declarations = '{''block_type''=>''String''}';\n  xledkprocessor_init();\n  ptable_ "
	"= xlblockprep(get_param(tmp_gcb, 'MaskWSVariables'));\n  try\n    xlBlockMoveCallback(tmp_gcbh);\n  catch \n     clea"
	"r global xl_updateicon_recursion_guard;\n  end;\ncatch\n  global dbgsysgen;\n  if(~isempty(dbgsysgen) && dbgsysgen)\n"
	"    e = regexprep(lasterr, '\\n', '\\nError: ');\n    disp(['Error: While running MaskInit code on block ' tmp_gcb ':"
	" ' e]);\n    error(e);\n  end\nend\n"
	SelfModifiable		"on"
	Display			"fprintf('','COMMENT: begin icon graphics');\npatch([0 62 62 0 0 ],[0 0 64 64 0 ],[0.77 0.82 0.91 ]);\nplot"
	"([0 62 62 0 0 ],[0 0 64 64 0 ]);\npatch([13.2 24.76 32.76 40.76 48.76 32.76 21.2 13.2 ],[40.88 40.88 48.88 40.88 48.8"
	"8 48.88 48.88 40.88 ],[1 1 1 ]);\npatch([21.2 32.76 24.76 13.2 21.2 ],[32.88 32.88 40.88 40.88 32.88 ],[0.931 0.946 0"
	".973 ]);\npatch([13.2 24.76 32.76 21.2 13.2 ],[24.88 24.88 32.88 32.88 24.88 ],[1 1 1 ]);\npatch([21.2 48.76 40.76 32"
	".76 24.76 13.2 21.2 ],[16.88 16.88 24.88 16.88 24.88 24.88 16.88 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end i"
	"con graphics');\nfprintf('','COMMENT: begin icon text');\ndisp('');\n\nfprintf('','COMMENT: end icon text');"
	IconFrame		"off"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  36
	  Object {
	    $ObjectID		    21
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "EDK pcore generation"
	      Cell		      "HDL netlisting"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Configure Processor for"
	    Value		    "EDK pcore generation"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    22
	    Type		    "edit"
	    Name		    "xmp"
	    Prompt		    "XPS Project"
	    Value		    ""
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    23
	    Type		    "edit"
	    Name		    "MemVisToProc"
	    Prompt		    " "
	    Value		    "<qt bgcolor=\"#FFFFFF\"><div><img src=\"C:/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/registerminus.gi"
	    "f\"> &lt;&lt;ESP_Contol_Reg&gt;&gt;<br> <img src=\"C:/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/parameters.gif\">"
	    " Type : Fix_16_0<br> <img src=\"C:/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/parameters.gif\"> Addr : 0x80004000<"
	    "br></div><div><img src=\"C:/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/registerminus.gif\"> &lt;&lt;ESP_Status_Reg"
	    "&gt;&gt;<br> <img src=\"C:/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/parameters.gif\"> Type : Fix_16_0<br> <img s"
	    "rc=\"C:/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/parameters.gif\"> Addr : 0x80004000<br></div><div><img src=\"C:"
	    "/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;dtoa1_data_regB&gt;&gt;<br></div><div><img"
	    " src=\"C:/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;dtoa1_data_regA&gt;&gt;<br></div>"
	    "<div><img src=\"C:/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;dtoa0_data_regB&gt;&gt;<"
	    "br></div><div><img src=\"C:/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;dtoa0_data_regA"
	    "&gt;&gt;<br></div><div><img src=\"C:/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/memoryminus.gif\"> &lt;&lt;AtoD_Da"
	    "taMem&gt;&gt;<br> <img src=\"C:/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/parameters.gif\"> Type : Fix_16_0<br> <"
	    "img src=\"C:/Xilinx/14.7/ISE_DS/ISE/sysgen/data/images/parameters.gif\"> Addr : 0x80000000<br> <img src=\"C:/Xili"
	    "nx/14.7/ISE_DS/ISE/sysgen/data/images/parameters.gif\"> Depth : 1024<br></div><div><img src=\"C:/Xilinx/14.7/ISE_"
	    "DS/ISE/sysgen/data/images/memoryplus.gif\"> &lt;&lt;E1_Data_Mem&gt;&gt;<br></div></qt>"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    24
	    Type		    "edit"
	    Name		    "AvailableMemories"
	    Prompt		    "Available Memories"
	    Value		    "<empty>"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    25
	    Type		    "edit"
	    Name		    "portInterfaceTable"
	    Prompt		    " "
	    Value		    "{'exposed'=>[],'portdir'=>[],'portname'=>[],'shortname'=>[]}"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    26
	    Type		    "edit"
	    Name		    "bus_type_sgadvanced"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    27
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "AXI"
	      Cell		      "PLB"
	      PropName		      "TypeOptions"
	    }
	    Name		    "bus_type"
	    Prompt		    "Bus Type"
	    Value		    "PLB"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    28
	    Type		    "edit"
	    Name		    "baseaddr"
	    Prompt		    "Base Address"
	    Value		    "0x80000000"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    29
	    Type		    "edit"
	    Name		    "baseaddr_lock_sgadvanced"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    30
	    Type		    "checkbox"
	    Name		    "baseaddr_lock"
	    Prompt		    "Lock"
	    Value		    "off"
	  }
	  Object {
	    $ObjectID		    31
	    Type		    "edit"
	    Name		    "dual_clock_sgadvanced"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    32
	    Type		    "checkbox"
	    Name		    "dual_clock"
	    Prompt		    "Dual Clocks"
	    Value		    "off"
	  }
	  Object {
	    $ObjectID		    33
	    Type		    "edit"
	    Name		    "reg_readback_sgadvanced"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    34
	    Type		    "checkbox"
	    Name		    "reg_readback"
	    Prompt		    "Register Read-Back"
	    Value		    "off"
	  }
	  Object {
	    $ObjectID		    35
	    Type		    "edit"
	    Name		    "ucf_file"
	    Prompt		    "Constraint File"
	    Value		    ""
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    36
	    Type		    "edit"
	    Name		    "inheritDeviceType_sgadvanced"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    37
	    Type		    "checkbox"
	    Name		    "inheritDeviceType"
	    Prompt		    "Inherit Device Type"
	    Value		    "off"
	  }
	  Object {
	    $ObjectID		    38
	    Type		    "edit"
	    Name		    "elf_file"
	    Prompt		    "Initial Program"
	    Value		    ""
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    39
	    Type		    "edit"
	    Name		    "codebug_sgadvanced"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    40
	    Type		    "checkbox"
	    Name		    "codebug"
	    Prompt		    "Enable Co-Debug with Xilinx SDK (Beta)"
	    Value		    "on"
	  }
	  Object {
	    $ObjectID		    41
	    Type		    "edit"
	    Name		    "clock_name"
	    Prompt		    " "
	    Value		    "plb"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    42
	    Type		    "edit"
	    Name		    "internalPortList"
	    Prompt		    " "
	    Value		    "{}"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    43
	    Type		    "edit"
	    Name		    "resetPolarity"
	    Prompt		    " "
	    Value		    "0"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    44
	    Type		    "edit"
	    Name		    "memxtable"
	    Prompt		    " "
	    Value		    "{'mladdr'=>[0.00000000000000000,0.00000000000000000,1.00000000000000000,2.00000000000000000,3.0000000"
	    "0000000000,4.00000000000000000,-1.00000000000000000,-1.00000000000000000],'mlist'=>['ESPsysGen1/From Register','E"
	    "SPsysGen1/To Register','ESPsysGen1/From Register4','ESPsysGen1/From Register3','ESPsysGen1/From Register2','ESPsy"
	    "sGen1/From Register1','ESPsysGen1/Shared Memory','ESPsysGen1/engine/Shared Memory1'],'mlname'=>['\\'ESP_Contol_Re"
	    "g\\'','\\'ESP_Status_Reg\\'','\\'dtoa1_data_regB\\'','\\'dtoa1_data_regA\\'','\\'dtoa0_data_regB\\'','\\'dtoa0_da"
	    "ta_regA\\'','\\'AtoD_DataMem\\'','\\'E1_Data_Mem\\''],'mlstate'=>[1.00000000000000000,1.00000000000000000,0.00000"
	    "000000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,1.00000000000000000,0.00000000000000000]"
	    "}"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    45
	    Type		    "edit"
	    Name		    "procinfo"
	    Prompt		    " "
	    Value		    "{}"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    46
	    Type		    "edit"
	    Name		    "memmapdirty"
	    Prompt		    " "
	    Value		    "off"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    47
	    Type		    "edit"
	    Name		    "blockname"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    48
	    Type		    "edit"
	    Name		    "xpsintstyle"
	    Prompt		    " "
	    Value		    "default"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    49
	    Type		    "edit"
	    Name		    "has_advanced_control"
	    Prompt		    " "
	    Value		    "0"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    50
	    Type		    "edit"
	    Name		    "sggui_pos"
	    Prompt		    " "
	    Value		    "2007,47,485,781"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    51
	    Type		    "edit"
	    Name		    "block_type"
	    Prompt		    " "
	    Value		    "edkprocessor"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    52
	    Type		    "edit"
	    Name		    "block_version"
	    Prompt		    " "
	    Value		    "2.7"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    53
	    Type		    "edit"
	    Name		    "sg_icon_stat"
	    Prompt		    " "
	    Value		    "62,64,-1,-1,white,blue,0,07734,right,,[ ],[ ]"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    54
	    Type		    "edit"
	    Name		    "sg_mask_display"
	    Prompt		    " "
	    Value		    "fprintf('','COMMENT: begin icon graphics');\npatch([0 62 62 0 0 ],[0 0 64 64 0 ],[0.77 0.82 0.91 ]);\n"
	    "plot([0 62 62 0 0 ],[0 0 64 64 0 ]);\npatch([13.2 24.76 32.76 40.76 48.76 32.76 21.2 13.2 ],[40.88 40.88 48.88 40"
	    ".88 48.88 48.88 48.88 40.88 ],[1 1 1 ]);\npatch([21.2 32.76 24.76 13.2 21.2 ],[32.88 32.88 40.88 40.88 32.88 ],[0"
	    ".931 0.946 0.973 ]);\npatch([13.2 24.76 32.76 21.2 13.2 ],[24.88 24.88 32.88 32.88 24.88 ],[1 1 1 ]);\npatch([21."
	    "2 48.76 40.76 32.76 24.76 13.2 21.2 ],[16.88 16.88 24.88 16.88 24.88 24.88 16.88 ],[0.931 0.946 0.973 ]);\nfprint"
	    "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text'"
	    ");"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    55
	    Type		    "edit"
	    Name		    "sg_list_contents"
	    Prompt		    " "
	    Value		    "{'table'=>{'AvailableMemories'=>'popup(<empty>)'}}"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    56
	    Type		    "edit"
	    Name		    "sg_blockgui_xml"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"EDK Processor"
	Location		[484, 52, 926, 414]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"1305"
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "2:1278"
	  Position		  [40, 295, 60, 315]
	  ZOrder		  1229
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "2:1280"
	  Position		  [40, 365, 60, 385]
	  ZOrder		  1231
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "2:1282"
	  Position		  [40, 435, 60, 455]
	  ZOrder		  1233
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "2:1284"
	  Position		  [40, 500, 60, 520]
	  ZOrder		  1235
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "2:1286"
	  Position		  [40, 570, 60, 590]
	  ZOrder		  1237
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  SID			  "2:1288"
	  Ports			  [0, 1]
	  Position		  [20, 222, 75, 248]
	  ZOrder		  1239
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "xlGetNormalizedPeriod()"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16.3"
	  "3 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33 16"
	  ".33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1"
	  " 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946"
	  " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
	  "_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "Sl_wait"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "2:1289"
	  Position		  [40, 665, 60, 685]
	  ZOrder		  1240
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register"
	  SID			  "2:1292"
	  Ports			  [0, 1]
	  Position		  [400, 757, 460, 813]
	  ZOrder		  1243
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'ESP_Status_Reg'"
	  init			  "0"
	  period		  "xlGetNormalizedPeriod()"
	  ownership		  "Owned and initialized elsewhere"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "ESP_Status_Reg_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PLB_ABus"
	  SID			  "2:1281"
	  Ports			  [1, 1]
	  Position		  [175, 365, 245, 385]
	  ZOrder		  1232
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'PLB_ABus'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "70,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 70 70 0 0 ],[0 0 20 20 0 ]);\npatch([30.55 33.44 35.44 37.44 39.44 35.44 32.55 30.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([32.55 35.44 33.44 30.55 32.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([30.55 33.44 35.44 32.55 30.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([32.55 39.44 37.44 35.44 33.44 30.55 32.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	  Port {
	    PortNumber		    1
	    Name		    "PLB_ABus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PLB_PAValid"
	  SID			  "2:1283"
	  Ports			  [1, 1]
	  Position		  [175, 435, 245, 455]
	  ZOrder		  1234
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'PLB_PAValid'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "70,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 70 70 0 0 ],[0 0 20 20 0 ]);\npatch([30.55 33.44 35.44 37.44 39.44 35.44 32.55 30.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([32.55 35.44 33.44 30.55 32.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([30.55 33.44 35.44 32.55 30.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([32.55 39.44 37.44 35.44 33.44 30.55 32.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	  Port {
	    PortNumber		    1
	    Name		    "PLB_PAValid"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PLB_RNW"
	  SID			  "2:1285"
	  Ports			  [1, 1]
	  Position		  [175, 500, 245, 520]
	  ZOrder		  1236
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'PLB_RNW'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "70,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 70 70 0 0 ],[0 0 20 20 0 ]);\npatch([30.55 33.44 35.44 37.44 39.44 35.44 32.55 30.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([32.55 35.44 33.44 30.55 32.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([30.55 33.44 35.44 32.55 30.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([32.55 39.44 37.44 35.44 33.44 30.55 32.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	  Port {
	    PortNumber		    1
	    Name		    "PLB_RNW"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PLB_wrDBus"
	  SID			  "2:1287"
	  Ports			  [1, 1]
	  Position		  [175, 570, 245, 590]
	  ZOrder		  1238
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'PLB_wrDBus'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "70,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 70 70 0 0 ],[0 0 20 20 0 ]);\npatch([30.55 33.44 35.44 37.44 39.44 35.44 32.55 30.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([32.55 35.44 33.44 30.55 32.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([30.55 33.44 35.44 32.55 30.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([32.55 39.44 37.44 35.44 33.44 30.55 32.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	  Port {
	    PortNumber		    1
	    Name		    "PLB_wrDBus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "SPLB_Rst"
	  SID			  "2:1279"
	  Ports			  [1, 1]
	  Position		  [175, 295, 245, 315]
	  ZOrder		  1230
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'SPLB_Rst'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "70,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 70 70 0 0 ],[0 0 20 20 0 ]);\npatch([30.55 33.44 35.44 37.44 39.44 35.44 32.55 30.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([32.55 35.44 33.44 30.55 32.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([30.55 33.44 35.44 32.55 30.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([32.55 39.44 37.44 35.44 33.44 30.55 32.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	  Port {
	    PortNumber		    1
	    Name		    "SPLB_Rst"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory"
	  SID			  "2:1303"
	  Ports			  [3, 1]
	  Position		  [885, 849, 965, 941]
	  ZOrder		  1254
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory Block"
	  shared_memory_name	  "'AtoD_DataMem'"
	  depth			  "1024"
	  ownership		  "Owned and Initialized Elsewhere"
	  initVector		  "sin(pi*(0:15)/16)"
	  en			  off
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read Before Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  off
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shmem"
	  sg_icon_stat		  "80,92,3,1,white,blue,0,bf435243,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 92 92 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 92 92 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[58.21 58.2"
	  "1 69.21 58.21 69.21 69.21 69.21 58.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[47.21 47.21 58.21 58"
	  ".21 47.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[36.21 36.21 47.21 47.21 36.21 ],[1 1"
	  " 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[25.21 25.21 36.21 25.21 36.21 36.21 25.21 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'addr');\ncolor('black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
	  "');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "AtoD_DataMem_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory1"
	  SID			  "2:1304"
	  Ports			  [3, 1]
	  Position		  [885, 989, 965, 1081]
	  ZOrder		  1255
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory Block"
	  shared_memory_name	  "'E1_Data_Mem'"
	  depth			  "1024"
	  ownership		  "Owned and Initialized Elsewhere"
	  initVector		  "sin(pi*(0:15)/16)"
	  en			  off
	  mutex			  "Unprotected"
	  mode			  "Read and Write"
	  write_mode		  "Read Before Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  off
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shmem"
	  sg_icon_stat		  "80,92,3,1,white,blue,0,bf435243,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 92 92 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 92 92 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[58.21 58.2"
	  "1 69.21 58.21 69.21 69.21 69.21 58.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[47.21 47.21 58.21 58"
	  ".21 47.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[36.21 36.21 47.21 47.21 36.21 ],[1 1"
	  " 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[25.21 25.21 36.21 25.21 36.21 36.21 25.21 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'addr');\ncolor('black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'we"
	  "');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "E1_Data_Mem_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_addrAck"
	  SID			  "2:1265"
	  Ports			  [1, 1]
	  Position		  [670, 55, 730, 75]
	  ZOrder		  1216
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_addrAck'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_rdComp"
	  SID			  "2:1267"
	  Ports			  [1, 1]
	  Position		  [670, 150, 730, 170]
	  ZOrder		  1218
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_rdComp'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_rdDAck"
	  SID			  "2:1269"
	  Ports			  [1, 1]
	  Position		  [670, 970, 730, 990]
	  ZOrder		  1220
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_rdDAck'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_rdDBus"
	  SID			  "2:1271"
	  Ports			  [1, 1]
	  Position		  [670, 1145, 730, 1165]
	  ZOrder		  1222
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_rdDBus'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_wait"
	  SID			  "2:1273"
	  Ports			  [1, 1]
	  Position		  [180, 225, 240, 245]
	  ZOrder		  1224
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_wait'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_wrComp"
	  SID			  "2:1277"
	  Ports			  [1, 1]
	  Position		  [670, 440, 730, 460]
	  ZOrder		  1228
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_wrComp'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_wrDAck"
	  SID			  "2:1275"
	  Ports			  [1, 1]
	  Position		  [670, 270, 730, 290]
	  ZOrder		  1226
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_wrDAck'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "2:1264"
	  Position		  [915, 50, 935, 70]
	  ZOrder		  1215
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "2:1266"
	  Position		  [915, 120, 935, 140]
	  ZOrder		  1217
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator10"
	  SID			  "2:1300"
	  Position		  [1065, 655, 1085, 675]
	  ZOrder		  1251
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator11"
	  SID			  "2:1302"
	  Position		  [1065, 760, 1085, 780]
	  ZOrder		  1253
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "2:1268"
	  Position		  [915, 1130, 935, 1150]
	  ZOrder		  1219
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "2:1270"
	  Position		  [915, 1195, 935, 1215]
	  ZOrder		  1221
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "2:1272"
	  Position		  [420, 225, 440, 245]
	  ZOrder		  1223
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "2:1274"
	  Position		  [915, 185, 935, 205]
	  ZOrder		  1225
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  "2:1276"
	  Position		  [915, 255, 935, 275]
	  ZOrder		  1227
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "2:1294"
	  Position		  [1065, 340, 1085, 360]
	  ZOrder		  1245
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "2:1296"
	  Position		  [1065, 445, 1085, 465]
	  ZOrder		  1247
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  SID			  "2:1298"
	  Position		  [1065, 550, 1085, 570]
	  ZOrder		  1249
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register"
	  SID			  "2:1293"
	  Ports			  [2, 1]
	  Position		  [895, 322, 955, 378]
	  ZOrder		  1244
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'ESP_Contol_Reg'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "ESP_Contol_Reg_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register1"
	  SID			  "2:1295"
	  Ports			  [2, 1]
	  Position		  [895, 427, 955, 483]
	  ZOrder		  1246
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'dtoa1_data_regB'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "dtoa1_data_regB_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register2"
	  SID			  "2:1297"
	  Ports			  [2, 1]
	  Position		  [895, 532, 955, 588]
	  ZOrder		  1248
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'dtoa1_data_regA'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "dtoa1_data_regA_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register3"
	  SID			  "2:1299"
	  Ports			  [2, 1]
	  Position		  [895, 637, 955, 693]
	  ZOrder		  1250
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'dtoa0_data_regB'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "dtoa0_data_regB_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register4"
	  SID			  "2:1301"
	  Ports			  [2, 1]
	  Position		  [895, 742, 955, 798]
	  ZOrder		  1252
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'dtoa0_data_regA'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "dtoa0_data_regA_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "plb_decode"
	  SID			  "2:1291"
	  Ports			  [7, 9]
	  Position		  [345, 294, 515, 706]
	  ZOrder		  1242
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/MCode"
	  SourceType		  "Xilinx MCode Block Block"
	  infoedit		  "Pass input values to a MATLAB function for evaluation in Xilinx fixed-point type. The input ports of t"
	  "he block are input arguments of the function. The output ports of the block are output arguments of the function."
	  mfname		  "xlmax"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  enable_stdout		  off
	  enable_debug		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  mfilecontent		  "function [wrDBusReg, addrAck, rdComp, wrDAck, bankAddr, RNWReg, rdDAck, rdDBus, linearAddr] = plb_"
	  "bus_decode(plbRst, plbABus, plbPAValid, plbRNW, plbWrDBus, rdData, addrPref)\n\n% constant variables (TODO: should "
	  "pass from outside)\nADDRPREF_LEN = 17;\nBANKADDR_LEN = 2;\nLINEARADDR_LEN = 11;\nABUS_LEN = 32;\nDBUS_LEN = 32;\n\n"
	  "% declare and initialize persistent variables\n% register input bus signals\npersistent plbRstReg_, plbRstReg_ = xl"
	  "_state(0, {xlBoolean});\npersistent plbABusReg_, plbABusReg_ = xl_state(0, {xlUnsigned, ABUS_LEN, 0});\npersistent "
	  "plbPAValidReg_, plbPAValidReg_ = xl_state(0, {xlBoolean});\npersistent plbRNWReg_, plbRNWReg_ = xl_state(0, {xlUnsi"
	  "gned, 1, 0});\npersistent plbWrDBusReg_, plbWrDBusReg_ = xl_state(0, {xlUnsigned, DBUS_LEN, 0});\n\n% ===== rest of"
	  " the outputs =====\n\nbankAddr   = xl_slice(plbABusReg_, 2+BANKADDR_LEN+LINEARADDR_LEN-1, 2+LINEARADDR_LEN);\nlinea"
	  "rAddr = xl_slice(plbABusReg_, 2+LINEARADDR_LEN-1, 2);\nRNWReg = plbRNWReg_;\nwrDBusReg = plbWrDBusReg_;\n\n% ===== "
	  "p_select =====\n\n% register PAValid\npersistent aValidReg, aValidReg = xl_state(0, {xlBoolean});\naValidReg = plbP"
	  "AValidReg_;\n\n% extract and register the address prefix\naddrPref_in = xl_slice(plbABusReg_, xl_nbits(plbABusReg_)"
	  "-1, xl_nbits(plbABusReg_)-ADDRPREF_LEN);\nif addrPref_in == addrPref\n    ps1 = true;\nelse \n    ps1 = false;\nend"
	  " \n\npersistent ps1Reg, ps1Reg = xl_state(0, ps1);\nps1Reg = ps1;\n\nps = xl_and(ps1Reg, aValidReg);\n\n% ===== add"
	  "rAck =====\n\n% register ps\npersistent psReg, psReg = xl_state(0, ps);\n\naddrAck = xfix({xlUnsigned, 1, 0}, xl_an"
	  "d(xl_not(plbRstReg_), ps, xl_not(psReg)));\n\npsReg = ps;\n\n% ===== rdComp, rd/wr DAck =====\n \nrdComp1 = xfix({x"
	  "lUnsigned, 1, 0}, xl_and(addrAck, RNWReg));\n\nNUM_rdCompDelay = 3;\npersistent rdCompDelay, rdCompDelay = xl_state"
	  "(zeros(1, NUM_rdCompDelay), rdComp1, NUM_rdCompDelay);\nrdComp2 = rdCompDelay.back;\nrdCompDelay.push_front_pop_bac"
	  "k(rdComp1);\n\npersistent rdCompReg, rdCompReg = xl_state(0, rdComp1);\nrdComp = rdCompReg;\nrdCompReg = rdComp2;\n"
	  "\npersistent rdDAckReg, rdDAckReg = xl_state(0, rdComp1);\nrdDAck = rdDAckReg;\nrdDAckReg = rdComp;\n\npersistent w"
	  "rDAckReg, wrDAckReg = xl_state(0, addrAck);\nwrDAck = wrDAckReg;\nwrDAckReg = xl_and(addrAck, xl_not(RNWReg));\n\n%"
	  " ===== rdDBus =====\n\nrdSel = xl_or(rdComp2, rdComp);\n\nif rdSel == 1\n    rdDBus1 = rdData;\nelse\n    rdDBus1 ="
	  " 0;\nend % if\n\npersistent rdDBusReg, rdDBusReg = xl_state(0, rdDBus1);\nrdDBus = rdDBusReg;\nrdDBusReg = rdDBus1;"
	  "\n\n% rdDBus = xl_concat(rdDBus32, rdDBus32);\n% rdDBus = rdDBus32;\n\n% ===== update the persistent variables ===="
	  "=\n\nplbRstReg_ = plbRst;\nplbABusReg_ = plbABus;\nplbPAValidReg_ = plbPAValid;\nplbRNWReg_ = plbRNW;\nplbWrDBusReg"
	  "_ = xl_slice(plbWrDBus, DBUS_LEN-1, 0);\n"
	  suppress_output	  "on"
	  defparams		  "{}"
	  hide_port_list	  "{}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mcode"
	  sg_icon_stat		  "170,412,7,9,white,blue,0,43a237d5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 170 170 0 0 ],[0 0 412 412 0 ],[0.77 0.82 "
	  "0.91 ]);\nplot([0 170 170 0 0 ],[0 0 412 412 0 ]);\npatch([31.6 66.28 90.28 114.28 138.28 90.28 55.6 31.6 ],[232.64"
	  " 232.64 256.64 232.64 256.64 256.64 256.64 232.64 ],[1 1 1 ]);\npatch([55.6 90.28 66.28 31.6 55.6 ],[208.64 208.64 "
	  "232.64 232.64 208.64 ],[0.931 0.946 0.973 ]);\npatch([31.6 66.28 90.28 55.6 31.6 ],[184.64 184.64 208.64 208.64 184"
	  ".64 ],[1 1 1 ]);\npatch([55.6 138.28 114.28 90.28 66.28 31.6 55.6 ],[160.64 160.64 184.64 160.64 184.64 184.64 160."
	  "64 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nco"
	  "lor('black');port_label('input',1,'plbRst');\ncolor('black');port_label('input',2,'plbABus');\ncolor('black');port_"
	  "label('input',3,'plbPAValid');\ncolor('black');port_label('input',4,'plbRNW');\ncolor('black');port_label('input',5"
	  ",'plbWrDBus');\ncolor('black');port_label('input',6,'rdData');\ncolor('black');port_label('input',7,'addrPref');\nc"
	  "olor('black');port_label('output',1,'wrDBusReg');\ncolor('black');port_label('output',2,'addrAck');\ncolor('black')"
	  ";port_label('output',3,'rdComp');\ncolor('black');port_label('output',4,'wrDAck');\ncolor('black');port_label('outp"
	  "ut',5,'bankAddr');\ncolor('black');port_label('output',6,'RNWReg');\ncolor('black');port_label('output',7,'rdDAck')"
	  ";\ncolor('black');port_label('output',8,'rdDBus');\ncolor('black');port_label('output',9,'linearAddr');\ncolor('bla"
	  "ck');disp('\\bf{xlmax}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "wrDBusReg"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "Sl_addrAck"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "Sl_rdComp"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "Sl_wrDAck"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    5
	    Name		    "bankAddr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    6
	    Name		    "RNWReg"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    7
	    Name		    "Sl_rdDAck"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    8
	    Name		    "Sl_rdDBus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    9
	    Name		    "linearAddr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "plb_memmap"
	  SID			  "2:1305"
	  Ports			  [8, 17]
	  Position		  [615, 605, 785, 855]
	  ZOrder		  1256
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/MCode"
	  SourceType		  "Xilinx MCode Block Block"
	  infoedit		  "Pass input values to a MATLAB function for evaluation in Xilinx fixed-point type. The input ports of t"
	  "he block are input arguments of the function. The output ports of the block are output arguments of the function."
	  mfname		  "xlmax"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  enable_stdout		  off
	  enable_debug		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  mfilecontent		  "function [read_bank_out, sm_ESP_Contol_Reg_din, sm_ESP_Contol_Reg_en, sm_dtoa1_data_regB_din, sm_d"
	  "toa1_data_regB_en, sm_dtoa1_data_regA_din, sm_dtoa1_data_regA_en, sm_dtoa0_data_regB_din, sm_dtoa0_data_regB_en, sm"
	  "_dtoa0_data_regA_din, sm_dtoa0_data_regA_en, sm_AtoD_DataMem_addr, sm_AtoD_DataMem_din, sm_AtoD_DataMem_we, sm_E1_D"
	  "ata_Mem_addr, sm_E1_Data_Mem_din, sm_E1_Data_Mem_we] = plb_memmap(wrDBus, bankAddr, linearAddr, RNWReg, addrAck, sm"
	  "_ESP_Status_Reg, sm_AtoD_DataMem, sm_E1_Data_Mem)\n\n\n% connvert the input data to UFix_32_0 (the bus data type)\n"
	  "% 'From Register' blocks\n% sm_ESP_Status_Reg_bus = xfix({xlUnsigned, 32, 0}, 0);\nsm_ESP_Status_Reg_bus = xl_force"
	  "(sm_ESP_Status_Reg, xlUnsigned, 0);\n\n% 'To Register' blocks\n\n% 'From FIFO' blocks\n% 'To FIFO' blocks\n% 'Share"
	  "d Memory' blocks\n% AtoD_DataMem_bus = xfix({xlUnsigned, 32, 0}, 0);\nsm_AtoD_DataMem_bus = xl_force(sm_AtoD_DataMe"
	  "m, xlUnsigned, 0);\n\n% E1_Data_Mem_bus = xfix({xlUnsigned, 32, 0}, 0);\nsm_E1_Data_Mem_bus = xl_force(sm_E1_Data_M"
	  "em, xlUnsigned, 0);\n\n\n% 'dout' ports of 'From Register' blocks\n\n% registered register mux output\npersistent r"
	  "eg_bank_out_reg; reg_bank_out_reg = xl_state(0, {xlUnsigned, 32, 0});\nreg_bank_out = reg_bank_out_reg;\n\n% direct"
	  " connection if there is one 'From Reg' but no 'To Reg'\nreg_bank_out_reg = sm_ESP_Status_Reg_bus;\n\n% 'From FIFO' "
	  "and 'To FIFO' blocks\n\n\n\n\n\nopCode = xl_concat(addrAck, RNWReg, bankAddr, linearAddr);\n\n% 'Shared Memory' blo"
	  "cks\n\nsm_AtoD_DataMem_sel_value = xl_concat(xl_slice(linearAddr, ...\n                                        xl_n"
	  "bits(linearAddr) - 1, ...\n                                        10) ...\n                                    );\n"
	  "if sm_AtoD_DataMem_sel_value == xfix({xlUnsigned, ...\n                                        xl_nbits(linearAddr)"
	  " - 10, ...\n                                        0}, ...\n                                        0);\n    sm_At"
	  "oD_DataMem_sel = true;\nelse\n    sm_AtoD_DataMem_sel = false;\nend\nsm_E1_Data_Mem_sel_value = xl_concat(xl_slice("
	  "linearAddr, ...\n                                        xl_nbits(linearAddr) - 1, ...\n                           "
	  "             10) ...\n                                    );\nif sm_E1_Data_Mem_sel_value == xfix({xlUnsigned, ...\n"
	  "                                        xl_nbits(linearAddr) - 10, ...\n                                        0},"
	  " ...\n                                        1);\n    sm_E1_Data_Mem_sel = true;\nelse\n    sm_E1_Data_Mem_sel = f"
	  "alse;\nend\n\n\n% registered Shared Memory mux output\npersistent ram_bank_out_reg; ram_bank_out_reg = xl_state(0, "
	  "{xlUnsigned, 32, 0});\nram_bank_out = ram_bank_out_reg;\nif sm_AtoD_DataMem_sel\n    ram_bank_out_reg = sm_AtoD_Dat"
	  "aMem_bus;\nelseif sm_E1_Data_Mem_sel\n    ram_bank_out_reg = sm_E1_Data_Mem_bus;\nend\n\n% 'din' ports of 'Shared M"
	  "emory' blocks\nsm_AtoD_DataMem_din = xl_force(xl_slice(wrDBus, 16 - 1, 0), ...\n                                 xl"
	  "Unsigned, ...\n                                 0);\nsm_E1_Data_Mem_din = xl_force(xl_slice(wrDBus, 16 - 1, 0), ..."
	  "\n                                 xlUnsigned, ...\n                                 0);\n\n\n% 'we' ports of 'Shar"
	  "ed Memory' blocks\npersistent sm_AtoD_DataMem_we_reg; sm_AtoD_DataMem_we_reg = xl_state(false, {xlBoolean});\nsm_At"
	  "oD_DataMem_we = sm_AtoD_DataMem_we_reg;\nopCode_sm_AtoD_DataMem = xl_concat(addrAck, ...\n                         "
	  "            RNWReg, ...\n                                     bankAddr, ...\n                                     x"
	  "l_slice(linearAddr, ...\n                                              xl_nbits(linearAddr) - 1, ...\n             "
	  "                                 10) ...\n                                    );\nif opCode_sm_AtoD_DataMem == xl_c"
	  "oncat(xfix({xlUnsigned, 4, 0}, 8), ...\n                                         xfix({xlUnsigned, ...\n           "
	  "                                    xl_nbits(linearAddr) - 10, ...\n                                               "
	  "0}, ...\n                                               0) ...\n                                        );\n    sm_"
	  "AtoD_DataMem_we_reg = true;\nelse\n    sm_AtoD_DataMem_we_reg = false;\nend\npersistent sm_E1_Data_Mem_we_reg; sm_E"
	  "1_Data_Mem_we_reg = xl_state(false, {xlBoolean});\nsm_E1_Data_Mem_we = sm_E1_Data_Mem_we_reg;\nopCode_sm_E1_Data_Me"
	  "m = xl_concat(addrAck, ...\n                                     RNWReg, ...\n                                     "
	  "bankAddr, ...\n                                     xl_slice(linearAddr, ...\n                                     "
	  "         xl_nbits(linearAddr) - 1, ...\n                                              10) ...\n                    "
	  "                );\nif opCode_sm_E1_Data_Mem == xl_concat(xfix({xlUnsigned, 4, 0}, 8), ...\n                       "
	  "                  xfix({xlUnsigned, ...\n                                               xl_nbits(linearAddr) - 10, "
	  "...\n                                               0}, ...\n                                               1) ...\n"
	  "                                        );\n    sm_E1_Data_Mem_we_reg = true;\nelse\n    sm_E1_Data_Mem_we_reg = fa"
	  "lse;\nend\n\n\n% 'addr' ports of 'Shared Memory' blocks\npersistent sm_AtoD_DataMem_addr_reg; \nsm_AtoD_DataMem_add"
	  "r_reg = xl_state(0, {xlUnsigned, 10, 0});\nsm_AtoD_DataMem_addr = sm_AtoD_DataMem_addr_reg;\nif addrAck == 1\n    s"
	  "m_AtoD_DataMem_addr_reg = xl_slice(linearAddr, 10, 0);\nelse\n    sm_AtoD_DataMem_addr_reg = sm_AtoD_DataMem_addr_r"
	  "eg;\nend\npersistent sm_E1_Data_Mem_addr_reg; \nsm_E1_Data_Mem_addr_reg = xl_state(0, {xlUnsigned, 10, 0});\nsm_E1_"
	  "Data_Mem_addr = sm_E1_Data_Mem_addr_reg;\nif addrAck == 1\n    sm_E1_Data_Mem_addr_reg = xl_slice(linearAddr, 10, 0"
	  ");\nelse\n    sm_E1_Data_Mem_addr_reg = sm_E1_Data_Mem_addr_reg;\nend\n\n\n% 're' ports of 'From FIFO' blocks\n\n\n"
	  "% 'en' ports of 'To Register' blocks\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                   "
	  "    xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 0))\n    sm_ESP_Contol_Reg_en = true;\nelse\n    sm_ESP_Contol_Reg_"
	  "en = false;\nend\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigned"
	  ", xl_nbits(linearAddr), 0}, 1))\n    sm_dtoa1_data_regB_en = true;\nelse\n    sm_dtoa1_data_regB_en = false;\nend\n"
	  "if opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(linearA"
	  "ddr), 0}, 2))\n    sm_dtoa1_data_regA_en = true;\nelse\n    sm_dtoa1_data_regA_en = false;\nend\nif opCode == xl_co"
	  "ncat(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 3))\n   "
	  " sm_dtoa0_data_regB_en = true;\nelse\n    sm_dtoa0_data_regB_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsig"
	  "ned, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 4))\n    sm_dtoa0_data_reg"
	  "A_en = true;\nelse\n    sm_dtoa0_data_regA_en = false;\nend\n\n\n% 'din' ports of 'To FIFO' blocks\n\n\n% 'we' port"
	  "s of 'To FIFO' blocks\n\n\n% 'din' ports of 'To Register' blocks\nsm_ESP_Contol_Reg_din = xl_force(xl_slice(wrDBus,"
	  " 16 - 1, 0), ...\n                                 xlUnsigned, ...\n                                 0);\nsm_dtoa1_"
	  "data_regB_din = xl_force(xl_slice(wrDBus, 16 - 1, 0), ...\n                                 xlUnsigned, ...\n      "
	  "                           0);\nsm_dtoa1_data_regA_din = xl_force(xl_slice(wrDBus, 16 - 1, 0), ...\n               "
	  "                  xlUnsigned, ...\n                                 0);\nsm_dtoa0_data_regB_din = xl_force(xl_slice"
	  "(wrDBus, 16 - 1, 0), ...\n                                 xlUnsigned, ...\n                                 0);\ns"
	  "m_dtoa0_data_regA_din = xl_force(xl_slice(wrDBus, 16 - 1, 0), ...\n                                 xlUnsigned, ..."
	  "\n                                 0);\n\n\npersistent read_bank_out_reg; read_bank_out_reg = xl_state(0, {xlUnsign"
	  "ed, 32, 0});\nread_bank_out = read_bank_out_reg;\n\npersistent bankAddr_reg; bankAddr_reg = xl_state(0, bankAddr);\n"
	  "\nif bankAddr_reg == 0\n    % Bank 0: Shared Memories\n    read_bank_out_reg = ram_bank_out;\nelseif bankAddr_reg ="
	  "= 1\n    % Bank 1: From/To FIFOs\n    read_bank_out_reg =  0;\nelseif bankAddr_reg == 2\n    % Bank 2: From/To Regi"
	  "sters\n    read_bank_out_reg = reg_bank_out;\nelseif bankAddr_reg == 3\n    % Bank 3: Configuration Registers\n    "
	  "read_bank_out_reg = 0;\nend\n\nbankAddr_reg = bankAddr;\n"
	  suppress_output	  "on"
	  defparams		  "{}"
	  hide_port_list	  "{}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mcode"
	  sg_icon_stat		  "170,250,8,17,white,blue,0,5447c4ce,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 170 170 0 0 ],[0 0 250 250 0 ],[0.77 0.82 "
	  "0.91 ]);\nplot([0 170 170 0 0 ],[0 0 250 250 0 ]);\npatch([31.6 66.28 90.28 114.28 138.28 90.28 55.6 31.6 ],[151.64"
	  " 151.64 175.64 151.64 175.64 175.64 175.64 151.64 ],[1 1 1 ]);\npatch([55.6 90.28 66.28 31.6 55.6 ],[127.64 127.64 "
	  "151.64 151.64 127.64 ],[0.931 0.946 0.973 ]);\npatch([31.6 66.28 90.28 55.6 31.6 ],[103.64 103.64 127.64 127.64 103"
	  ".64 ],[1 1 1 ]);\npatch([55.6 138.28 114.28 90.28 66.28 31.6 55.6 ],[79.64 79.64 103.64 79.64 103.64 103.64 79.64 ]"
	  ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	  "'black');port_label('input',1,'wrDBus');\ncolor('black');port_label('input',2,'bankAddr');\ncolor('black');port_lab"
	  "el('input',3,'linearAddr');\ncolor('black');port_label('input',4,'RNWReg');\ncolor('black');port_label('input',5,'a"
	  "ddrAck');\ncolor('black');port_label('input',6,'sm_ESP_Status_Reg');\ncolor('black');port_label('input',7,'sm_AtoD_"
	  "DataMem');\ncolor('black');port_label('input',8,'sm_E1_Data_Mem');\ncolor('black');port_label('output',1,'read_bank"
	  "_out');\ncolor('black');port_label('output',2,'sm_ESP_Contol_Reg_din');\ncolor('black');port_label('output',3,'sm_E"
	  "SP_Contol_Reg_en');\ncolor('black');port_label('output',4,'sm_dtoa1_data_regB_din');\ncolor('black');port_label('ou"
	  "tput',5,'sm_dtoa1_data_regB_en');\ncolor('black');port_label('output',6,'sm_dtoa1_data_regA_din');\ncolor('black');"
	  "port_label('output',7,'sm_dtoa1_data_regA_en');\ncolor('black');port_label('output',8,'sm_dtoa0_data_regB_din');\nc"
	  "olor('black');port_label('output',9,'sm_dtoa0_data_regB_en');\ncolor('black');port_label('output',10,'sm_dtoa0_data"
	  "_regA_din');\ncolor('black');port_label('output',11,'sm_dtoa0_data_regA_en');\ncolor('black');port_label('output',1"
	  "2,'sm_AtoD_DataMem_addr');\ncolor('black');port_label('output',13,'sm_AtoD_DataMem_din');\ncolor('black');port_labe"
	  "l('output',14,'sm_AtoD_DataMem_we');\ncolor('black');port_label('output',15,'sm_E1_Data_Mem_addr');\ncolor('black')"
	  ";port_label('output',16,'sm_E1_Data_Mem_din');\ncolor('black');port_label('output',17,'sm_E1_Data_Mem_we');\ncolor("
	  "'black');disp('\\bf{xlmax}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "rdData"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "ESP_Contol_Reg_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "ESP_Contol_Reg_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "dtoa1_data_regB_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    5
	    Name		    "dtoa1_data_regB_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    6
	    Name		    "dtoa1_data_regA_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    7
	    Name		    "dtoa1_data_regA_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    8
	    Name		    "dtoa0_data_regB_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    9
	    Name		    "dtoa0_data_regB_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    10
	    Name		    "dtoa0_data_regA_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    11
	    Name		    "dtoa0_data_regA_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    12
	    Name		    "AtoD_DataMem_addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    13
	    Name		    "AtoD_DataMem_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    14
	    Name		    "AtoD_DataMem_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    15
	    Name		    "E1_Data_Mem_addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    16
	    Name		    "E1_Data_Mem_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    17
	    Name		    "E1_Data_Mem_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sg_plb_addrpref"
	  SID			  "2:1290"
	  Ports			  [1, 1]
	  Position		  [175, 665, 245, 685]
	  ZOrder		  1241
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "17"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'sg_plb_addrpref'}},'iopad'=>{'constraint'=>'"
	  "#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "70,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 70 70 0 0 ],[0 0 20 20 0 ]);\npatch([30.55 33.44 35.44 37.44 39.44 35.44 32.55 30.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([32.55 35.44 33.44 30.55 32.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([30.55 33.44 35.44 32.55 30.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([32.55 39.44 37.44 35.44 33.44 30.55 32.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	  Port {
	    PortNumber		    1
	    Name		    "addrPref"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Line {
	  Name			  "Sl_addrAck"
	  SrcBlock		  "plb_decode"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    Labels		    [1, 0]
	    DstBlock		    "plb_memmap"
	    DstPort		    5
	  }
	  Branch {
	    Labels		    [0, 0]
	    DstBlock		    "Sl_addrAck"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "Sl_wrDAck"
	  SrcBlock		  "plb_decode"
	  SrcPort		  4
	  Points		  [0, 0]
	  Branch {
	    Labels		    [1, 0]
	    DstBlock		    "Sl_wrDAck"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    DstBlock		    "Sl_wrComp"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "E1_Data_Mem_we"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  17
	  DstBlock		  "Shared Memory1"
	  DstPort		  3
	}
	Line {
	  Name			  "E1_Data_Mem_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  16
	  DstBlock		  "Shared Memory1"
	  DstPort		  2
	}
	Line {
	  Name			  "E1_Data_Mem_addr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  15
	  DstBlock		  "Shared Memory1"
	  DstPort		  1
	}
	Line {
	  Name			  "AtoD_DataMem_we"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  14
	  DstBlock		  "Shared Memory"
	  DstPort		  3
	}
	Line {
	  Name			  "AtoD_DataMem_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  13
	  DstBlock		  "Shared Memory"
	  DstPort		  2
	}
	Line {
	  Name			  "AtoD_DataMem_addr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  12
	  DstBlock		  "Shared Memory"
	  DstPort		  1
	}
	Line {
	  Name			  "dtoa0_data_regA_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  11
	  DstBlock		  "To Register4"
	  DstPort		  2
	}
	Line {
	  Name			  "dtoa0_data_regA_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  10
	  DstBlock		  "To Register4"
	  DstPort		  1
	}
	Line {
	  Name			  "dtoa0_data_regB_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  9
	  DstBlock		  "To Register3"
	  DstPort		  2
	}
	Line {
	  Name			  "dtoa0_data_regB_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  8
	  DstBlock		  "To Register3"
	  DstPort		  1
	}
	Line {
	  Name			  "dtoa1_data_regA_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  7
	  DstBlock		  "To Register2"
	  DstPort		  2
	}
	Line {
	  Name			  "dtoa1_data_regA_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  6
	  DstBlock		  "To Register2"
	  DstPort		  1
	}
	Line {
	  Name			  "dtoa1_data_regB_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  5
	  DstBlock		  "To Register1"
	  DstPort		  2
	}
	Line {
	  Name			  "dtoa1_data_regB_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  4
	  DstBlock		  "To Register1"
	  DstPort		  1
	}
	Line {
	  Name			  "ESP_Contol_Reg_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  3
	  DstBlock		  "To Register"
	  DstPort		  2
	}
	Line {
	  Name			  "ESP_Contol_Reg_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  2
	  DstBlock		  "To Register"
	  DstPort		  1
	}
	Line {
	  Name			  "rdData"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  6
	}
	Line {
	  Name			  "E1_Data_Mem_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "Shared Memory1"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  8
	}
	Line {
	  Name			  "AtoD_DataMem_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "Shared Memory"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  7
	}
	Line {
	  Name			  "ESP_Status_Reg_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "From Register"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  6
	}
	Line {
	  Name			  "RNWReg"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  6
	  DstBlock		  "plb_memmap"
	  DstPort		  4
	}
	Line {
	  Name			  "linearAddr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  9
	  DstBlock		  "plb_memmap"
	  DstPort		  3
	}
	Line {
	  Name			  "bankAddr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  5
	  DstBlock		  "plb_memmap"
	  DstPort		  2
	}
	Line {
	  Name			  "wrDBusReg"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  1
	}
	Line {
	  Name			  "dtoa0_data_regA_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register4"
	  SrcPort		  1
	  DstBlock		  "Terminator11"
	  DstPort		  1
	}
	Line {
	  Name			  "dtoa0_data_regB_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register3"
	  SrcPort		  1
	  DstBlock		  "Terminator10"
	  DstPort		  1
	}
	Line {
	  Name			  "dtoa1_data_regA_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register2"
	  SrcPort		  1
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  Name			  "dtoa1_data_regB_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register1"
	  SrcPort		  1
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  Name			  "ESP_Contol_Reg_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  Name			  "Sl_rdDBus"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  8
	  DstBlock		  "Sl_rdDBus"
	  DstPort		  1
	}
	Line {
	  Name			  "Sl_rdDAck"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  7
	  DstBlock		  "Sl_rdDAck"
	  DstPort		  1
	}
	Line {
	  Name			  "Sl_rdComp"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  3
	  DstBlock		  "Sl_rdComp"
	  DstPort		  1
	}
	Line {
	  Name			  "addrPref"
	  Labels		  [0, 0]
	  SrcBlock		  "sg_plb_addrpref"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  7
	}
	Line {
	  Name			  "PLB_wrDBus"
	  Labels		  [0, 0]
	  SrcBlock		  "PLB_wrDBus"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  5
	}
	Line {
	  Name			  "PLB_RNW"
	  Labels		  [0, 0]
	  SrcBlock		  "PLB_RNW"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  4
	}
	Line {
	  Name			  "PLB_PAValid"
	  Labels		  [0, 0]
	  SrcBlock		  "PLB_PAValid"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  3
	}
	Line {
	  Name			  "PLB_ABus"
	  Labels		  [0, 0]
	  SrcBlock		  "PLB_ABus"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  2
	}
	Line {
	  Name			  "SPLB_Rst"
	  Labels		  [0, 0]
	  SrcBlock		  "SPLB_Rst"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "sg_plb_addrpref"
	  DstPort		  1
	}
	Line {
	  Name			  "Sl_wait"
	  Labels		  [0, 0]
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Sl_wait"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "PLB_wrDBus"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "PLB_RNW"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "PLB_PAValid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "PLB_ABus"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "SPLB_Rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_wrComp"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_wrDAck"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_wait"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_rdDBus"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_rdDAck"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_rdComp"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_addrAck"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "From Register"
      SID		      "12"
      Ports		      [0, 1]
      Position		      [880, 167, 940, 223]
      ZOrder		      12
      AttributesFormatString  "<< %<shared_memory_name> >>"
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memory register.  Delay of one sample period."
      shared_memory_name      "'ESP_Contol_Reg'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      preci_type	      "Single"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "fromreg"
      sg_icon_stat	      "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 "
      "36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 3"
      "6.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1"
      " ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 "
      "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');po"
      "rt_label('output',1,'dout');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register1"
      SID		      "44"
      Ports		      [0, 1]
      Position		      [880, 517, 940, 573]
      ZOrder		      43
      AttributesFormatString  "<< %<shared_memory_name> >>"
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memory register.  Delay of one sample period."
      shared_memory_name      "'dtoa0_data_regA'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      preci_type	      "Single"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "fromreg"
      sg_icon_stat	      "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 "
      "36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 3"
      "6.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1"
      " ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 "
      "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');po"
      "rt_label('output',1,'dout');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register2"
      SID		      "45"
      Ports		      [0, 1]
      Position		      [880, 632, 940, 688]
      ZOrder		      44
      AttributesFormatString  "<< %<shared_memory_name> >>"
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memory register.  Delay of one sample period."
      shared_memory_name      "'dtoa0_data_regB'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      preci_type	      "Single"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "fromreg"
      sg_icon_stat	      "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 "
      "36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 3"
      "6.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1"
      " ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 "
      "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');po"
      "rt_label('output',1,'dout');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register3"
      SID		      "46"
      Ports		      [0, 1]
      Position		      [880, 802, 940, 858]
      ZOrder		      45
      AttributesFormatString  "<< %<shared_memory_name> >>"
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memory register.  Delay of one sample period."
      shared_memory_name      "'dtoa1_data_regA'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      preci_type	      "Single"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "fromreg"
      sg_icon_stat	      "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 "
      "36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 3"
      "6.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1"
      " ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 "
      "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');po"
      "rt_label('output',1,'dout');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register4"
      SID		      "47"
      Ports		      [0, 1]
      Position		      [880, 917, 940, 973]
      ZOrder		      46
      AttributesFormatString  "<< %<shared_memory_name> >>"
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memory register.  Delay of one sample period."
      shared_memory_name      "'dtoa1_data_regB'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      preci_type	      "Single"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "fromreg"
      sg_icon_stat	      "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 "
      "36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 3"
      "6.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1"
      " ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 "
      "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');po"
      "rt_label('output',1,'dout');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "HS32"
      SID		      "23"
      Ports		      [1, 1]
      Position		      [1240, 185, 1300, 205]
      ZOrder		      -56
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Shared Memory"
      SID		      "4"
      Ports		      [3]
      Position		      [455, 970, 535, 1100]
      ZOrder		      4
      AttributesFormatString  "<< %<shared_memory_name> >>"
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Shared Memory"
      SourceType	      "Xilinx Shared Memory Random Access Memory Block"
      shared_memory_name      "'AtoD_DataMem'"
      depth		      "1024"
      ownership		      "Locally Owned and Initialized"
      initVector	      "sin(pi*(0:15)/16)"
      en		      off
      mutex		      "Unprotected"
      mode		      "Write Only"
      write_mode	      "Read After Write"
      time_out		      "0"
      latency		      "1"
      explicit_data_type      on
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      preci_type	      "Single"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      implementation	      "Block RAM"
      use_rpm		      "off"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "shmem"
      sg_icon_stat	      "80,130,3,0,white,blue,0,bb55b33b,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 130 130 0 ],[0.77 "
      "0.82 0.91 ]);\nplot([0 80 80 0 0 ],[0 0 130 130 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525"
      " ],[77.21 77.21 88.21 77.21 88.21 88.21 88.21 77.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[66."
      "21 66.21 77.21 77.21 66.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[55.21 55.21 66.2"
      "1 66.21 55.21 ],[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[44.21 44.21 55.21 44.21 55.21"
      " 55.21 44.21 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
      "n text');\ncolor('black');port_label('input',1,'addr');\ncolor('black');port_label('input',2,'din');\ncolor('bla"
      "ck');port_label('input',3,'we');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      SID		      "20"
      Ports		      [1, 1]
      Position		      [1115, 180, 1175, 210]
      ZOrder		      20
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "slice"
      sg_icon_stat	      "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 "
      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 1"
      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1"
      " ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice1"
      SID		      "21"
      Ports		      [1, 1]
      Position		      [1115, 360, 1175, 390]
      ZOrder		      21
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "12"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "3"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "slice"
      sg_icon_stat	      "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 "
      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 1"
      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1"
      " ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice2"
      SID		      "30"
      Ports		      [1, 1]
      Position		      [1115, 275, 1175, 305]
      ZOrder		      29
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "2"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "1"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "slice"
      sg_icon_stat	      "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 "
      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 1"
      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1"
      " ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice3"
      SID		      "56"
      Ports		      [1, 1]
      Position		      [1115, 445, 1175, 475]
      ZOrder		      55
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "15"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "slice"
      sg_icon_stat	      "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 "
      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 1"
      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1"
      " ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Spare\n"
      SID		      "24"
      Ports		      [1, 1]
      Position		      [1240, 365, 1300, 385]
      ZOrder		      23
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Spare_bit_1"
      SID		      "18"
      Ports		      [1, 1]
      Position		      [30, 725, 95, 745]
      ZOrder		      18
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to "
      " Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top lev"
      "el input ports."
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "0"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      "25"
      Position		      [610, 480, 630, 500]
      ZOrder		      24
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      SID		      "26"
      Position		      [1365, 185, 1385, 205]
      ZOrder		      25
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator3"
      SID		      "27"
      Position		      [1365, 365, 1385, 385]
      ZOrder		      26
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator4"
      SID		      "31"
      Position		      [1365, 280, 1385, 300]
      ZOrder		      30
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator5"
      SID		      "49"
      Position		      [1365, 535, 1385, 555]
      ZOrder		      48
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator6"
      SID		      "51"
      Position		      [1365, 650, 1385, 670]
      ZOrder		      50
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator7"
      SID		      "53"
      Position		      [1365, 820, 1385, 840]
      ZOrder		      52
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator8"
      SID		      "55"
      Position		      [1365, 935, 1385, 955]
      ZOrder		      54
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator9"
      SID		      "58"
      Position		      [1365, 450, 1385, 470]
      ZOrder		      57
    }
    Block {
      BlockType		      Reference
      Name		      "To Register"
      SID		      "13"
      Ports		      [2, 1]
      Position		      [465, 460, 525, 515]
      ZOrder		      13
      AttributesFormatString  "<< %<shared_memory_name> >>"
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/To Register"
      SourceType	      "Xilinx Shared Memory Based To Register Block"
      infoedit		      "Register block that writes data to a shared memory register.  Delay of one sample period."
      shared_memory_name      "'ESP_Status_Reg'"
      init		      "0"
      ownership		      "Locally owned and initialized"
      explicit_data_type      on
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      preci_type	      "Single"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "toreg"
      sg_icon_stat	      "60,55,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 55 55 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 55 55 0 ]);\npatch([14.425 24.54 31.54 38.54 45.54 31.54 21.425 14.425 ],["
      "34.77 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([21.425 31.54 24.54 14.425 21.425 ],[27.77 2"
      "7.77 34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([14.425 24.54 31.54 21.425 14.425 ],[20.77 20.77 27.77 27"
      ".77 20.77 ],[1 1 1 ]);\npatch([21.425 45.54 38.54 31.54 24.54 14.425 21.425 ],[13.77 13.77 20.77 13.77 20.77 20."
      "77 13.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
      "xt');\ncolor('black');port_label('input',1,'din');\ncolor('black');port_label('input',2,'en');\ncolor('black');p"
      "ort_label('output',1,'dout');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "dtoa0_data_regA"
      SID		      "48"
      Ports		      [1, 1]
      Position		      [1240, 535, 1300, 555]
      ZOrder		      47
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "dtoa0_data_regB"
      SID		      "50"
      Ports		      [1, 1]
      Position		      [1240, 650, 1300, 670]
      ZOrder		      49
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "dtoa1_data_regA"
      SID		      "52"
      Ports		      [1, 1]
      Position		      [1240, 820, 1300, 840]
      ZOrder		      51
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "dtoa1_data_regB"
      SID		      "54"
      Ports		      [1, 1]
      Position		      [1240, 935, 1300, 955]
      ZOrder		      53
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "dtoa_start"
      SID		      "29"
      Ports		      [1, 1]
      Position		      [1240, 280, 1300, 300]
      ZOrder		      28
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "engine"
      SID		      "59"
      Ports		      [1]
      Position		      [370, 1185, 410, 1245]
      ZOrder		      58
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"engine"
	Location		[1625, 0, 3136, 900]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "60"
	  Position		  [20, 58, 50, 72]
	  ZOrder		  12
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "E1_Data_Mem_Addr"
	  SID			  "10"
	  Ports			  [1, 1]
	  Position		  [70, 55, 135, 75]
	  ZOrder		  10
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shared Memory1"
	  SID			  "9"
	  Ports			  [1, 1]
	  Position		  [495, 20, 575, 110]
	  ZOrder		  9
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Shared Memory"
	  SourceType		  "Xilinx Shared Memory Random Access Memory Block"
	  shared_memory_name	  "'E1_Data_Mem'"
	  depth			  "1024"
	  ownership		  "Locally Owned and Initialized"
	  initVector		  "sin(pi*(0:15)/16)"
	  en			  off
	  mutex			  "Unprotected"
	  mode			  "Read Only"
	  write_mode		  "Read After Write"
	  time_out		  "0"
	  latency		  "1"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  implementation	  "Block RAM"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shmem"
	  sg_icon_stat		  "80,90,1,1,white,blue,0,73312d33,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 90 90 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 80 80 0 0 ],[0 0 90 90 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.525 ],[57.21 57.2"
	  "1 68.21 57.21 68.21 68.21 68.21 57.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],[46.21 46.21 57.21 57"
	  ".21 46.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[35.21 35.21 46.21 46.21 35.21 ],[1 1"
	  " 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[24.21 24.21 35.21 24.21 35.21 35.21 24.21 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'addr');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "11"
	  Position		  [650, 55, 670, 75]
	  ZOrder		  11
	}
	Line {
	  SrcBlock		  "Shared Memory1"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "E1_Data_Mem_Addr"
	  SrcPort		  1
	  DstBlock		  "Shared Memory1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "E1_Data_Mem_Addr"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "AtoD_DataMemAdd"
      SrcPort		      1
      DstBlock		      "Shared Memory"
      DstPort		      1
    }
    Line {
      SrcBlock		      "AtoD_DataMemData"
      SrcPort		      1
      DstBlock		      "Shared Memory"
      DstPort		      2
    }
    Line {
      SrcBlock		      "AtoD_DataMemWE"
      SrcPort		      1
      DstBlock		      "Shared Memory"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Concat"
      SrcPort		      1
      DstBlock		      "To Register"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      Points		      [17, 0; 0, -120]
      DstBlock		      "To Register"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Buffer_0_Fill"
      SrcPort		      1
      DstBlock		      "Concat"
      DstPort		      16
    }
    Line {
      SrcBlock		      "Spare_bit_1"
      SrcPort		      1
      DstBlock		      "Concat"
      DstPort		      15
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      Points		      [68, 0]
      Branch {
	Points			[0, 40; 1, 0]
	Branch {
	  Points		  [0, 40]
	  Branch {
	    Points		    [0, 40]
	    Branch {
	      Points		      [0, 40]
	      Branch {
		Points			[0, 40]
		Branch {
		  Points		  [0, 40]
		  Branch {
		    DstBlock		    "Concat"
		    DstPort		    7
		  }
		  Branch {
		    Points		    [0, 40; 1, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    8
		    }
		    Branch {
		    Points		    [0, 40; 1, 0]
		    Branch {
		    Points		    [0, 40; 1, 0]
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    Points		    [0, 40]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Concat"
		    DstPort		    14
		    }
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    13
		    }
		    }
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    12
		    }
		    }
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    11
		    }
		    }
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    10
		    }
		    }
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    9
		    }
		    }
		  }
		}
		Branch {
		  DstBlock		  "Concat"
		  DstPort		  6
		}
	      }
	      Branch {
		DstBlock		"Concat"
		DstPort			5
	      }
	    }
	    Branch {
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	  }
	  Branch {
	    DstBlock		    "Concat"
	    DstPort		    3
	  }
	}
	Branch {
	  DstBlock		  "Concat"
	  DstPort		  2
	}
      }
      Branch {
	DstBlock		"Concat"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Slice"
      SrcPort		      1
      DstBlock		      "HS32"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice1"
      SrcPort		      1
      DstBlock		      "Spare\n"
      DstPort		      1
    }
    Line {
      SrcBlock		      "To Register"
      SrcPort		      1
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "HS32"
      SrcPort		      1
      DstBlock		      "Terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Spare\n"
      SrcPort		      1
      DstBlock		      "Terminator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice2"
      SrcPort		      1
      DstBlock		      "dtoa_start"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dtoa_start"
      SrcPort		      1
      DstBlock		      "Terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register1"
      SrcPort		      1
      DstBlock		      "dtoa0_data_regA"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dtoa0_data_regA"
      SrcPort		      1
      DstBlock		      "Terminator5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register2"
      SrcPort		      1
      DstBlock		      "dtoa0_data_regB"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dtoa0_data_regB"
      SrcPort		      1
      DstBlock		      "Terminator6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register3"
      SrcPort		      1
      DstBlock		      "dtoa1_data_regA"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dtoa1_data_regA"
      SrcPort		      1
      DstBlock		      "Terminator7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register4"
      SrcPort		      1
      DstBlock		      "dtoa1_data_regB"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dtoa1_data_regB"
      SrcPort		      1
      DstBlock		      "Terminator8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice3"
      SrcPort		      1
      DstBlock		      "Control16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Control16"
      SrcPort		      1
      DstBlock		      "Terminator9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register"
      SrcPort		      1
      Points		      [69, 0]
      Branch {
	Points			[0, 95]
	Branch {
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 85]
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Slice3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
      }
      Branch {
	DstBlock		"Slice"
	DstPort			1
      }
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    *&0   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   #H,0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
    "   !C;VUP:6QA=&EO;@ .    8 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&E"
    "L871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',      "
    "     !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          "
    "%    \"     $    '     0         0    !P   '1A<F=E=#( #@   , !   &    \"     (         !0    @    !     0    $    "
    "     !0 $  <    !    #@   &ME>7,   !V86QU97,    .    P     8    (     0         %    \"     $    \"     0         "
    ".    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    2     8   "
    " (    !          %    \"     $    8     0         0    &    $5X<&]R=\"!A<R!A('!C;W)E('1O($5$2PX   \"H    !@    @  "
    "  !          4    (     0    (    !          X    X    !@    @    $          4    (     0    <    !         !     "
    "'    =&%R9V5T,0 .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &"
    "    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #"
    "     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92"
    "!I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0F"
    "QO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $   "
    "       4    (     0    <    !         !     '    1&5F875L=  .    *\"T   8    (     @         %    \"     $    !   "
    "  0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X    ($P  !@    @    \"          4    (     0    $    !   "
    "       4 !  >     0   \"@%  !I;F9O961I=                             !X:6QI;GAF86UI;'D                       !P87)T"
    "                                  !S<&5E9                                 !P86-K86=E                              "
    "!S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960 "
    "      !C;&]C:U]W<F%P<&5R                      !D:7)E8W1O<GD                           !P<F]J7W1Y<&5?<V=A9'9A;F-E9 "
    "            !P<F]J7W1Y<&4                           !3>6YT:%]F:6QE7W-G861V86YC960           !3>6YT:%]F:6QE        "
    "                  !);7!L7V9I;&5?<V=A9'9A;F-E9             !);7!L7V9I;&4                           !T97-T8F5N8VA?<V"
    "=A9'9A;F-E9             !T97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP"
    "=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8F"
    "Q?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                 "
    "  !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'"
    "9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,             "
    "              !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870   "
    "                    !S9U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U"
    ":5]X;6P                   !C;&]C:U]L;V,                           !C<F5A=&5?:6YT97)F86-E7V1O8W5M96YT      !S>6YT:&"
    "5S:7-?;&%N9W5A9V4               !S>6YT:%]F:6QE                          !I;7!L7V9I;&4                           !C"
    "95]C;'(                               !P<F5S97)V95]H:65R87)C:'D                .    2     8    (    !          %  "
    "  \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X   !     !@    @    $          4    (  "
    "   0    D    !         !     )    <W!A<G1A;C-A          X   !     !@    @    $          4    (     0    D    !    "
    "     !     )    >&,S<S$T,#!A          X    P    !@    @    $          4    (     0    (    !         !   @ M-0  #@"
    "   #@    &    \"     0         !0    @    !    !0    $         $     4   !F9S8W-@    X    P    !@    @    $       "
    "   4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $         $  #"
    " %A35  .    ,     8    (    !          %    \"                0         0          X   !     !@    @    $         "
    " 4    (     0    T    !         !     -    0VQO8VL@16YA8FQE<P    X   !     !@    @    $          4    (     0    D"
    "    !         !     )    +B]N971L:7-T          X    P    !@    @    $          4    (               !         !   "
    "       #@   $@    &    \"     0         !0    @    !    $0    $         $    !$   !0<F]J96-T($YA=FEG871O<@        "
    " .    ,     8    (    !          %    \"                0         0          X   !     !@    @    $          4    "
    "(     0    P    !         !     ,    6%-4($1E9F%U;'1S      X    P    !@    @    $          4    (               ! "
    "        !          #@   $     &    \"     0         !0    @    !    #     $         $     P   !)4T4@1&5F875L=',   "
    "  #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %   "
    " \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4    (     0    8    !         !     &    "
    ",38N-C8V   .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X    P    !@    @    $    "
    "      4    (               !         !          #@   #     &    \"     0         !0    @               $         $"
    "          .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $      "
    "    4    (               !         !          #@   $@    &    \"     0         !0    @    !    &     $         $  "
    "  !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"                0         0       "
    "   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0  "
    "  @               $         $          .    ,     8    (    !          %    \"     $    !     0         0  $ ,    "
    " X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   $     &    \"     0         !0    "
    "@    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0    @    !    !@    "
    "$         $     8   !S>7-G96X   X    P    !@    @    $          4    (               !         !          #@   &  "
    "   &    \"     0         !0    @    !    +@    $         $    \"X    U,\"PU,\"PM,2PM,2QT;VME;BQW:&ET92PP+# W-S,T+'"
    ")I9VAT+\"Q;(%TL6R!=   .    \" ,   8    (    !          %    \"     $   #7 @   0         0    UP(  &9P<FEN=&8H)R<L)"
    "T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3 @-3 @,\" P(%TL6S @,\" U,\" U,\" P(%TL6S$@,2 Q(%TI.PIP871"
    "C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#,W+C@Q(#0X+C,Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S,V+C8U-2 S-BXV-34@-#<N,34U(#,V+C8U"
    "-2 T-RXQ-34@-#<N,34U(#0W+C$U-2 S-BXV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#(W+C"
    ",Q(#$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S(V+C$U-2 R-BXQ-34@,S8N-C4U(#,V+C8U-2 R-BXQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(#"
    " N,C$Y-C X(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S$U+C8U-2 Q-2XV-34@,C8N,34U(#(V+C$U-2 "
    "Q-2XV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#0X+C,Q(#,W+C@Q(#(W+C,Q(#$V+C@Q(#$N-"
    "C,W-2 Q,BXQ,S<U(%TL6S4N,34U(#4N,34U(#$U+C8U-2 U+C$U-2 Q-2XV-34@,34N-C4U(#4N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C("
    "Q.38P.\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T"
    "97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L #@   #     &    \"     0         !0    @            "
    "   $         $          .    ,     8    (    !          %    \"                0         0          X    P    !@  "
    "  @    $          4    (               !         !          #@   #     &    \"     0         !0    @    !     P   "
    " $         $  # &]F9@ .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X   !     !@    "
    "@    $          4    (     0    T    !         !     -    6%-4($1E9F%U;'1S*@    X   !     !@    @    $          4 "
    "   (     0    T    !         !     -    25-%($1E9F%U;'1S*@    X    X    !@    @    &          4    (     0    $   "
    " !          D    (               .    .     8    (    !@         %    \"     $    !     0         )    \"         "
    "      #@   ,@9   &    \"     (         !0    @    !     0    $         !0 $ !X    !    O@4  &EN9F]E9&ET           "
    "                  'AI;&EN>&9A;6EL>0                       '!A<G0                                  '-P965D         "
    "                        '!A8VMA9V4                              '-Y;G1H97-I<U]T;V]L7W-G861V86YC960      '-Y;G1H97-"
    "I<U]T;V]L                     &-L;V-K7W=R87!P97)?<V=A9'9A;F-E9        &-L;V-K7W=R87!P97(                      &1I<"
    "F5C=&]R>0                           '!R;VI?='EP95]S9V%D=F%N8V5D             '!R;VI?='EP90                         "
    "  %-Y;G1H7V9I;&5?<V=A9'9A;F-E9            %-Y;G1H7V9I;&4                          $EM<&Q?9FEL95]S9V%D=F%N8V5D     "
    "        $EM<&Q?9FEL90                           '1E<W1B96YC:%]S9V%D=F%N8V5D             '1E<W1B96YC:              "
    "              '-Y<V-L:U]P97)I;V0                      &1C;5]I;G!U=%]C;&]C:U]P97)I;V0          &EN8W)?;F5T;&ES=%]S9"
    "V%D=F%N8V5D         '1R:6U?=F)I='-?<V=A9'9A;F-E9            &1B;%]O=G)D7W-G861V86YC960              &-O<F5?9V5N97)"
    "A=&EO;E]S9V%D=F%N8V5D     &-O<F5?9V5N97)A=&EO;@                   ')U;E]C;W)E9V5N7W-G861V86YC960          ')U;E]C;"
    "W)E9V5N                         &1E<')E8V%T961?8V]N=')O;%]S9V%D=F%N8V5D &5V86Q?9FEE;&0                          &A"
    "A<U]A9'9A;F-E9%]C;VYT<F]L             '-G9W5I7W!O<P                           &)L;V-K7W1Y<&4                      "
    "    &)L;V-K7W9E<G-I;VX                      '-G7VEC;VY?<W1A=                        '-G7VUA<VM?9&ES<&QA>0         "
    "          '-G7VQI<W1?8V]N=&5N=',                  '-G7V)L;V-K9W5I7WAM;                    &-L;V-K7VQO8P           "
    "                &-R96%T95]I;G1E<F9A8V5?9&]C=6UE;G0      '-Y;G1H97-I<U]L86YG=6%G90               '-Y;G1H7V9I;&4    "
    "                      &EM<&Q?9FEL90                           &-E7V-L<@                               '!R97-E<G9E7"
    "VAI97)A<F-H>0               '9E<G-I;VX                              '-E='1I;F=S7V9C;@                       '!R96-"
    "O;7!I;&5?9F-N                     '5P9&%T95]F8VX                          'AL961K<V5T=&EN9W-D871A                 "
    "   #@   $@    &    \"     0         !0    @    !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<@         .  "
    "  0     8    (    !          %    \"     $    )     0         0    \"0   '-P87)T86XS80         .    0     8    (  "
    "  !          %    \"     $    )     0         0    \"0   'AC,W,Q-# P80         .    ,     8    (    !          %  "
    "  \"     $    \"     0         0  ( +34   X    X    !@    @    $          4    (     0    4    !         !     %  "
    "  9F<V-S8    .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $   "
    "       4    (     0    ,    !         !   P!84U0 #@   #     &    \"     0         !0    @               $         "
    "$          .    0     8    (    !          %    \"     $    -     0         0    #0   $-L;V-K($5N86)L97,    .    0"
    "     8    (    !          %    \"     $    )     0         0    \"0   \"XO;F5T;&ES=          .    ,     8    (    "
    "!          %    \"                0         0          X   !(    !@    @    $          4    (     0   !$    !     "
    "    !     1    4')O:F5C=\"!.879I9V%T;W(         #@   #     &    \"     0         !0    @               $         $"
    "          .    0     8    (    !          %    \"     $    ,     0         0    #    %A35\"!$969A=6QT<P     .    ,"
    "     8    (    !          %    \"                0         0          X   !     !@    @    $          4    (     0"
    "    P    !         !     ,    25-%($1E9F%U;'1S      X    P    !@    @    $          4    (               !        "
    " !          #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !    "
    "      %    \"     $    &     0         0    !@   #$V+C8V-@  #@   #     &    \"     0         !0    @    !     @   "
    " $         $  \" #$P   .    ,     8    (    !          %    \"                0         0          X    P    !@   "
    " @    $          4    (               !         !          #@   #     &    \"     0         !0    @               "
    "$         $          .    ,     8    (    !          %    \"                0         0          X   !(    !@    @"
    "    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0 "
    "        !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0       "
    "  0  , ;V9F  X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0   "
    "      !0    @    !     0    $         $  ! #     .    ,     8    (    !          %    \"     $    !     0         "
    "0  $ ,     X   !     !@    @    $          4    (     0    L    !         !     +    +3$L+3$L+3$L+3$       X    X "
    "   !@    @    $          4    (     0    8    !         !     &    <WES9V5N   .    ,     8    (    !          %   "
    " \"                0         0          X   !@    !@    @    $          4    (     0   \"X    !         !     N   "
    " -3 L-3 L+3$L+3$L=&]K96XL=VAI=&4L,\"PP-S<S-\"QR:6=H=\"PL6R!=+%L@70  #@    @#   &    \"     0         !0    @    ! "
    "   UP(   $         $    -<\"  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4P(#4P(# "
    "@,\"!=+%LP(# @-3 @-3 @,\"!=+%LQ(#$@,2!=*3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 S-RXX,2 T.\"XS,2 R-RXS,2 Q,BXQ,S<U(#"
    "$N-C,W-2!=+%LS-BXV-34@,S8N-C4U(#0W+C$U-2 S-BXV-34@-#<N,34U(#0W+C$U-2 T-RXQ-34@,S8N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R"
    "(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 R-RXS,2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!=+%LR-BXQ-34@,C8N,34U(#,V+C8U-2 S-BXV-"
    "34@,C8N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C(Q.38P.\"!=*3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2"
    "!=+%LQ-2XV-34@,34N-C4U(#(V+C$U-2 R-BXQ-34@,34N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,"
    "W-2 T.\"XS,2 S-RXX,2 R-RXS,2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!=+%LU+C$U-2 U+C$U-2 Q-2XV-34@-2XQ-34@,34N-C4U(#$U+C8U-2 U"
    "+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV,#@@72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F"
    "9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[  X    P "
    "   !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @       "
    "        $         $          .    ,     8    (    !          %    \"                0         0          X    P   "
    " !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !    "
    "!     $         $  $ %9(1$P.    0     8    (    !          %    \"     $    -     0         0    #0   %A35\"!$969A"
    "=6QT<RH    .    0     8    (    !          %    \"     $    -     0         0    #0   $E312!$969A=6QT<RH    .    ."
    "     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8         "
    "!0    @    !     0    $         \"0    @               X    X    !@    @    $          4    (     0    8    !     "
    "    !     &    .2XR+C Q   .    0     8    (    !          %    \"     $    -     0         0    #0   'AL961K<V5T=&"
    "EN9W,    .    0     8    (    !          %    \"     $    /     0         0    #P   'AL961K<')E8V]M<&EL90 .    0  "
    "   8    (    !          %    \"     $    -     0         0    #0   'AL961K=7!D871E9FX    .    \" 4   8    (     @ "
    "        %    \"     $    !     0         %  0 &     $    X 0  97AP;W)T                        97AP;W)T9&ER        "
    "            <V5L96-T:6]N=&%G                97AP;W)T9&ER<&%T:               ;6%J;W(                         ;6EN;W"
    "(                         :'=?8V]M<&%T:6)I;&ET>0          ;6%J7W-L:61E<@                  ;6EN;W)?<VQI9&5R        "
    "        :'=?8V]M<&%T:6)I;&ET>5]S;&ED97( :7-$979E;&]P;65N=               =7-E0W5S=&]M0G5S26YT97)F86-E    8W5S=&]M0G"
    "5S26YT97)F86-E5F%L=64 #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   "
    "!X    !@    @    $          4    (     0   $0    !         !    !$    0SI<57-E<G-<<&1W7$E315]0<F]J96-T<UQ-:6Y3>7-<"
    "36EN4WES16UB9610<F]C7$UI;E-Y<T5M8F5D4')O8RYX;7      #@   #@    &    \"     0         !0    @    !    !@    $      "
    "   $     8   !E>'!O<G0   X   !@    !@    @    $          4    (     0   #     !         !     P    0SI<57-E<G-<<&1"
    "W7$E315]0<F]J96-T<UQ-:6Y3>7-<36EN4WES16UB9610<F]C#@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            \"$ .    "
    ",     8    (    !          %    \"     $    !     0         0  $ 8@    X    X    !@    @    &          4    (     "
    "0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0         )    "
    "\"    *Y'X7H4K@] #@   #@    &    \"     8         !0    @    !     0    $         \"0    @          (!80 X    X   "
    " !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %   "
    " \"     $    !     0         )    \"               #@   #     &    \"     8         !0    @               $       "
    "  \"0         .    Z#$   8    (     @         %    \"     $    !     0         %  0 #     $    8    <VAA<F5D      "
    "  8V]M<&EL871I;VX #@   & $   &    \"     (         !0    @    !     0    $         !0 $ !,    !    F    &-O;7!I;&%"
    "T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S         "
    "   9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O; !B;&]C:U]I8V]N7V1I<W!L87D #@   #@    &    \"     0         !0"
    "    @    !    !P    $         $     <   !T87)G970R  X   #  0  !@    @    \"          4    (     0    $    !       "
    "   4 !  '     0    X   !K97ES    =F%L=65S    #@   ,     &    \"     $         !0    @    !     @    $         #@  "
    " $     &    \"     0         !0    @    !    \"P    $         $     L   !(1$P@3F5T;&ES=       #@   $@    &    \"  "
    "   0         !0    @    !    &     $         $    !@   !%>'!O<G0@87,@82!P8V]R92!T;R!%1$L.    J     8    (     0   "
    "      %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P  "
    " '1A<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@   "
    " @    $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    "
    "$         $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X"
    "@4W5B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K("
    "$UA<VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !         "
    " %    \"     $    '     0         0    !P   $1E9F%U;'0 #@   \"@M   &    \"     (         !0    @    !     0    $  "
    "       !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    \"!,   8    (     @         %    \"     $    !     0       "
    "  %  0 '@    $    H!0  :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=      "
    "                             <W!E960                                 <&%C:V%G90                              <WEN="
    "&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D       "
    " 8VQO8VM?=W)A<'!E<@                      9&ER96-T;W)Y                            <')O:E]T>7!E7W-G861V86YC960      "
    "       <')O:E]T>7!E                            4WEN=&A?9FEL95]S9V%D=F%N8V5D            4WEN=&A?9FEL90             "
    "             26UP;%]F:6QE7W-G861V86YC960             26UP;%]F:6QE                            =&5S=&)E;F-H7W-G861V8"
    "6YC960             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-"
    "L;V-K7W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<"
    "F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5"
    "N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC9"
    "60 979A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                   "
    "         8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T         "
    "               <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&U"
    "L                    8VQO8VM?;&]C                            8W)E871E7VEN=&5R9F%C95]D;V-U;65N=       <WEN=&AE<VES7"
    "VQA;F=U86=E                <WEN=&A?9FEL90                          :6UP;%]F:6QE                            8V5?8VQ"
    "R                                <')E<V5R=F5?:&EE<F%R8VAY                #@   $@    &    \"     0         !0    @ "
    "   !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<@         .    0     8    (    !          %    \"     $  "
    "  )     0         0    \"0   '-P87)T86XS80         .    0     8    (    !          %    \"     $    )     0       "
    "  0    \"0   'AC,W,Q-# P80         .    ,     8    (    !          %    \"     $    \"     0         0  ( +34   X "
    "   X    !@    @    $          4    (     0    4    !         !     %    9F<V-S8    .    ,     8    (    !         "
    " %    \"                0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!"
    "84U0 #@   #     &    \"     0         !0    @               $         $          .    0     8    (    !          %"
    "    \"     $    -     0         0    #0   $-L;V-K($5N86)L97,    .    0     8    (    !          %    \"     $    )"
    "     0         0    \"0   \"XO;F5T;&ES=          .    ,     8    (    !          %    \"                0         "
    "0          X   !(    !@    @    $          4    (     0   !$    !         !     1    4')O:F5C=\"!.879I9V%T;W(     "
    "    #@   #     &    \"     0         !0    @               $         $          .    0     8    (    !          % "
    "   \"     $    ,     0         0    #    %A35\"!$969A=6QT<P     .    ,     8    (    !          %    \"           "
    "     0         0          X   !     !@    @    $          4    (     0    P    !         !     ,    25-%($1E9F%U;'"
    "1S      X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0        "
    " !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %    \"     $    &     0         0    "
    "!@   #$V+C8V-@  #@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   .    ,     8    (    "
    "!          %    \"                0         0          X    P    !@    @    $          4    (               !     "
    "    !          #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    ! "
    "         %    \"                0         0          X   !(    !@    @    $          4    (     0   !@    !       "
    "  !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $   "
    "       .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $         "
    " 4    (               !         !          #@   #     &    \"     0         !0    @    !     0    $         $  ! #"
    "     .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $          4"
    "    (     0    L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8  "
    "  !         !     &    <WES9V5N   .    ,     8    (    !          %    \"                0         0          X   "
    "!@    !@    @    $          4    (     0   \"X    !         !     N    -3 L-3 L+3$L+3$L=&]K96XL=VAI=&4L,\"PP-S<S-\""
    "QR:6=H=\"PL6R!=+%L@70  #@    @#   &    \"     0         !0    @    !    UP(   $         $    -<\"  !F<')I;G1F*\"<G"
    "+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4P(#4P(# @,\"!=+%LP(# @-3 @-3 @,\"!=+%LQ(#$@,2!=*3L*<&"
    "%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 S-RXX,2 T.\"XS,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LS-BXV-34@,S8N-C4U(#0W+C$U-2 S-BX"
    "V-34@-#<N,34U(#0W+C$U-2 T-RXQ-34@,S8N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 R-RXS"
    ",2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!=+%LR-BXQ-34@,C8N,34U(#,V+C8U-2 S-BXV-34@,C8N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C"
    "(Q.38P.\"!=*3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LQ-2XV-34@,34N-C4U(#(V+C$U-2 R-BXQ-34@,34"
    "N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 T.\"XS,2 S-RXX,2 R-RXS,2 Q-BXX,2 Q+C8S-S4"
    "@,3(N,3,W-2!=+%LU+C$U-2 U+C$U-2 Q-2XV-34@-2XQ-34@,34N-C4U(#$U+C8U-2 U+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV"
    ",#@@72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5"
    "X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[  X    P    !@    @    $          4    (              "
    " !         !          #@   #     &    \"     0         !0    @               $         $          .    ,     8    "
    "(    !          %    \"                0         0          X    P    !@    @    $          4    (     0    ,    !"
    "         !   P!O9F8 #@   #     &    \"     0         !0    @    !    !     $         $  $ %9(1$P.    0     8    ( "
    "   !          %    \"     $    -     0         0    #0   %A35\"!$969A=6QT<RH    .    0     8    (    !          % "
    "   \"     $    -     0         0    #0   $E312!$969A=6QT<RH    .    .     8    (    !@         %    \"     $    ! "
    "    0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @     "
    "          X   #(&0  !@    @    \"          4    (     0    $    !          4 !  >     0   +X%  !I;F9O961I=        "
    "                     !X:6QI;GAF86UI;'D                       !P87)T                                  !S<&5E9      "
    "                           !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:"
    "&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960       !C;&]C:U]W<F%P<&5R                      !"
    "D:7)E8W1O<GD                           !P<F]J7W1Y<&5?<V=A9'9A;F-E9             !P<F]J7W1Y<&4                      "
    "     !3>6YT:%]F:6QE7W-G861V86YC960           !3>6YT:%]F:6QE                          !);7!L7V9I;&5?<V=A9'9A;F-E9  "
    "           !);7!L7V9I;&4                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@          "
    "                 !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W1"
    "?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;"
    "F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y"
    "?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                         "
    " !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                   "
    "       !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D      "
    "             !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,        "
    "                   !C<F5A=&5?:6YT97)F86-E7V1O8W5M96YT      !S>6YT:&5S:7-?;&%N9W5A9V4               !S>6YT:%]F:6QE "
    "                         !I;7!L7V9I;&4                           !C95]C;'(                               !P<F5S97)"
    "V95]H:65R87)C:'D               !V97)S:6]N                              !S971T:6YG<U]F8VX                       !P<"
    "F5C;VUP:6QE7V9C;@                    !U<&1A=&5?9F-N                          !X;&5D:W-E='1I;F=S9&%T80             "
    "       X   !(    !@    @    $          4    (     0   !$    !         !     1    (%-Y<W1E;2!'96YE<F%T;W(         #"
    "@   $     &    \"     0         !0    @    !    \"0    $         $     D   !S<&%R=&%N,V$         #@   $     &    \""
    "     0         !0    @    !    \"0    $         $     D   !X8S-S,30P,&$         #@   #     &    \"     0         !"
    "0    @    !     @    $         $  \" \"TU   .    .     8    (    !          %    \"     $    %     0         0    "
    "!0   &9G-C<V    #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !"
    "          %    \"     $    #     0         0  , 6%-4  X    P    !@    @    $          4    (               !      "
    "   !          #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@ "
    "  $     &    \"     0         !0    @    !    \"0    $         $     D    N+VYE=&QI<W0         #@   #     &    \" "
    "    0         !0    @               $         $          .    2     8    (    !          %    \"     $    1     0 "
    "        0    $0   %!R;VIE8W0@3F%V:6=A=&]R          X    P    !@    @    $          4    (               !         "
    "!          #@   $     &    \"     0         !0    @    !    #     $         $     P   !84U0@1&5F875L=',     #@   #"
    "     &    \"     0         !0    @               $         $          .    0     8    (    !          %    \"     "
    "$    ,     0         0    #    $E312!$969A=6QT<P     .    ,     8    (    !          %    \"                0     "
    "    0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0 "
    "        !0    @    !    !@    $         $     8    Q-BXV-C8   X    P    !@    @    $          4    (     0    (   "
    " !         !   @ Q,   #@   #     &    \"     0         !0    @               $         $          .    ,     8    "
    "(    !          %    \"                0         0          X    P    !@    @    $          4    (               !"
    "         !          #@   #     &    \"     0         !0    @               $         $          .    2     8    ( "
    "   !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $ "
    "         4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $       "
    "  $  # &]F9@ .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $   "
    "       4    (     0    $    !         !   0 P    #@   #     &    \"     0         !0    @    !     0    $         "
    "$  ! #     .    0     8    (    !          %    \"     $    +     0         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       ."
    "    .     8    (    !          %    \"     $    &     0         0    !@   '-Y<V=E;@  #@   #     &    \"     0     "
    "    !0    @               $         $          .    8     8    (    !          %    \"     $    N     0         0 "
    "   +@   #4P+#4P+\"TQ+\"TQ+'1O:V5N+'=H:71E+# L,#<W,S0L<FEG:'0L+%L@72Q;(%T   X    ( P  !@    @    $          4    ( "
    "    0   -<\"   !         !    #7 @  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,\" "
    "U,\" P(# @72Q;,\" P(#4P(#4P(# @72Q;,2 Q(#$@72D[\"G!A=&-H*%LQ+C8S-S4@,38N.#$@,C<N,S$@,S<N.#$@-#@N,S$@,C<N,S$@,3(N,3"
    ",W-2 Q+C8S-S4@72Q;,S8N-C4U(#,V+C8U-2 T-RXQ-34@,S8N-C4U(#0W+C$U-2 T-RXQ-34@-#<N,34U(#,V+C8U-2!=+%LP+CDS,S,S,R P+C(P"
    ",SDR,B P+C$T,3$W-B!=*3L*<&%T8V@H6S$R+C$S-S4@,C<N,S$@,38N.#$@,2XV,S<U(#$R+C$S-S4@72Q;,C8N,34U(#(V+C$U-2 S-BXV-34@,S"
    "8N-C4U(#(V+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV,#@@72D[\"G!A=&-H*%LQ+C8S-S4@,38N.#$@,C<N,S$@,3(N,3,W-2 Q+C"
    "8S-S4@72Q;,34N-C4U(#$U+C8U-2 R-BXQ-34@,C8N,34U(#$U+C8U-2!=+%LP+CDS,S,S,R P+C(P,SDR,B P+C$T,3$W-B!=*3L*<&%T8V@H6S$R"
    "+C$S-S4@-#@N,S$@,S<N.#$@,C<N,S$@,38N.#$@,2XV,S<U(#$R+C$S-S4@72Q;-2XQ-34@-2XQ-34@,34N-C4U(#4N,34U(#$U+C8U-2 Q-2XV-3"
    "4@-2XQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(# N,C$Y-C X(%TI.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:&EC<R<I"
    ".PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.P .   "
    " ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (    "
    "           !         !          #@   #     &    \"     0         !0    @               $         $          .    ,"
    "     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0"
    "    0    !         !  ! !62$1,#@   $     &    \"     0         !0    @    !    #0    $         $     T   !84U0@1&5"
    "F875L=',J    #@   $     &    \"     0         !0    @    !    #0    $         $     T   !)4T4@1&5F875L=',J    #@  "
    " #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &        "
    "  4    (     0    $    !          D    (               .    .     8    (    !          %    \"     $    &     0   "
    "      0    !@   #DN,BXP,0  #@   $     &    \"     0         !0    @    !    #0    $         $     T   !X;&5D:W-E='"
    "1I;F=S    #@   $     &    \"     0         !0    @    !    #P    $         $     \\   !X;&5D:W!R96-O;7!I;&4 #@   $"
    "     &    \"     0         !0    @    !    #0    $         $     T   !X;&5D:W5P9&%T969N    #@    @%   &    \"     "
    "(         !0    @    !     0    $         !0 $ !@    !    . $  &5X<&]R=                        &5X<&]R=&1I<@      "
    "             '-E;&5C=&EO;G1A9P               &5X<&]R=&1I<G!A=&@              &UA:F]R                         &UI;F"
    "]R                         &AW7V-O;7!A=&EB:6QI='D          &UA:E]S;&ED97(                  &UI;F]R7W-L:61E<@      "
    "         &AW7V-O;7!A=&EB:6QI='E?<VQI9&5R &ES1&5V96QO<&UE;G0              '5S94-U<W1O;4)U<TEN=&5R9F%C90   &-U<W1O;4"
    ")U<TEN=&5R9F%C959A;'5E  X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.  "
    "  >     8    (    !          %    \"     $   !$     0         0    1    $,Z7%5S97)S7'!D=UQ)4T5?4')O:F5C='-<36EN4WE"
    "S7$UI;E-Y<T5M8F5D4')O8UQ-:6Y3>7-%;6)E9%!R;V,N>&UP      X    X    !@    @    $          4    (     0    8    !     "
    "    !     &    97AP;W)T   .    8     8    (    !          %    \"     $    P     0         0    ,    $,Z7%5S97)S7'"
    "!D=UQ)4T5?4')O:F5C='-<36EN4WES7$UI;E-Y<T5M8F5D4')O8PX    X    !@    @    &          4    (     0    $    !        "
    "  D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"             A #@"
    "   #     &    \"     0         !0    @    !     0    $         $  ! &(    .    .     8    (    !@         %    \" "
    "    $    !     0         )    \"            / _#@   #@    &    \"     8         !0    @    !     0    $         \""
    "0    @   \"N1^%Z%*X/0 X    X    !@    @    &          4    (     0    $    !          D    (          \" 6$ .    ."
    "     8    (    !@         %    \"     $    !     0         )    \"            / _#@   #@    &    \"     8         "
    "!0    @    !     0    $         \"0    @               X    P    !@    @    &          4    (               !     "
    "     D         "
  }
}
