# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 16:53:07  May 24, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_gpio_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY test_gpio
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:53:07  MAY 24, 2014"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name VHDL_FILE test_gpio/synthesis/test_gpio.vhd -library test_gpio
set_global_assignment -name QIP_FILE test_gpio/synthesis/test_gpio.qip
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/stdlib/version.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/stdlib/config_types.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/stdlib/config.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/stdlib/stdlib.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/sparc/sparc.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/modgen/multlib.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/modgen/leaves.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/amba/amba.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/amba/devices.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/amba/defmst.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/amba/apbctrl.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/amba/ahbctrl.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/amba/dma2ahb_pkg.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/amba/dma2ahb.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/grlib/amba/ahbmst.vhd" -library grlib
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/gencomp/gencomp.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/gencomp/netcomp.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/inferred/memory_inferred.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/inferred/ddr_inferred.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/inferred/mul_inferred.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/inferred/ddr_phy_inferred.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/inferred/ddrphy_datapath.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/altera_mf/memory_altera_mf.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/altera_mf/clkgen_altera_mf.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/altera_mf/tap_altera_mf.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/cycloneiii/alt/apll.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/cycloneiii/alt/aclkout.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/cycloneiii/alt/actrlout.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/cycloneiii/alt/adqsout.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/cycloneiii/alt/adqout.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/cycloneiii/alt/admout.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/cycloneiii/alt/adqin.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/cycloneiii/ddr_phy_cycloneiii.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/cycloneiii/cycloneiii_clkgen.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/allclkgen.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/allddr.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/allmem.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/allmul.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/allpads.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/alltap.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/clkgen.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/clkmux.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/clkand.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/ddr_ireg.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/ddr_oreg.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/ddrphy.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/syncram.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/syncram64.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/syncram_2p.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/syncram_dp.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/syncfifo_2p.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/regfile_3p.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/tap.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/techbuf.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/nandtree.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/clkpad.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/clkpad_ds.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/inpad.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/inpad_ds.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/iodpad.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/iopad.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/iopad_ds.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/lvds_combo.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/odpad.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/outpad.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/outpad_ds.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/toutpad.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/skew_outpad.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/grlfpw_net.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/grfpw_net.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/leon4_net.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/mul_61x61.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/cpu_disas_net.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/ringosc.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/system_monitor.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/grgates.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/inpad_ddr.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/outpad_ddr.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/iopad_ddr.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/syncram128bw.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/syncram256bw.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/syncram128.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/syncram156bw.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/techmult.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/spictrl_net.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/scanreg.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/syncrambw.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/syncram_2pbw.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/sdram_phy.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/syncreg.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/techmap/maps/clkinv.vhd" -library techmap
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/spw/comp/spwcomp.vhd" -library spw
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/spw/wrapper/grspw_gen.vhd" -library spw
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/spw/wrapper/grspw2_gen.vhd" -library spw
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/spw/wrapper/grspw_codec_gen.vhd" -library spw
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/eth/comp/ethcomp.vhd" -library eth
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/eth/core/greth_pkg.vhd" -library eth
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/eth/core/eth_rstgen.vhd" -library eth
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/eth/core/eth_edcl_ahb_mst.vhd" -library eth
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/eth/core/eth_ahb_mst.vhd" -library eth
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/eth/core/greth_tx.vhd" -library eth
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/eth/core/greth_rx.vhd" -library eth
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/eth/core/grethc.vhd" -library eth
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/eth/wrapper/greth_gen.vhd" -library eth
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/eth/wrapper/greth_gbit_gen.vhd" -library eth
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/opencores/can/cancomp.vhd" -library opencores
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/opencores/can/can_top.vhd" -library opencores
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/opencores/i2c/i2c_master_bit_ctrl.vhd" -library opencores
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/opencores/i2c/i2c_master_byte_ctrl.vhd" -library opencores
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/opencores/i2c/i2coc.vhd" -library opencores
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/arith/arith.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/arith/mul32.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/arith/div32.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/memctrl/memctrl.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/memctrl/sdctrl.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/memctrl/sdctrl64.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/memctrl/sdmctrl.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/memctrl/srctrl.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/srmmu/mmuconfig.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/srmmu/mmuiface.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/srmmu/libmmu.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/srmmu/mmutlbcam.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/srmmu/mmulrue.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/srmmu/mmulru.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/srmmu/mmutlb.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/srmmu/mmutw.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/srmmu/mmu.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3/leon3.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3/grfpushwx.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/tbufmem.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/dsu3x.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/dsu3.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/dsu3_mb.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/libfpu.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/libiu.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/libcache.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/libleon3.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/regfile_3p_l3.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/mmu_acache.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/mmu_icache.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/mmu_dcache.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/cachemem.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/mmu_cache.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/grfpwx.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/grlfpwx.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/iu3.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/proc3.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/leon3cg.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/leon3s.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/leon3sh.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/leon3x.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/leon3v3/grfpwxsh.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/irqmp/irqmp.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/l2cache/v2-pkg/l2cache.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/can/can.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/can/can_mod.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/can/can_oc.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/can/can_mc.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/can/canmux.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/can/can_rd.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/misc.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/rstgen.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/gptimer.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/ahbram.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/ahbdpram.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/ahbtrace_mmb.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/ahbtrace_mb.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/ahbtrace.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/grgpio.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/ahbstat.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/logan.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/apbps2.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/charrom_package.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/charrom.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/apbvga.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/svgactrl.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/grsysmon.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/gracectrl.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/grgpreg.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/ahb_mst_iface.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/misc/grgprbank.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/net/net.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/uart/uart.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/uart/libdcom.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/uart/apbuart.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/uart/dcom.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/uart/dcom_uart.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/uart/ahbuart.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/jtag/jtag.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/jtag/libjtagcom.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/jtag/jtagcom.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/jtag/ahbjtag.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/jtag/ahbjtag_bsd.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/jtag/bscanregs.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/jtag/bscanregsbd.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/jtag/jtagcom2.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/greth/ethernet_mac.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/greth/greth.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/greth/greth_mb.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/greth/greth_gbit.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/greth/greth_gbit_mb.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/greth/grethm.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/greth/rgmii.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/i2c/i2c.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/i2c/i2cmst.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/i2c/i2cmst_gen.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/i2c/i2cslv.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/i2c/i2c2ahbx.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/i2c/i2c2ahb.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/i2c/i2c2ahb_apb.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/i2c/i2c2ahb_gen.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/i2c/i2c2ahb_apb_gen.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/spi/spi.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/spi/spimctrl.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/spi/spictrlx.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/spi/spictrl.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/spi/spi2ahbx.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/spi/spi2ahb.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/gaisler/spi/spi2ahb_apb.vhd" -library gaisler
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/esa/memoryctrl/memoryctrl.vhd" -library esa
set_global_assignment -name VHDL_FILE "../grlib-gpl-1.3.7-b4144//lib/esa/memoryctrl/mctrl.vhd" -library esa

set_location_assignment PIN_Y2 -to clk_clk


#============================================================
# SDRAM
#============================================================
set_location_assignment PIN_AE5 -to leon3_sdram_uart_de2115_0_conduit_end_dram_clk
set_location_assignment PIN_U1 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[31]
set_location_assignment PIN_U4 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[30]
set_location_assignment PIN_T3 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[29]
set_location_assignment PIN_R3 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[28]
set_location_assignment PIN_R2 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[27]
set_location_assignment PIN_R1 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[26]
set_location_assignment PIN_R7 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[25]
set_location_assignment PIN_U5 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[24]
set_location_assignment PIN_M8 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[16]
set_location_assignment PIN_L8 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[17]
set_location_assignment PIN_P2 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[18]
set_location_assignment PIN_N3 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[19]
set_location_assignment PIN_N4 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[20]
set_location_assignment PIN_M4 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[21]
set_location_assignment PIN_M7 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[22]
set_location_assignment PIN_L7 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[23]
set_location_assignment PIN_Y3 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[8]
set_location_assignment PIN_Y4 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[9]
set_location_assignment PIN_AB1 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[10]
set_location_assignment PIN_AA3 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[11]
set_location_assignment PIN_AB2 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[12]
set_location_assignment PIN_AC1 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[13]
set_location_assignment PIN_AB3 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[14]
set_location_assignment PIN_AC2 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[15]
set_location_assignment PIN_W3 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[0]
set_location_assignment PIN_W2 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[1]
set_location_assignment PIN_V4 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[2]
set_location_assignment PIN_W1 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[3]
set_location_assignment PIN_V3 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[4]
set_location_assignment PIN_V2 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[5]
set_location_assignment PIN_V1 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[6]
set_location_assignment PIN_U3 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dq[7]
set_location_assignment PIN_W4 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dqm[1]
set_location_assignment PIN_K8 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dqm[2]
set_location_assignment PIN_U2 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dqm[0]
set_location_assignment PIN_N8 -to leon3_sdram_uart_de2115_0_conduit_end_dram_dqm[3]
set_location_assignment PIN_U6 -to leon3_sdram_uart_de2115_0_conduit_end_dram_ras_n
set_location_assignment PIN_V7 -to leon3_sdram_uart_de2115_0_conduit_end_dram_cas_n
set_location_assignment PIN_AA6 -to leon3_sdram_uart_de2115_0_conduit_end_dram_cke
set_location_assignment PIN_V6 -to leon3_sdram_uart_de2115_0_conduit_end_dram_we_n
set_location_assignment PIN_T4 -to leon3_sdram_uart_de2115_0_conduit_end_dram_cs_n
set_location_assignment PIN_U7 -to leon3_sdram_uart_de2115_0_conduit_end_dram_ba[0]
set_location_assignment PIN_R4 -to leon3_sdram_uart_de2115_0_conduit_end_dram_ba[1]
set_location_assignment PIN_Y7 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[12]
set_location_assignment PIN_AA5 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[11]
set_location_assignment PIN_R5 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[10]
set_location_assignment PIN_Y6 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[9]
set_location_assignment PIN_Y5 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[8]
set_location_assignment PIN_AA7 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[7]
set_location_assignment PIN_W7 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[6]
set_location_assignment PIN_W8 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[5]
set_location_assignment PIN_V5 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[4]
set_location_assignment PIN_P1 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[3]
set_location_assignment PIN_U8 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[2]
set_location_assignment PIN_V8 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[1]
set_location_assignment PIN_R6 -to leon3_sdram_uart_de2115_0_conduit_end_dram_addr[0]
set_location_assignment PIN_F19 -to leon3_sdram_uart_de2115_0_conduit_end_dsuact
set_location_assignment PIN_M21 -to leon3_sdram_uart_de2115_0_conduit_end_dsubre
set_location_assignment PIN_G19 -to leon3_sdram_uart_de2115_0_conduit_end_errorn
set_location_assignment PIN_G12 -to leon3_sdram_uart_de2115_0_conduit_end_uart_rxd
set_location_assignment PIN_G9 -to leon3_sdram_uart_de2115_0_conduit_end_uart_txd
set_location_assignment PIN_G21 -to pio_0_external_connection_export[7]
set_location_assignment PIN_G22 -to pio_0_external_connection_export[6]
set_location_assignment PIN_E21 -to pio_0_external_connection_export[0]
set_location_assignment PIN_E22 -to pio_0_external_connection_export[1]
set_location_assignment PIN_E25 -to pio_0_external_connection_export[2]
set_location_assignment PIN_E24 -to pio_0_external_connection_export[3]
set_location_assignment PIN_H21 -to pio_0_external_connection_export[4]
set_location_assignment PIN_G20 -to pio_0_external_connection_export[5]
set_location_assignment PIN_M23 -to reset_reset_n
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top