0.7
2020.2
May  7 2023
15:24:31
C:/git/digital-circuits-desighs-workspace/ModelSim/projectSemester/src/DFF.vhdl,1700234381,vhdl,,,,dff,,,,,,,,
C:/git/digital-circuits-desighs-workspace/ModelSim/projectSemester/src/MUX.vhdl,1701442036,vhdl,,,,mux,,,,,,,,
C:/git/digital-circuits-desighs-workspace/ModelSim/projectSemester/src/PISO_shift_reg.vhdl,1704794088,vhdl,,,,piso_shift_reg,,,,,,,,
C:/git/digital-circuits-desighs-workspace/ModelSim/projectSemester/src/SIPO_shift_reg.vhdl,1704794086,vhdl,,,,sipo_shift_reg,,,,,,,,
C:/git/digital-circuits-desighs-workspace/ModelSim/projectSemester/src/TL.vhdl,1704796231,vhdl,,,,tl,,,,,,,,
C:/git/digital-circuits-desighs-workspace/ModelSim/projectSemester/src/data_flow.vhdl,1704794043,vhdl,,,,data_flow,,,,,,,,
C:/git/digital-circuits-desighs-workspace/Vivado/projectSemester/projectSemester.gen/sources_1/ip/Int_PLL/Int_PLL.v,1702653223,verilog,,,,Int_PLL,,,../../../../projectSemester.ip_user_files/ipstatic,,,,,
C:/git/digital-circuits-desighs-workspace/Vivado/projectSemester/projectSemester.gen/sources_1/ip/Int_PLL/Int_PLL_clk_wiz.v,1702653223,verilog,,C:/git/digital-circuits-desighs-workspace/Vivado/projectSemester/projectSemester.gen/sources_1/ip/Int_PLL/Int_PLL.v,,Int_PLL_clk_wiz,,,../../../../projectSemester.ip_user_files/ipstatic,,,,,
C:/git/digital-circuits-desighs-workspace/Vivado/projectSemester/projectSemester.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
