/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;

#include "imx6q.dtsi"
#include "imx6qdl-advantech.dtsi"

/ {
	model = "Freescale i.MX6 Quad WISE3310 A1";
	compatible = "fsl,imx6q-sabresd", "fsl,imx6q";

	board {
		compatible = "proc-board";
		board-type = "WISE-3310 A1";
		board-cpu = "DualQuad";
	};

	wsn {
		compatible = "adv,dustwsn";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_dustwsn_0>;
		status = "okay";
	};
};

&audio_sgtl5000 {
	status = "disabled";
};

&audio_hdmi {
	status = "disabled";
};

&audmux {
	status = "disabled";
};

&hdmi_audio {
	status = "disabled";
};

&hdmi_cec {
	status = "disabled";
};

&hdmi_core {
	status = "disabled";
};

&hdmi_video {
	status = "disabled";
};

&i2c1 {

	s35390a@30 {
		compatible = "fsl,s35390a";
		reg = <0x30>;
	};
};

&i2c3 {
	status = "disabled";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1 &pinctrl_hog_2>;

	dustwsn {
		pinctrl_dustwsn_0: dustwsn_grp-0 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__GPIO1_IO00       0x80000000
				MX6QDL_PAD_GPIO_1__GPIO1_IO01       0x80000000
				MX6QDL_PAD_GPIO_2__GPIO1_IO02       0x80000000
				MX6QDL_PAD_GPIO_3__GPIO1_IO03       0x80000000
				MX6QDL_PAD_GPIO_4__GPIO1_IO04       0x80000000
				MX6QDL_PAD_GPIO_5__GPIO1_IO05       0x80000000
				MX6QDL_PAD_GPIO_6__GPIO1_IO06       0x80000000
				MX6QDL_PAD_GPIO_7__GPIO1_IO07       0x80000000
			>;
		};
	};

	hog {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02		0x80000000	/* SD2_CD */
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03		0x80000000	/* SD2_WP */
				MX6QDL_PAD_EIM_D30__GPIO3_IO30		0x80000000	/* BORAD_ID0 */
				MX6QDL_PAD_EIM_D31__GPIO3_IO31		0x80000000	/* BORAD_ID1 */
			>;
		};
		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31		0x80000000
				MX6QDL_PAD_EIM_D20__GPIO3_IO20		0x80000000
				MX6QDL_PAD_EIM_D24__GPIO3_IO24		0x80000000
				MX6QDL_PAD_EIM_D25__GPIO3_IO25		0x80000000
				MX6QDL_PAD_EIM_A24__GPIO5_IO04		0x80000000
				MX6QDL_PAD_EIM_A23__GPIO6_IO06		0x80000000
				MX6QDL_PAD_EIM_A22__GPIO2_IO16		0x80000000
				MX6QDL_PAD_EIM_A21__GPIO2_IO17		0x80000000
				MX6QDL_PAD_EIM_A20__GPIO2_IO18		0x80000000
				MX6QDL_PAD_EIM_A19__GPIO2_IO19		0x80000000
				MX6QDL_PAD_EIM_A18__GPIO2_IO20		0x80000000
				MX6QDL_PAD_EIM_A17__GPIO2_IO21		0x80000000
				MX6QDL_PAD_EIM_A16__GPIO2_IO22		0x80000000
				MX6QDL_PAD_EIM_RW__GPIO2_IO26		0x80000000
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27		0x80000000
				MX6QDL_PAD_EIM_EB0__GPIO2_IO28		0x80000000
				MX6QDL_PAD_EIM_EB1__GPIO2_IO29		0x80000000
				MX6QDL_PAD_EIM_DA0__GPIO3_IO00		0x80000000
				MX6QDL_PAD_EIM_DA1__GPIO3_IO01		0x80000000
				MX6QDL_PAD_EIM_DA2__GPIO3_IO02		0x80000000
				MX6QDL_PAD_EIM_DA3__GPIO3_IO03		0x80000000
				MX6QDL_PAD_EIM_DA4__GPIO3_IO04		0x80000000
				MX6QDL_PAD_EIM_DA5__GPIO3_IO05		0x80000000
				MX6QDL_PAD_EIM_DA6__GPIO3_IO06		0x80000000
				MX6QDL_PAD_EIM_DA7__GPIO3_IO07		0x80000000
				MX6QDL_PAD_EIM_DA8__GPIO3_IO08		0x80000000
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09		0x80000000
				MX6QDL_PAD_EIM_DA10__GPIO3_IO10		0x80000000
				MX6QDL_PAD_EIM_DA11__GPIO3_IO11		0x80000000
				MX6QDL_PAD_EIM_DA12__GPIO3_IO12		0x80000000
				MX6QDL_PAD_EIM_DA13__GPIO3_IO13		0x80000000
				MX6QDL_PAD_EIM_DA14__GPIO3_IO14		0x80000000
				MX6QDL_PAD_EIM_DA15__GPIO3_IO15		0x80000000
				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x80000000
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	0x80000000
			>;
		};
	};

	pcie {
		pinctrl_pcie_1: pciegrp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x80000000	/* PCIE_DIS_B */
			>;
		};
	};

	spi1 {
		pinctrl_ecspi1_cs_0: ecspi1_cs_grp-0 {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__GPIO2_IO30		0x80000000	/* ECSPI1_CS0 */
			>;
		};
	};

	uart5 {
		pinctrl_uart5_1: uart5grp-1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA	0x1b0b1
			>;
		};
	};
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie_1>;
	disable-gpio = <&gpio3 19 0>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_1>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5_1>;
	status = "okay";
};

&usbh1 {
	status = "okay";
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_2>;
	disable-over-current;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_2>;
	cd-gpios = <&gpio2 2 0>;
	wp-gpios = <&gpio2 3 0>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4_1>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&v4l2_output {
	status = "disabled";
};
