
 !2=! {i1 2 ,!3}	 !6= 
!{! 6 


decla(re i32 @llvm.nvvm.snad.x.sre.envreg0()
de

