<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>HTRFCR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">HTRFCR, Hyp Trace Filter Control Register</h1><p>The HTRFCR characteristics are:</p><h2>Purpose</h2><p>Provides EL2 controls for Trace.</p><h2>Configuration</h2><p>AArch32 System register HTRFCR bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-trfcr_el2.html">TRFCR_EL2[31:0]
            </a>.
          </p><p>This register is present only
    when <ins>AArch32 is supported at any Exception level and </ins>ARMv8.4-Trace is implemented.
      
    Otherwise, direct accesses to HTRFCR are <span class="arm-defined-word">UNDEFINED</span>.</p><p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from Monitor mode when <a href="AArch32-scr.html">SCR</a>.NS == 1.</p><p><del class="nocount">This register is in the Warm reset domain.
                Some or all RW fields of this register have defined reset values.
                
        On a Warm or Cold reset these apply
      
                only if the PE resets into EL2
                
                  with EL2 using AArch32,
                
                or into
                
                    EL3 with EL3 using AArch32.
                  
                Otherwise,
                
                  on a Warm or Cold reset
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del class="nocount">UNKNOWN</del></span><del class="nocount"> values.
              </del></p><h2>Attributes</h2><p>HTRFCR is a 32-bit register.</p><h2>Field descriptions</h2><p>The HTRFCR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="25"><a href="#0_31">RES0</a></td><td class="lr" colspan="2"><a href="#TS_6">TS</a></td><td class="lr" colspan="1"><a href="#0_4">RES0</a></td><td class="lr" colspan="1"><a href="#CX_3">CX</a></td><td class="lr" colspan="1"><a href="#0_2">RES0</a></td><td class="lr" colspan="1"><a href="#E2TRE_1">E2TRE</a></td><td class="lr" colspan="1"><a href="#E0HTRE_0">E0HTRE</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:7]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TS_6">TS, bits [6:5]
                  </h4><p>Timestamp Control. Controls which timebase is used for trace timestamps.</p><table class="valuetable"><tr><th>TS</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>The timestamp is controlled by <a href="AArch32-trfcr.html">TRFCR</a>.TS.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Virtual timestamp. The traced timestamp is the physical counter value minus the value of <a href="AArch32-cntvoff.html">CNTVOFF</a>.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Physical timestamp. The traced timestamp is the physical counter value.</p></td></tr></table><p>When SelfHostedTraceEnabled() == FALSE, this field is ignored.</p><p>On a Warm reset, in a system where the PE resets into EL2 or EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_4">
                Bit [4]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="CX_3">CX, bit [3]
              </h4><p>VMID Trace Enable.</p><table class="valuetable"><tr><th>CX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>VMID tracing is not allowed.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>VMID tracing is allowed.</p></td></tr></table><p>When SelfHostedTraceEnabled() == FALSE, this field is ignored.</p><p>On a Warm reset, in a system where the PE resets into EL2 or EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_2">
                Bit [2]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="E2TRE_1">E2TRE, bit [1]
              </h4><p>EL2 Trace Enable.</p><table class="valuetable"><tr><th>E2TRE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Tracing is prohibited at EL2.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Tracing is allowed at EL2.</p></td></tr></table><p>When SelfHostedTraceEnabled() == FALSE, this field is ignored.</p><p>On a Warm reset, in a system where the PE resets into EL2 or EL3, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="E0HTRE_0">E0HTRE, bit [0]
              </h4><p>EL0 Trace Enable.</p><table class="valuetable"><tr><th>E0HTRE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Tracing is prohibited at EL0 when <a href="AArch32-hcr.html">HCR</a>.TGE == 1.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Tracing is allowed at EL0 when <a href="AArch32-hcr.html">HCR</a>.TGE == 1.</p></td></tr></table><p>This field is ignored if any of the following are true:</p><ul><li>The PE is in Secure state.
</li><li>SelfHostedTraceEnabled() == FALSE.
</li><li><a href="AArch32-hcr.html">HCR</a>.TGE == 0.
</li></ul><p>On a Warm reset, in a system where the PE resets into EL2 or EL3, this field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the HTRFCR</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b100</td><td>0b0001</td><td>0b0010</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T1 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T1 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TTRF == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    elsif HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) &amp;&amp; SDCR.TTRF == '1' then
        AArch32.TakeMonitorTrapException();
    else
        return HTRFCR;
elsif PSTATE.EL == EL3 then
    if SCR.NS == '0' then
        UNDEFINED;
    else
        return HTRFCR;
              </p><h4 class="assembler">MCR{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b100</td><td>0b0001</td><td>0b0010</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T1 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T1 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TTRF == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    elsif HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) &amp;&amp; SDCR.TTRF == '1' then
        AArch32.TakeMonitorTrapException();
    else
        HTRFCR = R[t];
elsif PSTATE.EL == EL3 then
    if SCR.NS == '0' then
        UNDEFINED;
    else
        HTRFCR = R[t];
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>