Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Nov  8 12:00:01 2022
| Host         : ajit-System-Product-Name running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file tri_mode_ethernet_mac_0_example_design_timing_summary_routed.rpt -rpx tri_mode_ethernet_mac_0_example_design_timing_summary_routed.rpx
| Design       : tri_mode_ethernet_mac_0_example_design
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 8 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 6 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.354        0.000                      0                10483        0.056        0.000                      0                10465        0.264        0.000                       0                  4441  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                               ------------         ----------      --------------
clk_in_p                                                                            {0.000 2.500}        5.000           200.000         
  clkfbout                                                                          {0.000 2.500}        5.000           200.000         
  clkout0                                                                           {0.000 4.000}        8.000           125.000         
    clkfbout_1                                                                      {0.000 4.000}        8.000           125.000         
    clkout0_1                                                                       {0.000 4.000}        8.000           125.000         
    clkout1_1                                                                       {2.000 6.000}        8.000           125.000         
      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
  clkout1                                                                           {0.000 5.000}        10.000          100.000         
  clkout2                                                                           {0.000 2.500}        5.000           200.000         
rgmii_rxc                                                                           {0.000 4.000}        8.000           125.000         
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_p              4.294        0.000                      0                    2        0.199        0.000                      0                    2        1.100        0.000                       0                    14  
  clkfbout                                                                                                                                                        3.929        0.000                       0                     2  
  clkout0             4.562        0.000                      0                 1254        0.104        0.000                      0                 1254        2.000        0.000                       0                   552  
    clkfbout_1                                                                                                                                                    6.929        0.000                       0                     2  
    clkout0_1         3.694        0.000                      0                 3947        0.056        0.000                      0                 3947        3.232        0.000                       0                  1813  
    clkout1_1         5.430        0.000                      0                   33        0.181        0.000                      0                   33        3.600        0.000                       0                    39  
  clkout1             5.916        0.000                      0                 3202        0.084        0.000                      0                 3202        4.232        0.000                       0                  1071  
  clkout2             3.736        0.000                      0                   27        0.146        0.000                      0                   27        0.264        0.000                       0                    22  
rgmii_rxc             4.561        0.000                      0                 1986        0.086        0.000                      0                 1986        3.232        0.000                       0                   926  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                    To Clock                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                    --------                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0_1                                                                     clkout0                                                                             2.644        0.000                      0                   12                                                                        
clkout1_1                                                                     clkout0_1                                                                           5.036        0.000                      0                    3        1.695        0.000                      0                    3  
clkout1                                                                       clkout0_1                                                                           2.456        0.000                      0                   73                                                                        
rgmii_rxc                                                                     clkout0_1                                                                          29.737        0.000                      0                   17                                                                        
clkout0_1                                                                     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk        0.354        0.000                      0                    5        0.346        0.000                      0                    5  
clkout0_1                                                                     clkout1                                                                             4.168        0.000                      0                   32                                                                        
clkout0                                                                       rgmii_rxc                                                                           2.382        0.000                      0                    6                                                                        
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  rgmii_rxc                                                                           0.587        0.000                      0                    5        0.405        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  rgmii_rxc          rgmii_rxc                7.159        0.000                      0                    1        0.322        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        4.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.360ns (49.380%)  route 0.369ns (50.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 9.452 - 5.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.205    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.298 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.529     4.827    example_clocks/lock_sync/clk
    SLICE_X152Y103       FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y103       FDRE (Prop_fdre_C_Q)         0.236     5.063 f  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.369     5.432    example_clocks/dcm_locked_sync
    SLICE_X152Y103       LUT2 (Prop_lut2_I1_O)        0.124     5.556 r  example_clocks/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     5.556    example_clocks/dcm_locked_edge_i_1_n_0
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.976    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.059 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.393     9.452    example_clocks/clkin1_bufg
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_edge_reg/C
                         clock pessimism              0.374     9.827    
                         clock uncertainty           -0.043     9.783    
    SLICE_X152Y103       FDRE (Setup_fdre_C_D)        0.066     9.849    example_clocks/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.236ns (54.340%)  route 0.198ns (45.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 9.452 - 5.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.205    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.298 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.529     4.827    example_clocks/lock_sync/clk
    SLICE_X152Y103       FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y103       FDRE (Prop_fdre_C_Q)         0.236     5.063 r  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.198     5.261    example_clocks/dcm_locked_sync
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.976    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.059 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.393     9.452    example_clocks/clkin1_bufg
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
                         clock pessimism              0.374     9.827    
                         clock uncertainty           -0.043     9.783    
    SLICE_X152Y103       FDRE (Setup_fdre_C_D)       -0.081     9.702    example_clocks/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                  4.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 example_clocks/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.146ns (51.133%)  route 0.140ns (48.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.471    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.497 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.676     2.173    example_clocks/clkin1_bufg
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y103       FDRE (Prop_fdre_C_Q)         0.118     2.291 r  example_clocks/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.140     2.431    example_clocks/dcm_locked_reg
    SLICE_X152Y103       LUT2 (Prop_lut2_I0_O)        0.028     2.459 r  example_clocks/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     2.459    example_clocks/dcm_locked_edge_i_1_n_0
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.624    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.654 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.896     2.550    example_clocks/clkin1_bufg
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_edge_reg/C
                         clock pessimism             -0.376     2.173    
    SLICE_X152Y103       FDRE (Hold_fdre_C_D)         0.087     2.260    example_clocks/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.122%)  route 0.102ns (48.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.471    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.497 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.676     2.173    example_clocks/lock_sync/clk
    SLICE_X152Y103       FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y103       FDRE (Prop_fdre_C_Q)         0.107     2.280 r  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.102     2.383    example_clocks/dcm_locked_sync
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.624    example_clocks/clkin1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.654 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.896     2.550    example_clocks/clkin1_bufg
    SLICE_X152Y103       FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
                         clock pessimism             -0.376     2.173    
    SLICE_X152Y103       FDRE (Hold_fdre_C_D)         0.004     2.177    example_clocks/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0        n/a            1.409         5.000       3.592      BUFGCTRL_X0Y5    example_clocks/bufg_clkin1/I0
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg1/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg2/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg4/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C             n/a            0.750         5.000       4.250      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync4/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X152Y103   example_clocks/dcm_locked_edge_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X152Y103   example_clocks/dcm_locked_reg_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg4/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync4/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg2/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/dcm_locked_edge_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/dcm_locked_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg0/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X152Y103   example_clocks/lock_sync/data_sync_reg4/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X153Y103   example_clocks/mmcm_reset_gen/reset_sync0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.330ns (10.853%)  route 2.711ns (89.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.454     5.442    example_resets/CLK
    SLICE_X45Y140        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.204     5.646 f  example_resets/gtx_resetn_reg/Q
                         net (fo=21, routed)          1.014     6.659    example_resets/tx_fifo_resetn
    SLICE_X47Y164        LUT1 (Prop_lut1_I0_O)        0.126     6.785 r  example_resets/mem_reg_i_4/O
                         net (fo=174, routed)         1.697     8.482    trimac_fifo_block/user_side_FIFO/rx_fifo_i/gtx_resetn_reg[0]
    SLICE_X45Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.316    12.967    trimac_fifo_block/user_side_FIFO/rx_fifo_i/CLK_OUT1
    SLICE_X45Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_reg[0]/C
                         clock pessimism              0.445    13.413    
                         clock uncertainty           -0.064    13.348    
    SLICE_X45Y134        FDRE (Setup_fdre_C_R)       -0.304    13.044    trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.330ns (10.853%)  route 2.711ns (89.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.454     5.442    example_resets/CLK
    SLICE_X45Y140        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.204     5.646 f  example_resets/gtx_resetn_reg/Q
                         net (fo=21, routed)          1.014     6.659    example_resets/tx_fifo_resetn
    SLICE_X47Y164        LUT1 (Prop_lut1_I0_O)        0.126     6.785 r  example_resets/mem_reg_i_4/O
                         net (fo=174, routed)         1.697     8.482    trimac_fifo_block/user_side_FIFO/rx_fifo_i/gtx_resetn_reg[0]
    SLICE_X45Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.316    12.967    trimac_fifo_block/user_side_FIFO/rx_fifo_i/CLK_OUT1
    SLICE_X45Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_reg[1]/C
                         clock pessimism              0.445    13.413    
                         clock uncertainty           -0.064    13.348    
    SLICE_X45Y134        FDRE (Setup_fdre_C_R)       -0.304    13.044    trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.330ns (10.853%)  route 2.711ns (89.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.454     5.442    example_resets/CLK
    SLICE_X45Y140        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.204     5.646 f  example_resets/gtx_resetn_reg/Q
                         net (fo=21, routed)          1.014     6.659    example_resets/tx_fifo_resetn
    SLICE_X47Y164        LUT1 (Prop_lut1_I0_O)        0.126     6.785 r  example_resets/mem_reg_i_4/O
                         net (fo=174, routed)         1.697     8.482    trimac_fifo_block/user_side_FIFO/rx_fifo_i/gtx_resetn_reg[0]
    SLICE_X45Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.316    12.967    trimac_fifo_block/user_side_FIFO/rx_fifo_i/CLK_OUT1
    SLICE_X45Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_reg/C
                         clock pessimism              0.445    13.413    
                         clock uncertainty           -0.064    13.348    
    SLICE_X45Y134        FDRE (Setup_fdre_C_R)       -0.304    13.044    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_reg
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.330ns (10.853%)  route 2.711ns (89.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.454     5.442    example_resets/CLK
    SLICE_X45Y140        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.204     5.646 f  example_resets/gtx_resetn_reg/Q
                         net (fo=21, routed)          1.014     6.659    example_resets/tx_fifo_resetn
    SLICE_X47Y164        LUT1 (Prop_lut1_I0_O)        0.126     6.785 r  example_resets/mem_reg_i_4/O
                         net (fo=174, routed)         1.697     8.482    trimac_fifo_block/user_side_FIFO/rx_fifo_i/gtx_resetn_reg[0]
    SLICE_X45Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.316    12.967    trimac_fifo_block/user_side_FIFO/rx_fifo_i/CLK_OUT1
    SLICE_X45Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
                         clock pessimism              0.445    13.413    
                         clock uncertainty           -0.064    13.348    
    SLICE_X45Y134        FDRE (Setup_fdre_C_R)       -0.304    13.044    trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.330ns (11.469%)  route 2.547ns (88.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.454     5.442    example_resets/CLK
    SLICE_X45Y140        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.204     5.646 f  example_resets/gtx_resetn_reg/Q
                         net (fo=21, routed)          1.014     6.659    example_resets/tx_fifo_resetn
    SLICE_X47Y164        LUT1 (Prop_lut1_I0_O)        0.126     6.785 r  example_resets/mem_reg_i_4/O
                         net (fo=174, routed)         1.534     8.319    trimac_fifo_block/user_side_FIFO/rx_fifo_i/gtx_resetn_reg[0]
    SLICE_X50Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.255    12.906    trimac_fifo_block/user_side_FIFO/rx_fifo_i/CLK_OUT1
    SLICE_X50Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[0]/C
                         clock pessimism              0.424    13.331    
                         clock uncertainty           -0.064    13.266    
    SLICE_X50Y134        FDRE (Setup_fdre_C_R)       -0.281    12.985    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.330ns (11.469%)  route 2.547ns (88.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.454     5.442    example_resets/CLK
    SLICE_X45Y140        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.204     5.646 f  example_resets/gtx_resetn_reg/Q
                         net (fo=21, routed)          1.014     6.659    example_resets/tx_fifo_resetn
    SLICE_X47Y164        LUT1 (Prop_lut1_I0_O)        0.126     6.785 r  example_resets/mem_reg_i_4/O
                         net (fo=174, routed)         1.534     8.319    trimac_fifo_block/user_side_FIFO/rx_fifo_i/gtx_resetn_reg[0]
    SLICE_X50Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.255    12.906    trimac_fifo_block/user_side_FIFO/rx_fifo_i/CLK_OUT1
    SLICE_X50Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[1]/C
                         clock pessimism              0.424    13.331    
                         clock uncertainty           -0.064    13.266    
    SLICE_X50Y134        FDRE (Setup_fdre_C_R)       -0.281    12.985    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.330ns (11.469%)  route 2.547ns (88.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.454     5.442    example_resets/CLK
    SLICE_X45Y140        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.204     5.646 f  example_resets/gtx_resetn_reg/Q
                         net (fo=21, routed)          1.014     6.659    example_resets/tx_fifo_resetn
    SLICE_X47Y164        LUT1 (Prop_lut1_I0_O)        0.126     6.785 r  example_resets/mem_reg_i_4/O
                         net (fo=174, routed)         1.534     8.319    trimac_fifo_block/user_side_FIFO/rx_fifo_i/gtx_resetn_reg[0]
    SLICE_X50Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.255    12.906    trimac_fifo_block/user_side_FIFO/rx_fifo_i/CLK_OUT1
    SLICE_X50Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[2]/C
                         clock pessimism              0.424    13.331    
                         clock uncertainty           -0.064    13.266    
    SLICE_X50Y134        FDRE (Setup_fdre_C_R)       -0.281    12.985    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.330ns (11.469%)  route 2.547ns (88.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.454     5.442    example_resets/CLK
    SLICE_X45Y140        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.204     5.646 f  example_resets/gtx_resetn_reg/Q
                         net (fo=21, routed)          1.014     6.659    example_resets/tx_fifo_resetn
    SLICE_X47Y164        LUT1 (Prop_lut1_I0_O)        0.126     6.785 r  example_resets/mem_reg_i_4/O
                         net (fo=174, routed)         1.534     8.319    trimac_fifo_block/user_side_FIFO/rx_fifo_i/gtx_resetn_reg[0]
    SLICE_X50Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.255    12.906    trimac_fifo_block/user_side_FIFO/rx_fifo_i/CLK_OUT1
    SLICE_X50Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[3]/C
                         clock pessimism              0.424    13.331    
                         clock uncertainty           -0.064    13.266    
    SLICE_X50Y134        FDRE (Setup_fdre_C_R)       -0.281    12.985    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.330ns (12.761%)  route 2.256ns (87.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.730ns = ( 12.730 - 8.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.454     5.442    example_resets/CLK
    SLICE_X45Y140        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.204     5.646 f  example_resets/gtx_resetn_reg/Q
                         net (fo=21, routed)          1.014     6.659    example_resets/tx_fifo_resetn
    SLICE_X47Y164        LUT1 (Prop_lut1_I0_O)        0.126     6.785 r  example_resets/mem_reg_i_4/O
                         net (fo=174, routed)         1.242     8.028    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gtx_resetn_reg[0]
    SLICE_X55Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.079    12.730    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X55Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.349    13.080    
                         clock uncertainty           -0.064    13.015    
    SLICE_X55Y171        FDRE (Setup_fdre_C_R)       -0.304    12.711    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.330ns (12.761%)  route 2.256ns (87.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.730ns = ( 12.730 - 8.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.454     5.442    example_resets/CLK
    SLICE_X45Y140        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDRE (Prop_fdre_C_Q)         0.204     5.646 f  example_resets/gtx_resetn_reg/Q
                         net (fo=21, routed)          1.014     6.659    example_resets/tx_fifo_resetn
    SLICE_X47Y164        LUT1 (Prop_lut1_I0_O)        0.126     6.785 r  example_resets/mem_reg_i_4/O
                         net (fo=174, routed)         1.242     8.028    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gtx_resetn_reg[0]
    SLICE_X55Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.079    12.730    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X55Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/C
                         clock pessimism              0.349    13.080    
                         clock uncertainty           -0.064    13.015    
    SLICE_X55Y171        FDRE (Setup_fdre_C_R)       -0.304    12.711    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  4.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.756%)  route 0.171ns (65.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.574     2.333    basic_pat_gen_inst/axi_pipe_inst/CLK_OUT1
    SLICE_X47Y161        FDRE                                         r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y161        FDRE (Prop_fdre_C_Q)         0.091     2.424 r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[4]/Q
                         net (fo=31, routed)          0.171     2.595    basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/A4
    SLICE_X46Y161        RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.773     2.743    basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/WCLK
    SLICE_X46Y161        RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.398     2.344    
    SLICE_X46Y161        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.491    basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.756%)  route 0.171ns (65.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.574     2.333    basic_pat_gen_inst/axi_pipe_inst/CLK_OUT1
    SLICE_X47Y161        FDRE                                         r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y161        FDRE (Prop_fdre_C_Q)         0.091     2.424 r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[4]/Q
                         net (fo=31, routed)          0.171     2.595    basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/A4
    SLICE_X46Y161        RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.773     2.743    basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/WCLK
    SLICE_X46Y161        RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.398     2.344    
    SLICE_X46Y161        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.491    basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.756%)  route 0.171ns (65.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.574     2.333    basic_pat_gen_inst/axi_pipe_inst/CLK_OUT1
    SLICE_X47Y161        FDRE                                         r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y161        FDRE (Prop_fdre_C_Q)         0.091     2.424 r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[4]/Q
                         net (fo=31, routed)          0.171     2.595    basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/A4
    SLICE_X46Y161        RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.773     2.743    basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/WCLK
    SLICE_X46Y161        RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.398     2.344    
    SLICE_X46Y161        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.491    basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.756%)  route 0.171ns (65.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.574     2.333    basic_pat_gen_inst/axi_pipe_inst/CLK_OUT1
    SLICE_X47Y161        FDRE                                         r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y161        FDRE (Prop_fdre_C_Q)         0.091     2.424 r  basic_pat_gen_inst/axi_pipe_inst/wr_addr_reg[4]/Q
                         net (fo=31, routed)          0.171     2.595    basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/A4
    SLICE_X46Y161        RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.773     2.743    basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/WCLK
    SLICE_X46Y161        RAMD64E                                      r  basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.398     2.344    
    SLICE_X46Y161        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.491    basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 tx_stats_shift_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_stats_shift_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.996%)  route 0.177ns (58.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.629     2.388    gtx_clk_bufg_out_OBUF
    SLICE_X48Y149        FDRE                                         r  tx_stats_shift_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y149        FDRE (Prop_fdre_C_Q)         0.100     2.488 r  tx_stats_shift_reg[29]/Q
                         net (fo=1, routed)           0.177     2.665    tx_stats_shift[29]
    SLICE_X48Y150        LUT3 (Prop_lut3_I2_O)        0.028     2.693 r  tx_stats_shift[30]_i_1/O
                         net (fo=1, routed)           0.000     2.693    p_2_in[30]
    SLICE_X48Y150        FDRE                                         r  tx_stats_shift_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.776     2.746    gtx_clk_bufg_out_OBUF
    SLICE_X48Y150        FDRE                                         r  tx_stats_shift_reg[30]/C
                         clock pessimism             -0.218     2.527    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.061     2.588    tx_stats_shift_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.623%)  route 0.213ns (64.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.592     2.351    trimac_fifo_block/user_side_FIFO/rx_fifo_i/CLK_OUT1
    SLICE_X50Y136        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.118     2.469 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.213     2.683    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/b_addr[10]
    RAMB36_X2Y27         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.840     2.809    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/CLK_OUT1
    RAMB36_X2Y27         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.415     2.394    
    RAMB36_X2Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.577    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_tran_frame_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.568     2.327    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X44Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_tran_frame_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y171        FDRE (Prop_fdre_C_Q)         0.100     2.427 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_tran_frame_delay_reg/Q
                         net (fo=1, routed)           0.055     2.482    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_tran_frame_delay
    SLICE_X45Y171        LUT2 (Prop_lut2_I0_O)        0.028     2.510 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame_i_1/O
                         net (fo=1, routed)           0.000     2.510    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame0
    SLICE_X45Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.765     2.735    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X45Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame_reg/C
                         clock pessimism             -0.396     2.338    
    SLICE_X45Y171        FDRE (Hold_fdre_C_D)         0.060     2.398    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame_reg
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.118ns (32.979%)  route 0.240ns (67.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.537     2.296    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X52Y168        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y168        FDRE (Prop_fdre_C_Q)         0.118     2.414 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_reg[5]/Q
                         net (fo=4, routed)           0.240     2.654    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/wr_addr_reg[5]
    RAMB36_X2Y34         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.758     2.727    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/CLK_OUT1
    RAMB36_X2Y34         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.378     2.349    
    RAMB36_X2Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.532    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.174ns (76.473%)  route 0.054ns (23.527%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.533     2.292    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X55Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y171        FDRE (Prop_fdre_C_Q)         0.100     2.392 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/Q
                         net (fo=1, routed)           0.054     2.446    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr[11]
    SLICE_X54Y171        LUT2 (Prop_lut2_I1_O)        0.028     2.474 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.474    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff0_carry__1_i_1_n_0
    SLICE_X54Y171        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.520 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.520    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff0[11]
    SLICE_X54Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.730     2.700    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X54Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[11]/C
                         clock pessimism             -0.396     2.303    
    SLICE_X54Y171        FDRE (Hold_fdre_C_D)         0.092     2.395    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.175ns (76.243%)  route 0.055ns (23.757%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.536     2.295    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X53Y169        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y169        FDRE (Prop_fdre_C_Q)         0.100     2.395 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_reg[10]/Q
                         net (fo=1, routed)           0.055     2.450    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr[10]
    SLICE_X52Y169        LUT4 (Prop_lut4_I3_O)        0.028     2.478 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr[8]_i_3/O
                         net (fo=1, routed)           0.000     2.478    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr[8]_i_3_n_0
    SLICE_X52Y169        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.525 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.525    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_reg[8]_i_1_n_5
    SLICE_X52Y169        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.733     2.703    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X52Y169        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_reg[10]/C
                         clock pessimism             -0.396     2.306    
    SLICE_X52Y169        FDRE (Hold_fdre_C_D)         0.092     2.398    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y27     trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y34     trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1    example_clocks/clock_generator/clkout1_buf/I0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X44Y141    example_resets/chk_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X44Y141    example_resets/chk_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X44Y141    example_resets/chk_reset_gen/reset_sync4/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X45Y141    example_resets/chk_resetn_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X47Y139    example_resets/dcm_sync/data_sync_reg1/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y158    basic_pat_gen_inst/axi_pipe_inst/RAM64X1D_inst_last/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y158    basic_pat_gen_inst/axi_pipe_inst/RAM64X1D_inst_last/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y158    basic_pat_gen_inst/axi_pipe_inst/ram_loop[0].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y158    basic_pat_gen_inst/axi_pipe_inst/ram_loop[0].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y161    basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y161    basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y161    basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y161    basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y158    basic_pat_gen_inst/axi_pipe_inst/RAM64X1D_inst_last/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y158    basic_pat_gen_inst/axi_pipe_inst/RAM64X1D_inst_last/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y158    basic_pat_gen_inst/axi_pipe_inst/ram_loop[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y158    basic_pat_gen_inst/axi_pipe_inst/ram_loop[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y161    basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y161    basic_pat_gen_inst/axi_pipe_inst/ram_loop[1].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y161    basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X46Y161    basic_pat_gen_inst/axi_pipe_inst/ram_loop[2].RAM64X1D_inst/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.310ns (7.981%)  route 3.574ns (92.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.752ns = ( 15.752 - 8.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     5.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.288     8.330    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X20Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y167        FDRE (Prop_fdre_C_Q)         0.259     8.589 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=259, routed)         2.905    11.493    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_reset_reg
    SLICE_X23Y144        LUT5 (Prop_lut5_I4_O)        0.051    11.544 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.669    12.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X36Y143        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.325    15.752    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X36Y143        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/C
                         clock pessimism              0.627    16.380    
                         clock uncertainty           -0.075    16.304    
    SLICE_X36Y143        FDRE (Setup_fdre_C_R)       -0.397    15.907    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.310ns (7.981%)  route 3.574ns (92.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.752ns = ( 15.752 - 8.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     5.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.288     8.330    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X20Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y167        FDRE (Prop_fdre_C_Q)         0.259     8.589 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=259, routed)         2.905    11.493    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_reset_reg
    SLICE_X23Y144        LUT5 (Prop_lut5_I4_O)        0.051    11.544 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.669    12.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X36Y143        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.325    15.752    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X36Y143        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/C
                         clock pessimism              0.627    16.380    
                         clock uncertainty           -0.075    16.304    
    SLICE_X36Y143        FDRE (Setup_fdre_C_R)       -0.397    15.907    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.310ns (7.981%)  route 3.574ns (92.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.752ns = ( 15.752 - 8.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     5.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.288     8.330    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X20Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y167        FDRE (Prop_fdre_C_Q)         0.259     8.589 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=259, routed)         2.905    11.493    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_reset_reg
    SLICE_X23Y144        LUT5 (Prop_lut5_I4_O)        0.051    11.544 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.669    12.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X36Y143        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.325    15.752    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X36Y143        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/C
                         clock pessimism              0.627    16.380    
                         clock uncertainty           -0.075    16.304    
    SLICE_X36Y143        FDRE (Setup_fdre_C_R)       -0.397    15.907    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.310ns (7.981%)  route 3.574ns (92.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.752ns = ( 15.752 - 8.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     5.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.288     8.330    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X20Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y167        FDRE (Prop_fdre_C_Q)         0.259     8.589 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=259, routed)         2.905    11.493    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_reset_reg
    SLICE_X23Y144        LUT5 (Prop_lut5_I4_O)        0.051    11.544 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.669    12.214    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X36Y143        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.325    15.752    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X36Y143        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/C
                         clock pessimism              0.627    16.380    
                         clock uncertainty           -0.075    16.304    
    SLICE_X36Y143        FDRE (Setup_fdre_C_R)       -0.397    15.907    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.310ns (8.126%)  route 3.505ns (91.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.753ns = ( 15.753 - 8.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     5.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.288     8.330    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X20Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y167        FDRE (Prop_fdre_C_Q)         0.259     8.589 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=259, routed)         2.905    11.493    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_reset_reg
    SLICE_X23Y144        LUT5 (Prop_lut5_I4_O)        0.051    11.544 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.600    12.145    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X36Y144        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.326    15.753    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X36Y144        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/C
                         clock pessimism              0.627    16.381    
                         clock uncertainty           -0.075    16.305    
    SLICE_X36Y144        FDRE (Setup_fdre_C_R)       -0.397    15.908    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg
  -------------------------------------------------------------------
                         required time                         15.908    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.310ns (8.131%)  route 3.503ns (91.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.753ns = ( 15.753 - 8.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     5.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.288     8.330    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X20Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y167        FDRE (Prop_fdre_C_Q)         0.259     8.589 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=259, routed)         2.905    11.493    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_reset_reg
    SLICE_X23Y144        LUT5 (Prop_lut5_I4_O)        0.051    11.544 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.598    12.142    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X37Y144        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.326    15.753    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X37Y144        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/C
                         clock pessimism              0.627    16.381    
                         clock uncertainty           -0.075    16.305    
    SLICE_X37Y144        FDRE (Setup_fdre_C_R)       -0.397    15.908    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.908    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.310ns (8.131%)  route 3.503ns (91.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.753ns = ( 15.753 - 8.000 ) 
    Source Clock Delay      (SCD):    8.330ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     5.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.288     8.330    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X20Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y167        FDRE (Prop_fdre_C_Q)         0.259     8.589 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=259, routed)         2.905    11.493    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_reset_reg
    SLICE_X23Y144        LUT5 (Prop_lut5_I4_O)        0.051    11.544 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.598    12.142    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X37Y144        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.326    15.753    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X37Y144        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/C
                         clock pessimism              0.627    16.381    
                         clock uncertainty           -0.075    16.305    
    SLICE_X37Y144        FDRE (Setup_fdre_C_R)       -0.397    15.908    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.908    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.330ns (9.535%)  route 3.131ns (90.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.751ns = ( 15.751 - 8.000 ) 
    Source Clock Delay      (SCD):    8.498ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     5.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.456     8.498    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/tx_axi_clk
    SLICE_X39Y140        FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y140        FDSE (Prop_fdse_C_Q)         0.204     8.702 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1_reg/Q
                         net (fo=145, routed)         2.138    10.840    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1
    SLICE_X23Y153        LUT2 (Prop_lut2_I0_O)        0.126    10.966 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/count_read[6]_i_1/O
                         net (fo=28, routed)          0.993    11.959    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/SR[0]
    SLICE_X37Y141        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.324    15.751    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X37Y141        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[10]/C
                         clock pessimism              0.702    16.454    
                         clock uncertainty           -0.075    16.378    
    SLICE_X37Y141        FDRE (Setup_fdre_C_R)       -0.304    16.074    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[10]
  -------------------------------------------------------------------
                         required time                         16.074    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.330ns (9.535%)  route 3.131ns (90.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.751ns = ( 15.751 - 8.000 ) 
    Source Clock Delay      (SCD):    8.498ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     5.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.456     8.498    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/tx_axi_clk
    SLICE_X39Y140        FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y140        FDSE (Prop_fdse_C_Q)         0.204     8.702 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1_reg/Q
                         net (fo=145, routed)         2.138    10.840    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1
    SLICE_X23Y153        LUT2 (Prop_lut2_I0_O)        0.126    10.966 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/count_read[6]_i_1/O
                         net (fo=28, routed)          0.993    11.959    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/SR[0]
    SLICE_X37Y141        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.324    15.751    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X37Y141        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[11]/C
                         clock pessimism              0.702    16.454    
                         clock uncertainty           -0.075    16.378    
    SLICE_X37Y141        FDRE (Setup_fdre_C_R)       -0.304    16.074    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[11]
  -------------------------------------------------------------------
                         required time                         16.074    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.330ns (9.535%)  route 3.131ns (90.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.751ns = ( 15.751 - 8.000 ) 
    Source Clock Delay      (SCD):    8.498ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     5.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.456     8.498    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/tx_axi_clk
    SLICE_X39Y140        FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y140        FDSE (Prop_fdse_C_Q)         0.204     8.702 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1_reg/Q
                         net (fo=145, routed)         2.138    10.840    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1
    SLICE_X23Y153        LUT2 (Prop_lut2_I0_O)        0.126    10.966 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/count_read[6]_i_1/O
                         net (fo=28, routed)          0.993    11.959    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/SR[0]
    SLICE_X37Y141        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.324    15.751    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X37Y141        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[12]/C
                         clock pessimism              0.702    16.454    
                         clock uncertainty           -0.075    16.378    
    SLICE_X37Y141        FDRE (Setup_fdre_C_R)       -0.304    16.074    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/round_robin_sequence_reg[12]
  -------------------------------------------------------------------
                         required time                         16.074    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  4.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_control_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.155ns (54.889%)  route 0.127ns (45.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     2.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.631     3.644    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/tx_axi_clk
    SLICE_X44Y149        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y149        FDRE (Prop_fdre_C_Q)         0.091     3.735 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync_reg4/Q
                         net (fo=2, routed)           0.127     3.863    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_out
    SLICE_X42Y150        LUT5 (Prop_lut5_I3_O)        0.064     3.927 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/increment_control_i_1__12/O
                         net (fo=1, routed)           0.000     3.927    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector_n_0
    SLICE_X42Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_control_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.778     4.282    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/tx_axi_clk
    SLICE_X42Y150        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_control_reg/C
                         clock pessimism             -0.498     3.783    
    SLICE_X42Y150        FDRE (Hold_fdre_C_D)         0.087     3.870    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_control_reg
  -------------------------------------------------------------------
                         required time                         -3.870    
                         arrival time                           3.927    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.799%)  route 0.172ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     2.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.589     3.602    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X23Y156        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y156        FDRE (Prop_fdre_C_Q)         0.100     3.702 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/Q
                         net (fo=216, routed)         0.172     3.874    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/A4
    SLICE_X22Y154        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.789     4.293    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/WCLK
    SLICE_X22Y154        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.676     3.616    
    SLICE_X22Y154        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185     3.801    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -3.801    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.799%)  route 0.172ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     2.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.589     3.602    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X23Y156        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y156        FDRE (Prop_fdre_C_Q)         0.100     3.702 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/Q
                         net (fo=216, routed)         0.172     3.874    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/A4
    SLICE_X22Y154        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.789     4.293    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/WCLK
    SLICE_X22Y154        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.676     3.616    
    SLICE_X22Y154        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185     3.801    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.801    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.799%)  route 0.172ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     2.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.589     3.602    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X23Y156        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y156        FDRE (Prop_fdre_C_Q)         0.100     3.702 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/Q
                         net (fo=216, routed)         0.172     3.874    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/A4
    SLICE_X22Y154        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.789     4.293    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/WCLK
    SLICE_X22Y154        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.676     3.616    
    SLICE_X22Y154        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185     3.801    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -3.801    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.799%)  route 0.172ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     2.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.589     3.602    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X23Y156        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y156        FDRE (Prop_fdre_C_Q)         0.100     3.702 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/Q
                         net (fo=216, routed)         0.172     3.874    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/A4
    SLICE_X22Y154        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.789     4.293    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/WCLK
    SLICE_X22Y154        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.676     3.616    
    SLICE_X22Y154        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185     3.801    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.801    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/dipa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     2.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.590     3.603    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X20Y152        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/dipa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y152        FDRE (Prop_fdre_C_Q)         0.118     3.721 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/dipa_reg[6]/Q
                         net (fo=2, routed)           0.101     3.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/D
    SLICE_X20Y154        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.790     4.294    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/WCLK
    SLICE_X20Y154        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.677     3.616    
    SLICE_X20Y154        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.745    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.745    
                         arrival time                           3.823    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.399%)  route 0.142ns (58.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     2.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.588     3.601    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X21Y159        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y159        FDRE (Prop_fdre_C_Q)         0.100     3.701 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[16]/Q
                         net (fo=2, routed)           0.142     3.843    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/D
    SLICE_X22Y159        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.788     4.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/WCLK
    SLICE_X22Y159        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.658     3.633    
    SLICE_X22Y159        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     3.765    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.765    
                         arrival time                           3.843    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.390%)  route 0.148ns (59.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     2.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.589     3.602    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X21Y156        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y156        FDRE (Prop_fdre_C_Q)         0.100     3.702 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[4]/Q
                         net (fo=2, routed)           0.148     3.850    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/D
    SLICE_X18Y156        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.791     4.295    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/WCLK
    SLICE_X18Y156        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.658     3.636    
    SLICE_X18Y156        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.765    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.765    
                         arrival time                           3.850    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.390%)  route 0.148ns (59.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     2.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.587     3.600    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X21Y161        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y161        FDRE (Prop_fdre_C_Q)         0.100     3.700 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[24]/Q
                         net (fo=2, routed)           0.148     3.848    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/D
    SLICE_X18Y161        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.789     4.293    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/WCLK
    SLICE_X18Y161        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.658     3.634    
    SLICE_X18Y161        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.763    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     2.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.591     3.604    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X9Y156         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_fdre_C_Q)         0.100     3.704 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[9]/Q
                         net (fo=1, routed)           0.056     3.760    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[9]
    SLICE_X8Y156         LUT3 (Prop_lut3_I2_O)        0.028     3.788 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     3.788    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[1]_i_1_n_0
    SLICE_X8Y156         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.792     4.296    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X8Y156         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[1]/C
                         clock pessimism             -0.680     3.615    
    SLICE_X8Y156         FDRE (Hold_fdre_C_D)         0.087     3.702    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.702    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y34     trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y0    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y167    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y171    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X44Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X44Y169    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X16Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X16Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X16Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X16Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X18Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X18Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X18Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X18Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y157    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y157    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y162    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y162    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y162    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X20Y162    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y161    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X22Y161    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.166ns  (logic 0.446ns (20.594%)  route 1.720ns (79.406%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.637ns = ( 17.637 - 10.000 ) 
    Source Clock Delay      (SCD):    8.386ns = ( 10.386 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.344    10.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y169         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.622 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.769    11.390    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/speed_is_100_int
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.124    11.514 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.348    11.862    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I4_O)        0.043    11.905 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.115    12.020    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter0
    SLICE_X0Y173         LUT2 (Prop_lut2_I0_O)        0.043    12.063 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.488    12.551    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    14.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.210    17.637    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/C
                         clock pessimism              0.723    18.361    
                         clock uncertainty           -0.075    18.285    
    SLICE_X0Y171         FDRE (Setup_fdre_C_R)       -0.304    17.981    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         17.981    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.166ns  (logic 0.446ns (20.594%)  route 1.720ns (79.406%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.637ns = ( 17.637 - 10.000 ) 
    Source Clock Delay      (SCD):    8.386ns = ( 10.386 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.344    10.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y169         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.622 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.769    11.390    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/speed_is_100_int
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.124    11.514 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.348    11.862    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I4_O)        0.043    11.905 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.115    12.020    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter0
    SLICE_X0Y173         LUT2 (Prop_lut2_I0_O)        0.043    12.063 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.488    12.551    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    14.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.210    17.637    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/C
                         clock pessimism              0.723    18.361    
                         clock uncertainty           -0.075    18.285    
    SLICE_X0Y171         FDRE (Setup_fdre_C_R)       -0.304    17.981    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         17.981    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.166ns  (logic 0.446ns (20.594%)  route 1.720ns (79.406%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.637ns = ( 17.637 - 10.000 ) 
    Source Clock Delay      (SCD):    8.386ns = ( 10.386 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.344    10.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y169         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.622 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.769    11.390    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/speed_is_100_int
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.124    11.514 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.348    11.862    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I4_O)        0.043    11.905 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.115    12.020    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter0
    SLICE_X0Y173         LUT2 (Prop_lut2_I0_O)        0.043    12.063 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.488    12.551    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    14.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.210    17.637    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                         clock pessimism              0.723    18.361    
                         clock uncertainty           -0.075    18.285    
    SLICE_X0Y171         FDRE (Setup_fdre_C_R)       -0.304    17.981    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         17.981    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.166ns  (logic 0.446ns (20.594%)  route 1.720ns (79.406%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.637ns = ( 17.637 - 10.000 ) 
    Source Clock Delay      (SCD):    8.386ns = ( 10.386 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.344    10.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y169         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.622 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.769    11.390    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/speed_is_100_int
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.124    11.514 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.348    11.862    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I4_O)        0.043    11.905 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.115    12.020    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter0
    SLICE_X0Y173         LUT2 (Prop_lut2_I0_O)        0.043    12.063 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.488    12.551    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    14.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.210    17.637    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[5]/C
                         clock pessimism              0.723    18.361    
                         clock uncertainty           -0.075    18.285    
    SLICE_X0Y171         FDRE (Setup_fdre_C_R)       -0.304    17.981    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         17.981    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.985ns  (logic 0.446ns (22.466%)  route 1.539ns (77.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.636ns = ( 17.636 - 10.000 ) 
    Source Clock Delay      (SCD):    8.386ns = ( 10.386 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.344    10.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y169         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.622 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.769    11.390    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/speed_is_100_int
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.124    11.514 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.348    11.862    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I4_O)        0.043    11.905 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.115    12.020    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter0
    SLICE_X0Y173         LUT2 (Prop_lut2_I0_O)        0.043    12.063 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.308    12.371    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X1Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    14.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.209    17.636    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X1Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/C
                         clock pessimism              0.723    18.360    
                         clock uncertainty           -0.075    18.284    
    SLICE_X1Y172         FDRE (Setup_fdre_C_R)       -0.304    17.980    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         17.980    
                         arrival time                         -12.371    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.985ns  (logic 0.446ns (22.466%)  route 1.539ns (77.534%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.636ns = ( 17.636 - 10.000 ) 
    Source Clock Delay      (SCD):    8.386ns = ( 10.386 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.344    10.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y169         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.622 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.769    11.390    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/speed_is_100_int
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.124    11.514 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.348    11.862    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I4_O)        0.043    11.905 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.115    12.020    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter0
    SLICE_X0Y173         LUT2 (Prop_lut2_I0_O)        0.043    12.063 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.308    12.371    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X1Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    14.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.209    17.636    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X1Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/C
                         clock pessimism              0.723    18.360    
                         clock uncertainty           -0.075    18.284    
    SLICE_X1Y172         FDRE (Setup_fdre_C_R)       -0.304    17.980    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         17.980    
                         arrival time                         -12.371    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.112ns  (logic 0.454ns (21.493%)  route 1.658ns (78.507%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    8.386ns = ( 10.386 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.344    10.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y169         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.622 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.735    11.356    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/speed_is_100_int
    SLICE_X1Y172         LUT3 (Prop_lut3_I1_O)        0.124    11.480 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_i_4/O
                         net (fo=1, routed)           0.454    11.934    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_i_4_n_0
    SLICE_X0Y172         LUT6 (Prop_lut6_I2_O)        0.043    11.977 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_i_3/O
                         net (fo=2, routed)           0.470    12.447    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_0
    SLICE_X0Y173         LUT4 (Prop_lut4_I2_O)        0.051    12.498 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_i_1/O
                         net (fo=1, routed)           0.000    12.498    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_i_1_n_0
    SLICE_X0Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    14.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.208    17.635    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/C
                         clock pessimism              0.723    18.359    
                         clock uncertainty           -0.075    18.283    
    SLICE_X0Y173         FDRE (Setup_fdre_C_D)        0.058    18.341    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg
  -------------------------------------------------------------------
                         required time                         18.341    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.087ns  (logic 0.446ns (21.373%)  route 1.641ns (78.627%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    8.386ns = ( 10.386 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.344    10.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y169         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.622 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.769    11.390    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/speed_is_100_int
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.124    11.514 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.548    12.062    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y173         LUT5 (Prop_lut5_I0_O)        0.043    12.105 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_i_2/O
                         net (fo=1, routed)           0.324    12.429    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_i_2_n_0
    SLICE_X2Y173         LUT4 (Prop_lut4_I0_O)        0.043    12.472 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_i_1/O
                         net (fo=1, routed)           0.000    12.472    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_i_1_n_0
    SLICE_X2Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    14.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.208    17.635    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/C
                         clock pessimism              0.723    18.359    
                         clock uncertainty           -0.075    18.283    
    SLICE_X2Y173         FDRE (Setup_fdre_C_D)        0.064    18.347    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.941ns  (logic 0.446ns (22.984%)  route 1.495ns (77.016%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    8.386ns = ( 10.386 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.344    10.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y169         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.622 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.769    11.390    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/speed_is_100_int
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.124    11.514 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.348    11.862    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I4_O)        0.043    11.905 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.378    12.283    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter0
    SLICE_X1Y173         LUT4 (Prop_lut4_I1_O)        0.043    12.326 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_i_1/O
                         net (fo=1, routed)           0.000    12.326    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_i_1_n_0
    SLICE_X1Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    14.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.208    17.635    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X1Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_reg/C
                         clock pessimism              0.723    18.359    
                         clock uncertainty           -0.075    18.283    
    SLICE_X1Y173         FDRE (Setup_fdre_C_D)        0.034    18.317    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_reg
  -------------------------------------------------------------------
                         required time                         18.317    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.463ns  (logic 0.204ns (13.942%)  route 1.259ns (86.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.706ns = ( 17.706 - 10.000 ) 
    Source Clock Delay      (SCD):    8.387ns = ( 10.387 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.345    10.387    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/clk
    SLICE_X0Y181         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDRE (Prop_fdre_C_Q)         0.204    10.591 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, routed)           1.259    11.850    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/data_out
    OLOGIC_X0Y181        ODDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    14.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.279    17.706    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism              0.700    18.407    
                         clock uncertainty           -0.075    18.331    
    OLOGIC_X0Y181        ODDR (Setup_oddr_C_R)       -0.461    17.870    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         17.870    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  6.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.882%)  route 0.103ns (53.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 6.312 - 2.000 ) 
    Source Clock Delay      (SCD):    3.625ns = ( 5.625 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.612     5.625    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.091     5.716 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/Q
                         net (fo=2, routed)           0.103     5.820    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int
    SLICE_X0Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.808     6.312    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int1_reg/C
                         clock pessimism             -0.676     5.635    
    SLICE_X0Y174         FDRE (Hold_fdre_C_D)         0.003     5.638    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int1_reg
  -------------------------------------------------------------------
                         required time                         -5.638    
                         arrival time                           5.820    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.021%)  route 0.133ns (50.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 6.316 - 2.000 ) 
    Source Clock Delay      (SCD):    3.626ns = ( 5.626 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.613     5.626    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X1Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_fdre_C_Q)         0.100     5.726 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/Q
                         net (fo=9, routed)           0.133     5.860    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg__0[3]
    SLICE_X0Y171         LUT6 (Prop_lut6_I3_O)        0.028     5.888 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     5.888    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/p_0_in[5]
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.812     6.316    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.676     5.639    
    SLICE_X0Y171         FDRE (Hold_fdre_C_D)         0.061     5.700    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.700    
                         arrival time                           5.888    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.272ns  (logic 0.129ns (47.503%)  route 0.143ns (52.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 6.316 - 2.000 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 5.627 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.614     5.627    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y171         FDRE (Prop_fdre_C_Q)         0.100     5.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/Q
                         net (fo=10, routed)          0.143     5.870    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg__0[1]
    SLICE_X0Y171         LUT3 (Prop_lut3_I0_O)        0.029     5.899 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.899    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/p_0_in[2]
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.812     6.316    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                         clock pessimism             -0.688     5.627    
    SLICE_X0Y171         FDRE (Hold_fdre_C_D)         0.075     5.702    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.702    
                         arrival time                           5.899    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.278%)  route 0.137ns (51.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 6.313 - 2.000 ) 
    Source Clock Delay      (SCD):    3.625ns = ( 5.625 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.612     5.625    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X1Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.100     5.725 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.137     5.863    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall
    SLICE_X1Y173         LUT4 (Prop_lut4_I0_O)        0.028     5.891 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_i_1/O
                         net (fo=1, routed)           0.000     5.891    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_i_1_n_0
    SLICE_X1Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.809     6.313    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X1Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
                         clock pessimism             -0.687     5.625    
    SLICE_X1Y173         FDRE (Hold_fdre_C_D)         0.061     5.686    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg
  -------------------------------------------------------------------
                         required time                         -5.686    
                         arrival time                           5.891    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 6.313 - 2.000 ) 
    Source Clock Delay      (SCD):    3.625ns = ( 5.625 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.612     5.625    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE (Prop_fdre_C_Q)         0.118     5.743 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/Q
                         net (fo=2, routed)           0.146     5.890    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int
    SLICE_X2Y173         LUT4 (Prop_lut4_I3_O)        0.028     5.918 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_i_1/O
                         net (fo=1, routed)           0.000     5.918    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_i_1_n_0
    SLICE_X2Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.809     6.313    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/C
                         clock pessimism             -0.687     5.625    
    SLICE_X2Y173         FDRE (Hold_fdre_C_D)         0.087     5.712    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           5.918    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.309%)  route 0.143ns (52.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 6.316 - 2.000 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 5.627 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.614     5.627    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y171         FDRE (Prop_fdre_C_Q)         0.100     5.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/Q
                         net (fo=10, routed)          0.143     5.870    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg__0[1]
    SLICE_X0Y171         LUT2 (Prop_lut2_I1_O)        0.028     5.898 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.898    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/p_0_in[1]
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.812     6.316    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y171         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/C
                         clock pessimism             -0.688     5.627    
    SLICE_X0Y171         FDRE (Hold_fdre_C_D)         0.060     5.687    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.687    
                         arrival time                           5.898    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.930%)  route 0.150ns (60.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 6.312 - 2.000 ) 
    Source Clock Delay      (SCD):    3.624ns = ( 5.624 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.611     5.624    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.100     5.724 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/Q
                         net (fo=1, routed)           0.150     5.875    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1
    SLICE_X0Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.808     6.312    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_reg/C
                         clock pessimism             -0.687     5.624    
    SLICE_X0Y174         FDRE (Hold_fdre_C_D)         0.038     5.662    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_reg
  -------------------------------------------------------------------
                         required time                         -5.662    
                         arrival time                           5.875    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.290ns  (logic 0.159ns (54.823%)  route 0.131ns (45.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 6.313 - 2.000 ) 
    Source Clock Delay      (SCD):    3.625ns = ( 5.625 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.612     5.625    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.091     5.716 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/Q
                         net (fo=2, routed)           0.131     5.847    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int
    SLICE_X0Y173         LUT4 (Prop_lut4_I3_O)        0.068     5.915 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_i_1/O
                         net (fo=1, routed)           0.000     5.915    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_i_1_n_0
    SLICE_X0Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.809     6.313    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/C
                         clock pessimism             -0.687     5.625    
    SLICE_X0Y173         FDRE (Hold_fdre_C_D)         0.075     5.700    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg
  -------------------------------------------------------------------
                         required time                         -5.700    
                         arrival time                           5.915    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.276%)  route 0.149ns (55.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 6.312 - 2.000 ) 
    Source Clock Delay      (SCD):    3.625ns = ( 5.625 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.612     5.625    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE (Prop_fdre_C_Q)         0.118     5.743 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/Q
                         net (fo=2, routed)           0.149     5.892    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int
    SLICE_X0Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.808     6.312    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/C
                         clock pessimism             -0.676     5.635    
    SLICE_X0Y174         FDRE (Hold_fdre_C_D)         0.040     5.675    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg
  -------------------------------------------------------------------
                         required time                         -5.675    
                         arrival time                           5.892    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.292ns  (logic 0.129ns (44.203%)  route 0.163ns (55.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 6.315 - 2.000 ) 
    Source Clock Delay      (SCD):    3.626ns = ( 5.626 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.613     5.626    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X1Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_fdre_C_Q)         0.100     5.726 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/Q
                         net (fo=9, routed)           0.163     5.889    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg__0[3]
    SLICE_X1Y172         LUT5 (Prop_lut5_I0_O)        0.029     5.918 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.918    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/p_0_in[4]
    SLICE_X1Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.811     6.315    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X1Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/C
                         clock pessimism             -0.688     5.626    
    SLICE_X1Y172         FDRE (Hold_fdre_C_D)         0.075     5.701    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.701    
                         arrival time                           5.918    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X0Y173     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X0Y171     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X1Y172     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X1Y173     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X1Y173     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg2/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X1Y173     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg4/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X2Y169     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg1/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y181     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y181     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y181     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y173     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y173     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y171     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y172     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y173     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y173     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y173     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y169     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y169     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y169     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y169     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y169     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y170     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync_reg0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y170     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y170     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y170     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y170     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync_reg4/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.352ns (9.565%)  route 3.328ns (90.435%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.285     5.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDRE (Prop_fdre_C_Q)         0.223     5.496 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=135, routed)         1.879     7.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[0]
    SLICE_X7Y161         LUT2 (Prop_lut2_I1_O)        0.043     7.417 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_5/O
                         net (fo=1, routed)           0.343     7.761    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8]
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.043     7.804 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, routed)          0.599     8.403    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
    SLICE_X10Y159        LUT3 (Prop_lut3_I0_O)        0.043     8.446 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=16, routed)          0.507     8.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr_i_reg[2]
    SLICE_X9Y154         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.166    14.817    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y154         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]/C
                         clock pessimism              0.422    15.240    
                         clock uncertainty           -0.066    15.173    
    SLICE_X9Y154         FDRE (Setup_fdre_C_R)       -0.304    14.869    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[32]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.352ns (9.565%)  route 3.328ns (90.435%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.285     5.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDRE (Prop_fdre_C_Q)         0.223     5.496 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=135, routed)         1.879     7.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[0]
    SLICE_X7Y161         LUT2 (Prop_lut2_I1_O)        0.043     7.417 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_5/O
                         net (fo=1, routed)           0.343     7.761    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8]
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.043     7.804 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, routed)          0.599     8.403    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
    SLICE_X10Y159        LUT3 (Prop_lut3_I0_O)        0.043     8.446 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=16, routed)          0.507     8.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr_i_reg[2]
    SLICE_X9Y154         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.166    14.817    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y154         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]/C
                         clock pessimism              0.422    15.240    
                         clock uncertainty           -0.066    15.173    
    SLICE_X9Y154         FDRE (Setup_fdre_C_R)       -0.304    14.869    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[33]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.352ns (9.565%)  route 3.328ns (90.435%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.285     5.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDRE (Prop_fdre_C_Q)         0.223     5.496 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=135, routed)         1.879     7.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[0]
    SLICE_X7Y161         LUT2 (Prop_lut2_I1_O)        0.043     7.417 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_5/O
                         net (fo=1, routed)           0.343     7.761    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8]
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.043     7.804 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, routed)          0.599     8.403    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
    SLICE_X10Y159        LUT3 (Prop_lut3_I0_O)        0.043     8.446 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=16, routed)          0.507     8.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr_i_reg[2]
    SLICE_X9Y154         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.166    14.817    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y154         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[34]/C
                         clock pessimism              0.422    15.240    
                         clock uncertainty           -0.066    15.173    
    SLICE_X9Y154         FDRE (Setup_fdre_C_R)       -0.304    14.869    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[34]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.352ns (9.565%)  route 3.328ns (90.435%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.285     5.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDRE (Prop_fdre_C_Q)         0.223     5.496 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=135, routed)         1.879     7.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[0]
    SLICE_X7Y161         LUT2 (Prop_lut2_I1_O)        0.043     7.417 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_5/O
                         net (fo=1, routed)           0.343     7.761    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8]
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.043     7.804 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, routed)          0.599     8.403    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
    SLICE_X10Y159        LUT3 (Prop_lut3_I0_O)        0.043     8.446 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=16, routed)          0.507     8.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr_i_reg[2]
    SLICE_X9Y154         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.166    14.817    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y154         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[43]/C
                         clock pessimism              0.422    15.240    
                         clock uncertainty           -0.066    15.173    
    SLICE_X9Y154         FDRE (Setup_fdre_C_R)       -0.304    14.869    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[43]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.361ns (10.130%)  route 3.203ns (89.870%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.285     5.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDRE (Prop_fdre_C_Q)         0.223     5.496 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=135, routed)         1.879     7.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[0]
    SLICE_X7Y161         LUT2 (Prop_lut2_I1_O)        0.043     7.417 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_5/O
                         net (fo=1, routed)           0.343     7.761    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8]
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.043     7.804 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, routed)          0.592     8.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
    SLICE_X9Y158         LUT2 (Prop_lut2_I1_O)        0.052     8.448 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable_i_1/O
                         net (fo=5, routed)           0.388     8.836    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/man_reset.int_mgmt_host_reset_reg
    SLICE_X9Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.164    14.815    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg/C
                         clock pessimism              0.422    15.238    
                         clock uncertainty           -0.066    15.171    
    SLICE_X9Y158         FDRE (Setup_fdre_C_R)       -0.397    14.774    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_crc_mode_reg
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_jumbo_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.361ns (10.130%)  route 3.203ns (89.870%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.285     5.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDRE (Prop_fdre_C_Q)         0.223     5.496 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=135, routed)         1.879     7.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[0]
    SLICE_X7Y161         LUT2 (Prop_lut2_I1_O)        0.043     7.417 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_5/O
                         net (fo=1, routed)           0.343     7.761    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8]
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.043     7.804 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, routed)          0.592     8.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
    SLICE_X9Y158         LUT2 (Prop_lut2_I1_O)        0.052     8.448 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable_i_1/O
                         net (fo=5, routed)           0.388     8.836    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/man_reset.int_mgmt_host_reset_reg
    SLICE_X9Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_jumbo_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.164    14.815    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_jumbo_en_reg/C
                         clock pessimism              0.422    15.238    
                         clock uncertainty           -0.066    15.171    
    SLICE_X9Y158         FDRE (Setup_fdre_C_R)       -0.397    14.774    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_jumbo_en_reg
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_lt_disable_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.361ns (10.130%)  route 3.203ns (89.870%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.285     5.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDRE (Prop_fdre_C_Q)         0.223     5.496 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=135, routed)         1.879     7.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[0]
    SLICE_X7Y161         LUT2 (Prop_lut2_I1_O)        0.043     7.417 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_5/O
                         net (fo=1, routed)           0.343     7.761    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8]
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.043     7.804 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, routed)          0.592     8.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
    SLICE_X9Y158         LUT2 (Prop_lut2_I1_O)        0.052     8.448 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable_i_1/O
                         net (fo=5, routed)           0.388     8.836    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/man_reset.int_mgmt_host_reset_reg
    SLICE_X9Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_lt_disable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.164    14.815    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_lt_disable_reg/C
                         clock pessimism              0.422    15.238    
                         clock uncertainty           -0.066    15.171    
    SLICE_X9Y158         FDRE (Setup_fdre_C_R)       -0.397    14.774    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_lt_disable_reg
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.361ns (10.130%)  route 3.203ns (89.870%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.285     5.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDRE (Prop_fdre_C_Q)         0.223     5.496 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=135, routed)         1.879     7.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[0]
    SLICE_X7Y161         LUT2 (Prop_lut2_I1_O)        0.043     7.417 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_5/O
                         net (fo=1, routed)           0.343     7.761    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8]
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.043     7.804 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, routed)          0.592     8.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
    SLICE_X9Y158         LUT2 (Prop_lut2_I1_O)        0.052     8.448 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable_i_1/O
                         net (fo=5, routed)           0.388     8.836    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/man_reset.int_mgmt_host_reset_reg
    SLICE_X9Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.164    14.815    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_reg/C
                         clock pessimism              0.422    15.238    
                         clock uncertainty           -0.066    15.171    
    SLICE_X9Y158         FDRE (Setup_fdre_C_R)       -0.397    14.774    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_reg
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_vlan_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.361ns (10.130%)  route 3.203ns (89.870%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.285     5.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDRE (Prop_fdre_C_Q)         0.223     5.496 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=135, routed)         1.879     7.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[0]
    SLICE_X7Y161         LUT2 (Prop_lut2_I1_O)        0.043     7.417 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_5/O
                         net (fo=1, routed)           0.343     7.761    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8]
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.043     7.804 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, routed)          0.592     8.396    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
    SLICE_X9Y158         LUT2 (Prop_lut2_I1_O)        0.052     8.448 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable_i_1/O
                         net (fo=5, routed)           0.388     8.836    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/man_reset.int_mgmt_host_reset_reg
    SLICE_X9Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_vlan_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.164    14.815    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X9Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_vlan_reg/C
                         clock pessimism              0.422    15.238    
                         clock uncertainty           -0.066    15.171    
    SLICE_X9Y158         FDRE (Setup_fdre_C_R)       -0.397    14.774    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_vlan_reg
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.352ns (9.728%)  route 3.267ns (90.272%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.285     5.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDRE (Prop_fdre_C_Q)         0.223     5.496 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=135, routed)         1.879     7.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[0]
    SLICE_X7Y161         LUT2 (Prop_lut2_I1_O)        0.043     7.417 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_5/O
                         net (fo=1, routed)           0.343     7.761    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8]
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.043     7.804 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=24, routed)          0.599     8.403    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable
    SLICE_X10Y159        LUT3 (Prop_lut3_I0_O)        0.043     8.446 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_1/O
                         net (fo=16, routed)          0.445     8.891    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr_i_reg[2]
    SLICE_X11Y155        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        1.167    14.818    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X11Y155        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[35]/C
                         clock pessimism              0.422    15.241    
                         clock uncertainty           -0.066    15.174    
    SLICE_X11Y155        FDRE (Setup_fdre_C_R)       -0.304    14.870    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[35]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  5.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.589     2.348    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X13Y161        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     2.448 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[5]/Q
                         net (fo=1, routed)           0.054     2.502    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_config_int[5]
    SLICE_X12Y161        LUT6 (Prop_lut6_I1_O)        0.028     2.530 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.530    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_rdack_reg_2[5]
    SLICE_X12Y161        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.789     2.759    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X12Y161        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[5]/C
                         clock pessimism             -0.399     2.359    
    SLICE_X12Y161        FDRE (Hold_fdre_C_D)         0.087     2.446    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.583%)  route 0.153ns (60.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.624     2.383    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X3Y156         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_fdre_C_Q)         0.100     2.483 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[6]/Q
                         net (fo=20, routed)          0.153     2.636    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X6Y154         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.823     2.793    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X6Y154         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.378     2.414    
    SLICE_X6Y154         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.543    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.356%)  route 0.142ns (58.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.622     2.381    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y155         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.100     2.481 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[5]/Q
                         net (fo=20, routed)          0.142     2.623    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/D
    SLICE_X6Y155         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.823     2.793    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/WCLK
    SLICE_X6Y155         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP/CLK
                         clock pessimism             -0.397     2.395    
    SLICE_X6Y155         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.843%)  route 0.164ns (62.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.622     2.381    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y155         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.100     2.481 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[0]/Q
                         net (fo=20, routed)          0.164     2.646    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/D
    SLICE_X2Y152         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.825     2.795    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/WCLK
    SLICE_X2Y152         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/CLK
                         clock pessimism             -0.378     2.416    
    SLICE_X2Y152         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.545    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.446%)  route 0.167ns (62.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.622     2.381    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y155         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.100     2.481 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[7]/Q
                         net (fo=20, routed)          0.167     2.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/D
    SLICE_X2Y154         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.824     2.794    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/WCLK
    SLICE_X2Y154         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP/CLK
                         clock pessimism             -0.378     2.415    
    SLICE_X2Y154         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.547    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.159%)  route 0.143ns (54.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.624     2.383    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X2Y156         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_fdre_C_Q)         0.118     2.501 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[4]/Q
                         net (fo=20, routed)          0.143     2.645    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/D
    SLICE_X6Y155         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.823     2.793    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/WCLK
    SLICE_X6Y155         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP/CLK
                         clock pessimism             -0.378     2.414    
    SLICE_X6Y155         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.543    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.220%)  route 0.149ns (59.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.622     2.381    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y155         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.100     2.481 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[7]/Q
                         net (fo=20, routed)          0.149     2.630    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/D
    SLICE_X6Y154         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.823     2.793    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X6Y154         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.397     2.395    
    SLICE_X6Y154         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.198%)  route 0.149ns (59.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.622     2.381    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X4Y155         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.100     2.481 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[3]/Q
                         net (fo=20, routed)          0.149     2.630    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/D
    SLICE_X6Y153         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.823     2.793    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/WCLK
    SLICE_X6Y153         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP/CLK
                         clock pessimism             -0.397     2.395    
    SLICE_X6Y153         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.527    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.622     2.381    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X3Y160         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_fdre_C_Q)         0.100     2.481 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg_reg/Q
                         net (fo=2, routed)           0.081     2.562    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg__0
    SLICE_X2Y160         LUT3 (Prop_lut3_I1_O)        0.030     2.592 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_i_1__3/O
                         net (fo=1, routed)           0.000     2.592    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_i_1__3_n_0
    SLICE_X2Y160         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.822     2.792    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X2Y160         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_reg/C
                         clock pessimism             -0.399     2.392    
    SLICE_X2Y160         FDRE (Hold_fdre_C_D)         0.096     2.488    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_reg
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.984%)  route 0.083ns (39.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.623     2.382    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X3Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y158         FDRE (Prop_fdre_C_Q)         0.100     2.482 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[25]/Q
                         net (fo=1, routed)           0.083     2.565    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_data_int_reg[31][25]
    SLICE_X2Y158         LUT4 (Prop_lut4_I2_O)        0.029     2.594 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[25]_i_1/O
                         net (fo=1, routed)           0.000     2.594    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[25]_i_1_n_0
    SLICE_X2Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1069, routed)        0.823     2.793    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X2Y158         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[25]/C
                         clock pessimism             -0.399     2.393    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.096     2.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         10.000      8.592      BUFGCTRL_X0Y4    example_clocks/clock_generator/clkout2_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            0.750         10.000      9.250      SLICE_X2Y162     example_resets/axi_lite_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            0.750         10.000      9.250      SLICE_X2Y162     example_resets/axi_lite_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C              n/a            0.750         10.000      9.250      SLICE_X2Y162     example_resets/axi_lite_reset_gen/reset_sync4/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y163     example_resets/s_axi_resetn_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X11Y171    axi_lite_controller/axi_rd_data_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X11Y171    axi_lite_controller/axi_rd_data_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y170    axi_lite_controller/axi_rd_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X4Y160     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/gen_mdio.int_ma_init_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y145    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y145    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y144    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y148    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y147    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y146     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y146     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y146     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y146     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y145     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y145     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X2Y144     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        3.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.204ns (25.757%)  route 0.588ns (74.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.349     5.337    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y164         FDPE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDPE (Prop_fdpe_C_Q)         0.204     5.541 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.588     6.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y167         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.214     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X3Y167         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.445    10.311    
                         clock uncertainty           -0.060    10.250    
    SLICE_X3Y167         FDSE (Setup_fdse_C_S)       -0.385     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.204ns (25.757%)  route 0.588ns (74.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.349     5.337    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y164         FDPE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDPE (Prop_fdpe_C_Q)         0.204     5.541 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.588     6.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.214     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.445    10.311    
                         clock uncertainty           -0.060    10.250    
    SLICE_X3Y167         FDRE (Setup_fdre_C_R)       -0.385     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.204ns (25.757%)  route 0.588ns (74.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.349     5.337    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y164         FDPE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDPE (Prop_fdpe_C_Q)         0.204     5.541 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.588     6.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.214     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.445    10.311    
                         clock uncertainty           -0.060    10.250    
    SLICE_X3Y167         FDRE (Setup_fdre_C_R)       -0.385     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.204ns (25.757%)  route 0.588ns (74.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.349     5.337    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y164         FDPE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDPE (Prop_fdpe_C_Q)         0.204     5.541 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.588     6.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.214     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.445    10.311    
                         clock uncertainty           -0.060    10.250    
    SLICE_X3Y167         FDRE (Setup_fdre_C_R)       -0.385     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.204ns (25.757%)  route 0.588ns (74.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.349     5.337    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y164         FDPE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDPE (Prop_fdpe_C_Q)         0.204     5.541 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.588     6.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.214     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism              0.445    10.311    
                         clock uncertainty           -0.060    10.250    
    SLICE_X3Y167         FDRE (Setup_fdre_C_R)       -0.385     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.865    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.204ns (25.757%)  route 0.588ns (74.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.349     5.337    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y164         FDPE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDPE (Prop_fdpe_C_Q)         0.204     5.541 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.588     6.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.214     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism              0.445    10.311    
                         clock uncertainty           -0.060    10.250    
    SLICE_X2Y167         FDRE (Setup_fdre_C_R)       -0.362     9.888    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.204ns (25.757%)  route 0.588ns (74.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.349     5.337    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y164         FDPE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDPE (Prop_fdpe_C_Q)         0.204     5.541 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.588     6.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.214     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                         clock pessimism              0.445    10.311    
                         clock uncertainty           -0.060    10.250    
    SLICE_X2Y167         FDRE (Setup_fdre_C_R)       -0.362     9.888    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.204ns (25.757%)  route 0.588ns (74.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.349     5.337    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y164         FDPE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDPE (Prop_fdpe_C_Q)         0.204     5.541 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.588     6.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.214     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.445    10.311    
                         clock uncertainty           -0.060    10.250    
    SLICE_X2Y167         FDRE (Setup_fdre_C_R)       -0.362     9.888    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.204ns (25.757%)  route 0.588ns (74.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.349     5.337    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y164         FDPE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDPE (Prop_fdpe_C_Q)         0.204     5.541 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.588     6.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.214     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism              0.445    10.311    
                         clock uncertainty           -0.060    10.250    
    SLICE_X2Y167         FDRE (Setup_fdre_C_R)       -0.362     9.888    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.204ns (25.757%)  route 0.588ns (74.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.349     5.337    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y164         FDPE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDPE (Prop_fdpe_C_Q)         0.204     5.541 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.588     6.129    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.214     9.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism              0.445    10.311    
                         clock uncertainty           -0.060    10.250    
    SLICE_X2Y167         FDRE (Setup_fdre_C_R)       -0.362     9.888    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  3.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.171ns (73.433%)  route 0.062ns (26.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.618     2.377    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.107     2.484 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/Q
                         net (fo=2, routed)           0.062     2.546    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[10]
    SLICE_X2Y167         LUT6 (Prop_lut6_I5_O)        0.064     2.610 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.610    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.816     2.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism             -0.408     2.377    
    SLICE_X2Y167         FDRE (Hold_fdre_C_D)         0.087     2.464    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.863%)  route 0.114ns (49.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.618     2.377    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     2.495 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/Q
                         net (fo=2, routed)           0.114     2.609    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[5]
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.816     2.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism             -0.408     2.377    
    SLICE_X2Y167         FDRE (Hold_fdre_C_D)         0.059     2.436    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.580%)  route 0.115ns (49.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.618     2.377    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     2.495 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/Q
                         net (fo=2, routed)           0.115     2.611    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[6]
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.816     2.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism             -0.408     2.377    
    SLICE_X2Y167         FDRE (Hold_fdre_C_D)         0.038     2.415    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.122%)  route 0.102ns (48.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.618     2.377    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.107     2.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.102     2.587    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.816     2.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism             -0.408     2.377    
    SLICE_X2Y167         FDRE (Hold_fdre_C_D)         0.009     2.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.477%)  route 0.153ns (60.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.618     2.377    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_fdre_C_Q)         0.100     2.477 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.153     2.631    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.816     2.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism             -0.408     2.377    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.047     2.424    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.232%)  route 0.106ns (49.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.618     2.377    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.107     2.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, routed)           0.106     2.590    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.816     2.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism             -0.408     2.377    
    SLICE_X2Y167         FDRE (Hold_fdre_C_D)        -0.002     2.375    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.107ns (48.045%)  route 0.116ns (51.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.618     2.377    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.107     2.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/Q
                         net (fo=2, routed)           0.116     2.600    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[7]
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.816     2.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism             -0.408     2.377    
    SLICE_X2Y167         FDRE (Hold_fdre_C_D)         0.007     2.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.159%)  route 0.141ns (56.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.618     2.377    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.107     2.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/Q
                         net (fo=2, routed)           0.141     2.625    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[10]
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.816     2.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                         clock pessimism             -0.408     2.377    
    SLICE_X2Y167         FDRE (Hold_fdre_C_D)         0.024     2.401    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.146ns (44.069%)  route 0.185ns (55.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.618     2.377    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_fdre_C_Q)         0.118     2.495 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/Q
                         net (fo=1, routed)           0.185     2.681    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[12]
    SLICE_X2Y165         LUT1 (Prop_lut1_I0_O)        0.028     2.709 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_i_1/O
                         net (fo=1, routed)           0.000     2.709    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_0
    SLICE_X2Y165         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.818     2.788    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y165         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism             -0.396     2.391    
    SLICE_X2Y165         FDSE (Hold_fdse_C_D)         0.087     2.478    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.120%)  route 0.185ns (64.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.618     2.377    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_fdre_C_Q)         0.100     2.477 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/Q
                         net (fo=2, routed)           0.185     2.662    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[2]
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.816     2.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X3Y167         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.408     2.377    
    SLICE_X3Y167         FDRE (Hold_fdre_C_D)         0.043     2.420    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         5.000       3.592      BUFGCTRL_X0Y3    example_clocks/clock_generator/clkout3_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X3Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X1Y164     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X1Y164     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X3Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X2Y165     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X3Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X2Y167     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.266ns (8.506%)  route 2.861ns (91.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.578     2.571    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y141         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     2.794 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=312, routed)         2.183     4.977    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg
    SLICE_X18Y135        LUT4 (Prop_lut4_I0_O)        0.043     5.020 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=18, routed)          0.678     5.698    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/SR[0]
    SLICE_X20Y136        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.583    10.361    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X20Y136        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[0]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X20Y136        FDRE (Setup_fdre_C_R)       -0.281    10.260    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.266ns (8.506%)  route 2.861ns (91.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.578     2.571    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y141         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     2.794 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=312, routed)         2.183     4.977    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg
    SLICE_X18Y135        LUT4 (Prop_lut4_I0_O)        0.043     5.020 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=18, routed)          0.678     5.698    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/SR[0]
    SLICE_X20Y136        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.583    10.361    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X20Y136        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[1]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X20Y136        FDRE (Setup_fdre_C_R)       -0.281    10.260    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.266ns (8.506%)  route 2.861ns (91.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.578     2.571    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y141         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     2.794 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=312, routed)         2.183     4.977    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg
    SLICE_X18Y135        LUT4 (Prop_lut4_I0_O)        0.043     5.020 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=18, routed)          0.678     5.698    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/SR[0]
    SLICE_X20Y136        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.583    10.361    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X20Y136        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[3]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X20Y136        FDRE (Setup_fdre_C_R)       -0.281    10.260    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.266ns (8.506%)  route 2.861ns (91.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.578     2.571    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y141         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     2.794 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=312, routed)         2.183     4.977    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg
    SLICE_X18Y135        LUT4 (Prop_lut4_I0_O)        0.043     5.020 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=18, routed)          0.678     5.698    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/SR[0]
    SLICE_X20Y136        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.583    10.361    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X20Y136        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[4]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X20Y136        FDRE (Setup_fdre_C_R)       -0.281    10.260    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.309ns (9.221%)  route 3.042ns (90.779%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.580     2.573    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X1Y145         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=358, routed)         2.669     5.465    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/rx_enable
    SLICE_X15Y148        LUT6 (Prop_lut6_I3_O)        0.043     5.508 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2/O
                         net (fo=5, routed)           0.373     5.881    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2_n_0
    SLICE_X14Y148        LUT4 (Prop_lut4_I1_O)        0.043     5.924 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[5]_i_1/O
                         net (fo=1, routed)           0.000     5.924    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/p_0_in__0[5]
    SLICE_X14Y148        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.582    10.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/rx_axi_clk
    SLICE_X14Y148        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[5]/C
                         clock pessimism              0.215    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X14Y148        FDRE (Setup_fdre_C_D)        0.065    10.605    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[5]
  -------------------------------------------------------------------
                         required time                         10.605    
                         arrival time                          -5.924    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.309ns (9.223%)  route 3.041ns (90.777%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.580     2.573    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X1Y145         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=358, routed)         2.669     5.465    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/rx_enable
    SLICE_X15Y148        LUT6 (Prop_lut6_I3_O)        0.043     5.508 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2/O
                         net (fo=5, routed)           0.372     5.880    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2_n_0
    SLICE_X14Y148        LUT2 (Prop_lut2_I0_O)        0.043     5.923 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[3]_i_1/O
                         net (fo=1, routed)           0.000     5.923    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/p_0_in__0[3]
    SLICE_X14Y148        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.582    10.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/rx_axi_clk
    SLICE_X14Y148        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[3]/C
                         clock pessimism              0.215    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X14Y148        FDRE (Setup_fdre_C_D)        0.064    10.604    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[3]
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.319ns (9.491%)  route 3.042ns (90.509%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.580     2.573    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X1Y145         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=358, routed)         2.669     5.465    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/rx_enable
    SLICE_X15Y148        LUT6 (Prop_lut6_I3_O)        0.043     5.508 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2/O
                         net (fo=5, routed)           0.373     5.881    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2_n_0
    SLICE_X14Y148        LUT5 (Prop_lut5_I1_O)        0.053     5.934 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[6]_i_1/O
                         net (fo=1, routed)           0.000     5.934    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/p_0_in__0[6]
    SLICE_X14Y148        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.582    10.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/rx_axi_clk
    SLICE_X14Y148        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[6]/C
                         clock pessimism              0.215    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X14Y148        FDRE (Setup_fdre_C_D)        0.086    10.626    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[6]
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -5.934    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.317ns (9.440%)  route 3.041ns (90.560%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.580     2.573    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X1Y145         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.223     2.796 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=358, routed)         2.669     5.465    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/rx_enable
    SLICE_X15Y148        LUT6 (Prop_lut6_I3_O)        0.043     5.508 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2/O
                         net (fo=5, routed)           0.372     5.880    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2_n_0
    SLICE_X14Y148        LUT3 (Prop_lut3_I0_O)        0.051     5.931 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[4]_i_1/O
                         net (fo=1, routed)           0.000     5.931    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/p_0_in__0[4]
    SLICE_X14Y148        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.582    10.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/rx_axi_clk
    SLICE_X14Y148        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[4]/C
                         clock pessimism              0.215    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X14Y148        FDRE (Setup_fdre_C_D)        0.086    10.626    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[4]
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.223ns (7.491%)  route 2.754ns (92.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.578     2.571    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y141         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     2.794 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=312, routed)         2.754     5.548    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_reset_out
    SLICE_X18Y140        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.582    10.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rgmii_rxc
    SLICE_X18Y140        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[22]/C
                         clock pessimism              0.215    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X18Y140        FDRE (Setup_fdre_C_R)       -0.281    10.259    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[22]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_alignment_error_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.223ns (7.491%)  route 2.754ns (92.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.578     2.571    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y141         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.223     2.794 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=312, routed)         2.754     5.548    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_reset_out
    SLICE_X18Y140        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_alignment_error_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.582    10.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rgmii_rxc
    SLICE_X18Y140        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_alignment_error_reg_reg/C
                         clock pessimism              0.215    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X18Y140        FDRE (Setup_fdre_C_R)       -0.281    10.259    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_alignment_error_reg_reg
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  4.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.091ns (23.764%)  route 0.292ns (76.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.305     1.252    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X9Y147         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_fdre_C_Q)         0.091     1.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.292     1.635    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X10Y146        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.344     1.494    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X10Y146        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.203     1.291    
    SLICE_X10Y146        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.258     1.549    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.091ns (23.764%)  route 0.292ns (76.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.305     1.252    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X9Y147         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_fdre_C_Q)         0.091     1.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.292     1.635    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X10Y146        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.344     1.494    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X10Y146        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.291    
    SLICE_X10Y146        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.258     1.549    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.091ns (23.764%)  route 0.292ns (76.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.305     1.252    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X9Y147         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_fdre_C_Q)         0.091     1.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.292     1.635    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X10Y146        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.344     1.494    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X10Y146        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.203     1.291    
    SLICE_X10Y146        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.258     1.549    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.091ns (23.764%)  route 0.292ns (76.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.305     1.252    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X9Y147         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_fdre_C_Q)         0.091     1.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.292     1.635    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X10Y146        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.344     1.494    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X10Y146        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.291    
    SLICE_X10Y146        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.258     1.549    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.059%)  route 0.144ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.277     1.224    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y149         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDRE (Prop_fdre_C_Q)         0.100     1.324 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/Q
                         net (fo=2, routed)           0.144     1.468    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/D
    SLICE_X6Y146         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.313     1.463    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X6Y146         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.226     1.237    
    SLICE_X6Y146         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.366    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.304     1.251    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/rx_axi_clk
    SLICE_X13Y134        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y134        FDRE (Prop_fdre_C_Q)         0.100     1.351 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[14]/Q
                         net (fo=1, routed)           0.081     1.432    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg_n_0_[14]
    SLICE_X12Y134        LUT4 (Prop_lut4_I0_O)        0.028     1.460 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.460    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[22]_i_1__0_n_0
    SLICE_X12Y134        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.341     1.491    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/rx_axi_clk
    SLICE_X12Y134        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[22]/C
                         clock pessimism             -0.229     1.262    
    SLICE_X12Y134        FDRE (Hold_fdre_C_D)         0.087     1.349    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.527%)  route 0.207ns (67.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.316     1.263    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X36Y136        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDRE (Prop_fdre_C_Q)         0.100     1.363 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/Q
                         net (fo=1, routed)           0.207     1.571    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_mac_tdata[7]
    SLICE_X46Y136        SRL16E                                       r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.356     1.506    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X46Y136        SRL16E                                       r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/CLK
                         clock pessimism             -0.203     1.303    
    SLICE_X46Y136        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.457    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SFD_FLAG_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.022%)  route 0.118ns (47.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.300     1.247    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X9Y136         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.100     1.347 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG6_reg[3]/Q
                         net (fo=3, routed)           0.118     1.465    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG6[3]
    SLICE_X10Y137        LUT5 (Prop_lut5_I3_O)        0.028     1.493 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SFD_FLAG_i_1/O
                         net (fo=1, routed)           0.000     1.493    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SFD_FLAG0
    SLICE_X10Y137        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SFD_FLAG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.340     1.490    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X10Y137        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SFD_FLAG_reg/C
                         clock pessimism             -0.203     1.287    
    SLICE_X10Y137        FDRE (Hold_fdre_C_D)         0.087     1.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SFD_FLAG_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/CONTROL_MATCH_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/CONTROL_FRAME_INT_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.304     1.251    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X13Y136        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/CONTROL_MATCH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.100     1.351 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/CONTROL_MATCH_reg/Q
                         net (fo=2, routed)           0.090     1.441    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/CONTROL_MATCH
    SLICE_X12Y136        LUT6 (Prop_lut6_I3_O)        0.028     1.469 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/CONTROL_FRAME_INT_i_1/O
                         net (fo=1, routed)           0.000     1.469    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/CONTROL_FRAME_INT_reg_1
    SLICE_X12Y136        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/CONTROL_FRAME_INT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.342     1.492    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X12Y136        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/CONTROL_FRAME_INT_reg/C
                         clock pessimism             -0.230     1.262    
    SLICE_X12Y136        FDRE (Hold_fdre_C_D)         0.087     1.349    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/CONTROL_FRAME_INT_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_64_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.310     1.257    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rgmii_rxc
    SLICE_X17Y143        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_64_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y143        FDRE (Prop_fdre_C_Q)         0.100     1.357 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_64_reg/Q
                         net (fo=1, routed)           0.094     1.451    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_64
    SLICE_X18Y143        LUT4 (Prop_lut4_I0_O)        0.028     1.479 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector[4]_i_1/O
                         net (fo=1, routed)           0.000     1.479    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector[4]_i_1_n_0
    SLICE_X18Y143        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.349     1.499    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rgmii_rxc
    SLICE_X18Y143        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[4]/C
                         clock pessimism             -0.228     1.271    
    SLICE_X18Y143        FDRE (Hold_fdre_C_D)         0.087     1.358    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            1.851         8.000       6.149      BUFR_X0Y9      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y27   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.249         8.000       6.751      BUFIO_X0Y9     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y128  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y119  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y121  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y122  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y123  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X16Y143  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_frame_length_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X16Y143  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_frame_length_reg_reg[9]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y146  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y146  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y146  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y146  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X8Y146   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X8Y146   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X8Y146   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X8Y146   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X8Y146   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X8Y146   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y146  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y146  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y146  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y146  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y145   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y145   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y145   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y145   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y145   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y145   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.644ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.537ns  (logic 0.259ns (48.238%)  route 0.278ns (51.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y172                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
    SLICE_X54Y172        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/Q
                         net (fo=1, routed)           0.278     0.537    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[7]
    SLICE_X55Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)       -0.019     3.181    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          3.181    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.528ns  (logic 0.223ns (42.199%)  route 0.305ns (57.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y172                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
    SLICE_X55Y172        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/Q
                         net (fo=1, routed)           0.305     0.528    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[8]
    SLICE_X55Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)       -0.008     3.192    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.526ns  (logic 0.259ns (49.201%)  route 0.267ns (50.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y172                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
    SLICE_X54Y172        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/Q
                         net (fo=1, routed)           0.267     0.526    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[5]
    SLICE_X55Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)       -0.009     3.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          3.191    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.472ns  (logic 0.259ns (54.880%)  route 0.213ns (45.120%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y172                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
    SLICE_X54Y172        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/Q
                         net (fo=1, routed)           0.213     0.472    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[10]
    SLICE_X55Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)       -0.009     3.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          3.191    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.383ns  (logic 0.204ns (53.264%)  route 0.179ns (46.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y170                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
    SLICE_X55Y170        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/Q
                         net (fo=1, routed)           0.179     0.383    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[4]
    SLICE_X55Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)       -0.092     3.108    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          3.108    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.443ns  (logic 0.259ns (58.507%)  route 0.184ns (41.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y172                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
    SLICE_X54Y172        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/Q
                         net (fo=1, routed)           0.184     0.443    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[11]
    SLICE_X55Y171        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X55Y171        FDRE (Setup_fdre_C_D)       -0.010     3.190    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.190    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.881%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y170                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
    SLICE_X55Y170        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/Q
                         net (fo=1, routed)           0.191     0.414    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[1]
    SLICE_X55Y169        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X55Y169        FDRE (Setup_fdre_C_D)       -0.031     3.169    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          3.169    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.881%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y170                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
    SLICE_X55Y170        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/Q
                         net (fo=1, routed)           0.191     0.414    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[0]
    SLICE_X55Y169        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X55Y169        FDRE (Setup_fdre_C_D)       -0.022     3.178    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.178    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.881%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y170                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
    SLICE_X55Y170        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/Q
                         net (fo=1, routed)           0.191     0.414    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[2]
    SLICE_X55Y169        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X55Y169        FDRE (Setup_fdre_C_D)       -0.019     3.181    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          3.181    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.881%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y170                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/C
    SLICE_X55Y170        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/Q
                         net (fo=1, routed)           0.191     0.414    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[3]
    SLICE_X55Y169        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X55Y169        FDRE (Setup_fdre_C_D)       -0.019     3.181    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          3.181    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  2.767    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.519ns  (logic 0.223ns (42.950%)  route 0.296ns (57.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.636ns = ( 15.636 - 8.000 ) 
    Source Clock Delay      (SCD):    8.380ns = ( 10.380 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.338    10.380    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X1Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.223    10.603 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.296    10.899    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall
    SLICE_X2Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.209    15.636    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X2Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.494    16.131    
                         clock uncertainty           -0.194    15.937    
    SLICE_X2Y172         FDRE (Setup_fdre_C_D)       -0.002    15.935    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         15.935    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.415ns  (logic 0.223ns (53.720%)  route 0.192ns (46.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.636ns = ( 15.636 - 8.000 ) 
    Source Clock Delay      (SCD):    8.380ns = ( 10.380 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.338    10.380    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.223    10.603 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.192    10.795    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int
    SLICE_X0Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.209    15.636    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X0Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.494    16.131    
                         clock uncertainty           -0.194    15.937    
    SLICE_X0Y172         FDRE (Setup_fdre_C_D)       -0.031    15.906    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         15.906    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.419ns  (logic 0.223ns (53.204%)  route 0.196ns (46.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.636ns = ( 15.636 - 8.000 ) 
    Source Clock Delay      (SCD):    8.380ns = ( 10.380 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.338    10.380    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.223    10.603 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.196    10.799    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int
    SLICE_X0Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        1.209    15.636    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X0Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.494    16.131    
                         clock uncertainty           -0.194    15.937    
    SLICE_X0Y172         FDRE (Setup_fdre_C_D)       -0.022    15.915    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         15.915    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  5.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.990%)  route 0.096ns (49.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    3.625ns = ( 5.625 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.612     5.625    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.100     5.725 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.096     5.822    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int
    SLICE_X0Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.811     4.315    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X0Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.420     3.894    
                         clock uncertainty            0.194     4.088    
    SLICE_X0Y172         FDRE (Hold_fdre_C_D)         0.038     4.126    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           5.822    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.697ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    3.625ns = ( 5.625 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.612     5.625    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X0Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.100     5.725 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.100     5.826    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int
    SLICE_X0Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.811     4.315    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X0Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.420     3.894    
                         clock uncertainty            0.194     4.088    
    SLICE_X0Y172         FDRE (Hold_fdre_C_D)         0.040     4.128    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.128    
                         arrival time                           5.826    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.808%)  route 0.151ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    3.625ns = ( 5.625 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.612     5.625    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X1Y173         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.100     5.725 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.151     5.877    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall
    SLICE_X2Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.811     4.315    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X2Y172         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.420     3.894    
                         clock uncertainty            0.194     4.088    
    SLICE_X2Y172         FDRE (Hold_fdre_C_D)         0.037     4.125    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -4.125    
                         arrival time                           5.877    
  -------------------------------------------------------------------
                         slack                                  1.751    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.456ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.578ns  (logic 0.345ns (9.643%)  route 3.233ns (90.357%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X14Y173        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.691     2.950    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_addr[1]
    SLICE_X23Y154        LUT3 (Prop_lut3_I1_O)        0.043     2.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_2/O
                         net (fo=1, routed)           0.542     3.535    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/counter_reset_gen.counter_reset_reg[1]
    SLICE_X23Y158        LUT6 (Prop_lut6_I0_O)        0.043     3.578 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, routed)           0.000     3.578    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request_n_0
    SLICE_X23Y158        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y158        FDRE (Setup_fdre_C_D)        0.034     6.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.399ns  (logic 0.302ns (8.885%)  route 3.097ns (91.115%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X14Y173        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         3.097     3.356    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DPRA0
    SLICE_X22Y154        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     3.399 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.399    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst__0
    SLICE_X22Y154        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X22Y154        FDRE (Setup_fdre_C_D)        0.066     6.066    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[4]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.292ns  (logic 0.302ns (9.174%)  route 2.990ns (90.826%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X14Y173        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.990     3.249    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst/DPRA0
    SLICE_X22Y153        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     3.292 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.292    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst__0
    SLICE_X22Y153        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X22Y153        FDRE (Setup_fdre_C_D)        0.064     6.064    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[3]
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.276ns  (logic 0.302ns (9.218%)  route 2.974ns (90.782%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X14Y173        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.974     3.233    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DPRA0
    SLICE_X22Y153        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     3.276 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.276    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst__0
    SLICE_X22Y153        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X22Y153        FDRE (Setup_fdre_C_D)        0.066     6.066    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[2]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.211ns  (logic 0.302ns (9.406%)  route 2.909ns (90.594%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X14Y173        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.909     3.168    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DPRA0
    SLICE_X22Y154        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     3.211 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.211    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst__0
    SLICE_X22Y154        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X22Y154        FDRE (Setup_fdre_C_D)        0.064     6.064    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[5]
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.211ns  (logic 0.302ns (9.404%)  route 2.909ns (90.596%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X14Y173        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.909     3.168    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DPRA0
    SLICE_X20Y154        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     3.211 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.211    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst__0
    SLICE_X20Y154        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X20Y154        FDRE (Setup_fdre_C_D)        0.066     6.066    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.104ns  (logic 0.302ns (9.728%)  route 2.802ns (90.272%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X14Y173        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.802     3.061    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DPRA0
    SLICE_X20Y153        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     3.104 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.104    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst__0
    SLICE_X20Y153        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X20Y153        FDRE (Setup_fdre_C_D)        0.064     6.064    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[1]
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.035ns  (logic 0.302ns (9.949%)  route 2.733ns (90.051%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X14Y173        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.420     2.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/DPRA0
    SLICE_X16Y159        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     2.722 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.313     3.035    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst55_out
    SLICE_X16Y161        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y161        FDRE (Setup_fdre_C_D)       -0.002     5.998    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[62]
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.019ns  (logic 0.302ns (10.002%)  route 2.717ns (89.998%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X14Y173        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.608     2.867    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DPRA0
    SLICE_X18Y153        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     2.910 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.109     3.019    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst34_out
    SLICE_X19Y153        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y153        FDRE (Setup_fdre_C_D)       -0.010     5.990    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.019ns  (logic 0.302ns (10.004%)  route 2.717ns (89.996%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X14Y173        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=159, routed)         2.520     2.779    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/DPRA0
    SLICE_X16Y154        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     2.822 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.197     3.019    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst37_out
    SLICE_X19Y153        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y153        FDRE (Setup_fdre_C_D)       -0.008     5.992    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[44]
  -------------------------------------------------------------------
                         required time                          5.992    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                  2.973    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.737ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.737ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.297ns  (logic 0.388ns (16.895%)  route 1.909ns (83.105%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X20Y138        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=3, routed)           0.644     0.903    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[2]
    SLICE_X22Y141        LUT4 (Prop_lut4_I3_O)        0.043     0.946 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.438     1.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X22Y141        LUT4 (Prop_lut4_I3_O)        0.043     1.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.827     2.254    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
    SLICE_X39Y151        LUT6 (Prop_lut6_I4_O)        0.043     2.297 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.297    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X39Y151        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X39Y151        FDRE (Setup_fdre_C_D)        0.034    32.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -2.297    
  -------------------------------------------------------------------
                         slack                                 29.737    

Slack (MET) :             30.516ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.560ns  (logic 0.831ns (53.283%)  route 0.729ns (46.717%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X20Y138        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           0.729     0.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X22Y142        LUT4 (Prop_lut4_I1_O)        0.043     1.031 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.287 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.341 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.395 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.395    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.560 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.560    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X22Y145        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X22Y145        FDRE (Setup_fdre_C_D)        0.076    32.076    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.076    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                 30.516    

Slack (MET) :             30.530ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.546ns  (logic 0.817ns (52.860%)  route 0.729ns (47.140%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X20Y138        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           0.729     0.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X22Y142        LUT4 (Prop_lut4_I1_O)        0.043     1.031 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.287 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.341 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.395 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.395    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.546 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.546    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_15
    SLICE_X22Y145        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X22Y145        FDRE (Setup_fdre_C_D)        0.076    32.076    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]
  -------------------------------------------------------------------
                         required time                         32.076    
                         arrival time                          -1.546    
  -------------------------------------------------------------------
                         slack                                 30.530    

Slack (MET) :             30.569ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.507ns  (logic 0.778ns (51.640%)  route 0.729ns (48.360%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X20Y138        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           0.729     0.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X22Y142        LUT4 (Prop_lut4_I1_O)        0.043     1.031 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.287 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.341 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.395 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.395    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.507 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.507    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_16
    SLICE_X22Y145        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X22Y145        FDRE (Setup_fdre_C_D)        0.076    32.076    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]
  -------------------------------------------------------------------
                         required time                         32.076    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                 30.569    

Slack (MET) :             30.570ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.506ns  (logic 0.777ns (51.608%)  route 0.729ns (48.392%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X20Y138        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           0.729     0.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X22Y142        LUT4 (Prop_lut4_I1_O)        0.043     1.031 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.287 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.341 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.506 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.506    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_13
    SLICE_X22Y144        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X22Y144        FDRE (Setup_fdre_C_D)        0.076    32.076    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.076    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                 30.570    

Slack (MET) :             30.573ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.503ns  (logic 0.774ns (51.511%)  route 0.729ns (48.489%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X20Y138        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           0.729     0.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X22Y142        LUT4 (Prop_lut4_I1_O)        0.043     1.031 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.287 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.341 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.395 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.395    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.503 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.503    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_18
    SLICE_X22Y145        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X22Y145        FDRE (Setup_fdre_C_D)        0.076    32.076    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.076    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                 30.573    

Slack (MET) :             30.584ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.492ns  (logic 0.763ns (51.154%)  route 0.729ns (48.846%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X20Y138        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           0.729     0.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X22Y142        LUT4 (Prop_lut4_I1_O)        0.043     1.031 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.287 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.341 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.492 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.492    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X22Y144        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X22Y144        FDRE (Setup_fdre_C_D)        0.076    32.076    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]
  -------------------------------------------------------------------
                         required time                         32.076    
                         arrival time                          -1.492    
  -------------------------------------------------------------------
                         slack                                 30.584    

Slack (MET) :             30.623ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.453ns  (logic 0.724ns (49.842%)  route 0.729ns (50.158%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X20Y138        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           0.729     0.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X22Y142        LUT4 (Prop_lut4_I1_O)        0.043     1.031 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.287 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.341 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.453 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_12
    SLICE_X22Y144        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X22Y144        FDRE (Setup_fdre_C_D)        0.076    32.076    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]
  -------------------------------------------------------------------
                         required time                         32.076    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                 30.623    

Slack (MET) :             30.624ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.452ns  (logic 0.723ns (49.808%)  route 0.729ns (50.192%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X20Y138        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           0.729     0.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X22Y142        LUT4 (Prop_lut4_I1_O)        0.043     1.031 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.287 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.452 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.452    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_9
    SLICE_X22Y143        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X22Y143        FDRE (Setup_fdre_C_D)        0.076    32.076    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]
  -------------------------------------------------------------------
                         required time                         32.076    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 30.624    

Slack (MET) :             30.627ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.449ns  (logic 0.720ns (49.704%)  route 0.729ns (50.296%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X20Y138        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=3, routed)           0.729     0.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X22Y142        LUT4 (Prop_lut4_I1_O)        0.043     1.031 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_9_n_0
    SLICE_X22Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.287 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[0]_i_2_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.341 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[4]_i_1_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.449 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.449    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X22Y144        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X22Y144        FDRE (Setup_fdre_C_D)        0.076    32.076    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]
  -------------------------------------------------------------------
                         required time                         32.076    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                 30.627    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 10.951 - 6.000 ) 
    Source Clock Delay      (SCD):    4.348ns = ( 8.348 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     5.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     5.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     6.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.837 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     7.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.504 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.844     8.348    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y171        ODDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.221     8.569 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.569    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_3_in
    L28                  OBUF (Prop_obuf_I_O)         1.505    10.073 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.073    rgmii_txd[3]
    L28                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD12                                              0.000     6.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     6.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     6.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     7.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     8.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     8.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.013 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     9.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     9.844 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    10.951 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.951    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.420    11.372    
                         clock uncertainty           -0.194    11.178    
                         output delay                -0.750    10.428    
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.723ns  (logic 1.723ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 10.951 - 6.000 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 8.349 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     5.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     5.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     6.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.837 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     7.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.504 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.845     8.349    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y170        ODDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.221     8.570 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.570    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_2_in
    M29                  OBUF (Prop_obuf_I_O)         1.502    10.072 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.072    rgmii_txd[2]
    M29                                                               r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD12                                              0.000     6.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     6.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     6.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     7.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     8.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     8.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.013 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     9.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     9.844 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    10.951 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.951    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.420    11.372    
                         clock uncertainty           -0.194    11.178    
                         output delay                -0.750    10.428    
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.713ns  (logic 1.713ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 10.951 - 6.000 ) 
    Source Clock Delay      (SCD):    4.351ns = ( 8.351 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     5.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     5.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     6.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.837 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     7.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.504 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.847     8.351    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y167        ODDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        ODDR (Prop_oddr_C_Q)         0.221     8.572 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     8.572    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_tx_ctl_obuf
    M27                  OBUF (Prop_obuf_I_O)         1.492    10.064 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.064    rgmii_tx_ctl
    M27                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD12                                              0.000     6.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     6.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     6.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     7.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     8.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     8.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.013 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     9.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     9.844 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    10.951 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.951    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.420    11.372    
                         clock uncertainty           -0.194    11.178    
                         output delay                -0.750    10.428    
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 10.951 - 6.000 ) 
    Source Clock Delay      (SCD):    4.351ns = ( 8.351 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     5.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     5.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     6.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.837 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     7.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.504 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.847     8.351    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y168        ODDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        ODDR (Prop_oddr_C_Q)         0.221     8.572 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.572    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_0_in
    N27                  OBUF (Prop_obuf_I_O)         1.485    10.057 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.057    rgmii_txd[0]
    N27                                                               r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD12                                              0.000     6.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     6.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     6.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     7.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     8.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     8.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.013 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     9.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     9.844 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    10.951 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.951    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.420    11.372    
                         clock uncertainty           -0.194    11.178    
                         output delay                -0.750    10.428    
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.695ns  (logic 1.695ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 10.951 - 6.000 ) 
    Source Clock Delay      (SCD):    4.353ns = ( 8.353 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     4.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     5.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     5.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     6.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.837 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     7.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.504 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.849     8.353    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y164        ODDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.221     8.574 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.574    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_1_in
    N25                  OBUF (Prop_obuf_I_O)         1.474    10.047 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.047    rgmii_txd[1]
    N25                                                               r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD12                                              0.000     6.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     6.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     6.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     7.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     8.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     8.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.013 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     9.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     9.844 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    10.951 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.951    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.420    11.372    
                         clock uncertainty           -0.194    11.178    
                         output delay                -0.750    10.428    
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  0.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 8.090 - 2.000 ) 
    Source Clock Delay      (SCD):    3.654ns = ( 7.654 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     4.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     5.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     6.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     6.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.013 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.641     7.654    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y164        ODDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.192     7.846 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.846    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_1_in
    N25                  OBUF (Prop_obuf_I_O)         1.063     8.909 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.909    rgmii_txd[1]
    N25                                                               r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AD12                                              0.000     2.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     6.351    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     6.572 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.572    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.090 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.090    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.420     7.670    
                         clock uncertainty            0.194     7.864    
                         output delay                 0.700     8.564    
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.909    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.266ns  (logic 1.266ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 8.090 - 2.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 7.652 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     4.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     5.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     6.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     6.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.013 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.639     7.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y168        ODDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        ODDR (Prop_oddr_C_Q)         0.192     7.844 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_0_in
    N27                  OBUF (Prop_obuf_I_O)         1.074     8.919 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.919    rgmii_txd[0]
    N27                                                               r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AD12                                              0.000     2.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     6.351    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     6.572 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.572    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.090 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.090    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.420     7.670    
                         clock uncertainty            0.194     7.864    
                         output delay                 0.700     8.564    
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.919    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.273ns  (logic 1.273ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 8.090 - 2.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 7.652 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     4.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     5.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     6.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     6.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.013 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.639     7.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y167        ODDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        ODDR (Prop_oddr_C_Q)         0.192     7.844 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     7.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_tx_ctl_obuf
    M27                  OBUF (Prop_obuf_I_O)         1.081     8.925 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     8.925    rgmii_tx_ctl
    M27                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AD12                                              0.000     2.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     6.351    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     6.572 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.572    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.090 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.090    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.420     7.670    
                         clock uncertainty            0.194     7.864    
                         output delay                 0.700     8.564    
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.925    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.283ns  (logic 1.283ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 8.090 - 2.000 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 7.650 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     4.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     5.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     6.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     6.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.013 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.637     7.650    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y170        ODDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.192     7.842 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.842    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_2_in
    M29                  OBUF (Prop_obuf_I_O)         1.091     8.934 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.934    rgmii_txd[2]
    M29                                                               r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AD12                                              0.000     2.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     6.351    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     6.572 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.572    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.090 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.090    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.420     7.670    
                         clock uncertainty            0.194     7.864    
                         output delay                 0.700     8.564    
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.934    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.285ns  (logic 1.285ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 8.090 - 2.000 ) 
    Source Clock Delay      (SCD):    3.649ns = ( 7.649 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     4.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     4.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     5.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     6.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     6.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.013 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1811, routed)        0.636     7.649    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y171        ODDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.192     7.841 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.841    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_3_in
    L28                  OBUF (Prop_obuf_I_O)         1.093     8.935 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.935    rgmii_txd[3]
    L28                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AD12                                              0.000     2.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/CLK_OUT1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     6.351    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     6.572 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.572    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.090 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.090    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.420     7.670    
                         clock uncertainty            0.194     7.864    
                         output delay                 0.700     8.564    
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.935    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.168ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.865ns  (logic 0.302ns (16.195%)  route 1.563ns (83.805%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.563     1.822    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X23Y161        LUT6 (Prop_lut6_I4_O)        0.043     1.865 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__0_n_0
    SLICE_X23Y161        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y161        FDRE (Setup_fdre_C_D)        0.033     6.033    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.865ns  (logic 0.302ns (16.195%)  route 1.563ns (83.805%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.563     1.822    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X23Y161        LUT6 (Prop_lut6_I4_O)        0.043     1.865 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.865    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[20]_i_1__0_n_0
    SLICE_X23Y161        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y161        FDRE (Setup_fdre_C_D)        0.034     6.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[20]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.692ns  (logic 0.302ns (17.847%)  route 1.390ns (82.153%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.390     1.649    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X23Y160        LUT6 (Prop_lut6_I4_O)        0.043     1.692 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.692    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[19]_i_1__0_n_0
    SLICE_X23Y160        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y160        FDRE (Setup_fdre_C_D)        0.034     6.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.692    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.690ns  (logic 0.302ns (17.868%)  route 1.388ns (82.132%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.388     1.647    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X23Y160        LUT6 (Prop_lut6_I4_O)        0.043     1.690 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.690    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__0_n_0
    SLICE_X23Y160        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y160        FDRE (Setup_fdre_C_D)        0.033     6.033    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.690    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.661ns  (logic 0.302ns (18.180%)  route 1.359ns (81.820%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.359     1.618    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X17Y161        LUT6 (Prop_lut6_I4_O)        0.043     1.661 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.661    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[22]_i_1__0_n_0
    SLICE_X17Y161        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y161        FDRE (Setup_fdre_C_D)        0.034     6.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[22]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.659ns  (logic 0.302ns (18.199%)  route 1.357ns (81.801%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.357     1.616    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y162        LUT6 (Prop_lut6_I4_O)        0.043     1.659 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.659    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[13]_i_1__0_n_0
    SLICE_X19Y162        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y162        FDRE (Setup_fdre_C_D)        0.033     6.033    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.659ns  (logic 0.302ns (18.199%)  route 1.357ns (81.801%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.357     1.616    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y162        LUT6 (Prop_lut6_I4_O)        0.043     1.659 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.659    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__0_n_0
    SLICE_X19Y162        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y162        FDRE (Setup_fdre_C_D)        0.034     6.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.635ns  (logic 0.302ns (18.473%)  route 1.333ns (81.527%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.333     1.592    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y159        LUT6 (Prop_lut6_I4_O)        0.043     1.635 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.635    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0_n_0
    SLICE_X19Y159        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y159        FDRE (Setup_fdre_C_D)        0.034     6.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.540ns  (logic 0.302ns (19.604%)  route 1.238ns (80.396%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.238     1.497    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y162        LUT6 (Prop_lut6_I4_O)        0.043     1.540 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.540    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__0_n_0
    SLICE_X19Y162        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y162        FDRE (Setup_fdre_C_D)        0.034     6.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.540    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.520ns  (logic 0.302ns (19.871%)  route 1.218ns (80.129%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.218     1.477    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y159        LUT6 (Prop_lut6_I4_O)        0.043     1.520 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.520    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__0_n_0
    SLICE_X19Y159        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y159        FDRE (Setup_fdre_C_D)        0.034     6.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  4.514    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.382ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.810ns  (logic 0.259ns (31.983%)  route 0.551ns (68.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.551     0.810    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[10]
    SLICE_X48Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.008     3.192    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.717ns  (logic 0.259ns (36.133%)  route 0.458ns (63.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           0.458     0.717    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[11]
    SLICE_X48Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.010     3.190    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.190    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.678ns  (logic 0.259ns (38.199%)  route 0.419ns (61.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
    SLICE_X50Y135        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.419     0.678    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[7]
    SLICE_X48Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.019     3.181    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          3.181    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.614ns  (logic 0.259ns (42.190%)  route 0.355ns (57.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/Q
                         net (fo=3, routed)           0.355     0.614    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[9]
    SLICE_X48Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.019     3.181    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          3.181    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.617ns  (logic 0.259ns (41.981%)  route 0.358ns (58.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.358     0.617    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[8]
    SLICE_X48Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.010     3.190    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.190    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.603ns  (logic 0.259ns (42.970%)  route 0.344ns (57.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
    SLICE_X50Y135        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.344     0.603    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[6]
    SLICE_X48Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.019     3.181    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          3.181    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  2.578    





---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.313ns  (logic 2.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 13.428 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U30                                               0.000     2.500 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000     2.500    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     3.330 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.330    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_3_out
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.813 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.813    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_7_out
    ILOGIC_X0Y119        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     5.428    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.428    
                         clock uncertainty           -0.025     5.403    
    ILOGIC_X0Y119        IDDR (Setup_iddr_C_D)       -0.003     5.400    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.400    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.301ns  (logic 2.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 13.425 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    R28                                               0.000     2.500 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl
    R28                  IBUF (Prop_ibuf_I_O)         0.818     3.318 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.318    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.801 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.801    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y128        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     5.425    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y128        IDDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty           -0.025     5.400    
    ILOGIC_X0Y128        IDDR (Setup_iddr_C_D)       -0.003     5.397    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.397    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 rgmii_rxd[3]
                            (input port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.294ns  (logic 2.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 13.423 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U28                                               0.000     2.500 r  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000     2.500    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[3]
    U28                  IBUF (Prop_ibuf_I_O)         0.811     3.311 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.311    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_0_out
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.794 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.794    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_4_out
    ILOGIC_X0Y123        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.113     5.423    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y123        IDDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.423    
                         clock uncertainty           -0.025     5.398    
    ILOGIC_X0Y123        IDDR (Setup_iddr_C_D)       -0.003     5.395    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.395    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.279ns  (logic 2.279ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 13.425 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    T25                                               0.000     2.500 r  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000     2.500    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[2]
    T25                  IBUF (Prop_ibuf_I_O)         0.795     3.295 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.295    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_1_out
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.779 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.779    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_5_out
    ILOGIC_X0Y122        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     5.425    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y122        IDDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty           -0.025     5.400    
    ILOGIC_X0Y122        IDDR (Setup_iddr_C_D)       -0.003     5.397    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.397    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.277ns  (logic 2.277ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 13.425 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U25                                               0.000     2.500 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000     2.500    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     3.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.293    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_2_out
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.777 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.777    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_6_out
    ILOGIC_X0Y121        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     5.425    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty           -0.025     5.400    
    ILOGIC_X0Y121        IDDR (Setup_iddr_C_D)       -0.003     5.397    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.397    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  0.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.444ns  (logic 2.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U25                                               0.000    -6.800 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000    -6.800    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.124    -5.676 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.676    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_2_out
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.356 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.356    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_6_out
    ILOGIC_X0Y121        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y121        IDDR (Hold_iddr_C_D)         0.135    -4.762    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.446ns  (logic 2.446ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    T25                                               0.000    -6.800 r  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000    -6.800    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.126    -5.674 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.674    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_1_out
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.354 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.354    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_5_out
    ILOGIC_X0Y122        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y122        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y122        IDDR (Hold_iddr_C_D)         0.135    -4.762    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 rgmii_rxd[3]
                            (input port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.461ns  (logic 2.461ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U28                                               0.000    -6.800 r  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000    -6.800    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.142    -5.658 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.658    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_0_out
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.339 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.339    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_4_out
    ILOGIC_X0Y123        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.330    -4.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y123        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.925    
                         clock uncertainty            0.025    -4.900    
    ILOGIC_X0Y123        IDDR (Hold_iddr_C_D)         0.135    -4.765    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.468ns  (logic 2.468ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    R28                                               0.000    -6.800 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl
    R28                  IBUF (Prop_ibuf_I_O)         1.149    -5.651 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.651    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.332 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.332    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y128        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y128        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y128        IDDR (Hold_iddr_C_D)         0.135    -4.762    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 2.480ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 7.082 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U30                                               0.000    -2.800 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000    -2.800    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.160    -1.640 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.640    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_3_out
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.320 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.320    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_7_out
    ILOGIC_X0Y119        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    U27                                               0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -2.749 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.395    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -1.255 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.337    -0.918    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.918    
                         clock uncertainty            0.025    -0.893    
    ILOGIC_X0Y119        IDDR (Hold_iddr_C_D)         0.135    -0.758    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.437    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.223ns (39.026%)  route 0.348ns (60.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 10.297 - 8.000 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.573     2.566    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y135         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.223     2.789 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.348     3.138    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y137         FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.519    10.297    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y137         FDCE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.247    10.544    
                         clock uncertainty           -0.035    10.509    
    SLICE_X1Y137         FDCE (Recov_fdce_C_CLR)     -0.212    10.297    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                  7.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.396%)  route 0.167ns (62.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.272     1.219    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y135         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.100     1.319 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.167     1.487    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y137         FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=919, routed)         0.308     1.458    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y137         FDCE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.225     1.233    
    SLICE_X1Y137         FDCE (Remov_fdce_C_CLR)     -0.069     1.164    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.322    





