$date
	Thu May 30 23:20:38 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_sync_bcd_counter $end
$var wire 1 ! t_Q8 $end
$var wire 1 " t_Q4 $end
$var wire 1 # t_Q2 $end
$var wire 1 $ t_Q1 $end
$var reg 1 % t_Clk $end
$var reg 1 & t_Rst_b $end
$var reg 1 ' t_TQ1 $end
$scope module M $end
$var wire 1 % Clk $end
$var wire 1 ( Q4Q2Q1 $end
$var wire 1 ) Q8Q1 $end
$var wire 1 & Rst_b $end
$var wire 1 ' TQ1 $end
$var wire 1 * TQ2 $end
$var wire 1 + TQ4 $end
$var wire 1 , TQ8 $end
$var wire 1 ! Q8 $end
$var wire 1 " Q4 $end
$var wire 1 # Q2 $end
$var wire 1 $ Q1 $end
$scope module F1 $end
$var wire 1 % Clk $end
$var wire 1 & Rst_b $end
$var wire 1 ' T $end
$var reg 1 $ Q $end
$upscope $end
$scope module F2 $end
$var wire 1 % Clk $end
$var wire 1 & Rst_b $end
$var wire 1 * T $end
$var reg 1 # Q $end
$upscope $end
$scope module F3 $end
$var wire 1 % Clk $end
$var wire 1 & Rst_b $end
$var wire 1 + T $end
$var reg 1 " Q $end
$upscope $end
$scope module F4 $end
$var wire 1 % Clk $end
$var wire 1 & Rst_b $end
$var wire 1 , T $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
1'
0&
0%
0$
0#
0"
0!
$end
#5
1&
#10
1*
1$
1%
#20
0%
#30
0*
0$
1#
1%
#40
0%
#50
1+
1*
1$
1%
#60
0%
#70
0*
0+
0$
0#
1"
1%
#80
0%
#90
1*
1$
1%
#100
0%
#110
0*
0$
1#
1%
#120
0%
#130
1,
1+
1*
1(
1$
1%
#140
0%
#150
0,
0*
0+
0(
0$
0#
0"
1!
1%
#160
0%
#170
1,
1)
1$
1%
#180
0%
#190
0,
0)
0$
0!
1%
#200
0%
#210
1*
1$
1%
#220
0%
#230
0*
0$
1#
1%
#240
0%
#250
1+
1*
1$
1%
#260
0%
#270
0*
0+
0$
0#
1"
1%
#280
0%
#290
1*
1$
1%
#300
0%
#310
0*
0$
1#
1%
#320
0%
#330
1,
1+
1*
1(
1$
1%
#340
0%
#350
0,
0*
0+
0(
0$
0#
0"
1!
1%
#360
0%
#370
1,
1)
1$
1%
#380
0%
#390
0,
0)
0$
0!
1%
#400
0%
