{"vcs1":{"timestamp_begin":1735930678.916234117, "rt":0.66, "ut":0.40, "st":0.25}}
{"vcselab":{"timestamp_begin":1735930679.747658871, "rt":0.36, "ut":0.21, "st":0.16}}
{"link":{"timestamp_begin":1735930680.224800579, "rt":0.31, "ut":0.18, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735930677.963822907}
{"VCS_COMP_START_TIME": 1735930677.963822907}
{"VCS_COMP_END_TIME": 1735930682.028537601}
{"VCS_USER_OPTIONS": "-full64 top_tb2.sv -sverilog -full64 -R -debug_access+all +v2k +define +PROG=prog2 +FILE=all -notice"}
{"vcs1": {"peak_mem": 355104}}
{"stitch_vcselab": {"peak_mem": 247284}}
