<stg><name>bin_conv_Pipeline_LOOP_ACC_PHASES_I</name>


<trans_list>

<trans id="872" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V_8"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %fixed_temp_V_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_0_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %fixed_temp_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_1_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %fixed_temp_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_2_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %fixed_temp_V_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_3_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %fixed_temp_V_4_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_4_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %fixed_temp_V_5_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_5_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %fixed_temp_V_6_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_6_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %fixed_temp_V_7_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_7_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %fixed_temp_V_8_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_8_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %fixed_temp_V_9_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_9_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %fixed_temp_V_10_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_10_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %fixed_temp_V_11_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_11_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %fixed_temp_V_12_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_12_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %fixed_temp_V_13_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_13_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %fixed_temp_V_14_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_14_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %fixed_temp_V_15_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_15_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %fixed_temp_V_16_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_16_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %fixed_temp_V_17_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_17_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %fixed_temp_V_18_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_18_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %fixed_temp_V_19_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_19_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %fixed_temp_V_20_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_20_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %fixed_temp_V_21_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_21_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %fixed_temp_V_22_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_22_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %fixed_temp_V_23_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_23_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %fixed_temp_V_24_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_24_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %fixed_temp_V_25_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_25_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %fixed_temp_V_26_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_26_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %fixed_temp_V_27_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_27_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %fixed_temp_V_28_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_28_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %fixed_temp_V_29_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_29_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %fixed_temp_V_30_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_30_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %fixed_temp_V_31_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_31_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %fixed_temp_V_32_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_32_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %fixed_temp_V_33_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_33_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %fixed_temp_V_34_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_34_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %fixed_temp_V_35_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_35_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %fixed_temp_V_36_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_36_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %fixed_temp_V_37_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_37_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %fixed_temp_V_38_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_38_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %fixed_temp_V_39_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_39_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %fixed_temp_V_40_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_40_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %fixed_temp_V_41_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_41_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %fixed_temp_V_42_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_42_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %fixed_temp_V_43_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_43_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %fixed_temp_V_44_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_44_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %fixed_temp_V_45_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_45_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %fixed_temp_V_46_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_46_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %fixed_temp_V_47_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_47_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %fixed_temp_V_48_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_48_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %fixed_temp_V_49_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_49_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %fixed_temp_V_50_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_50_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %fixed_temp_V_51_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_51_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %fixed_temp_V_52_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_52_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %fixed_temp_V_53_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_53_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %fixed_temp_V_54_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_54_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %fixed_temp_V_55_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_55_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %fixed_temp_V_56_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_56_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:58 %fixed_temp_V_57_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_57_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:59 %fixed_temp_V_58_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_58_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:60 %fixed_temp_V_59_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_59_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:61 %fixed_temp_V_60_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_60_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:62 %fixed_temp_V_61_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_61_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:63 %fixed_temp_V_62_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_62_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:64 %fixed_temp_V_63_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_63_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:65 %w_V_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %w_V

]]></Node>
<StgValue><ssdm name="w_V_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:66 %zext_ln372_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln372

]]></Node>
<StgValue><ssdm name="zext_ln372_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:67 %fixed_temp_V_0_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_0

]]></Node>
<StgValue><ssdm name="fixed_temp_V_0_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:68 %fixed_temp_V_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_1_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:69 %fixed_temp_V_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_2_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:70 %fixed_temp_V_3_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_3

]]></Node>
<StgValue><ssdm name="fixed_temp_V_3_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:71 %fixed_temp_V_4_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_4

]]></Node>
<StgValue><ssdm name="fixed_temp_V_4_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:72 %fixed_temp_V_5_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_5

]]></Node>
<StgValue><ssdm name="fixed_temp_V_5_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:73 %fixed_temp_V_6_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_6

]]></Node>
<StgValue><ssdm name="fixed_temp_V_6_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:74 %fixed_temp_V_7_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_7

]]></Node>
<StgValue><ssdm name="fixed_temp_V_7_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:75 %fixed_temp_V_8_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_8

]]></Node>
<StgValue><ssdm name="fixed_temp_V_8_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:76 %fixed_temp_V_9_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_9

]]></Node>
<StgValue><ssdm name="fixed_temp_V_9_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:77 %fixed_temp_V_10_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_10

]]></Node>
<StgValue><ssdm name="fixed_temp_V_10_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:78 %fixed_temp_V_11_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_11

]]></Node>
<StgValue><ssdm name="fixed_temp_V_11_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:79 %fixed_temp_V_12_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_12

]]></Node>
<StgValue><ssdm name="fixed_temp_V_12_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:80 %fixed_temp_V_13_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_13

]]></Node>
<StgValue><ssdm name="fixed_temp_V_13_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:81 %fixed_temp_V_14_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_14

]]></Node>
<StgValue><ssdm name="fixed_temp_V_14_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:82 %fixed_temp_V_15_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_15

]]></Node>
<StgValue><ssdm name="fixed_temp_V_15_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:83 %fixed_temp_V_16_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_16

]]></Node>
<StgValue><ssdm name="fixed_temp_V_16_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:84 %fixed_temp_V_17_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_17

]]></Node>
<StgValue><ssdm name="fixed_temp_V_17_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:85 %fixed_temp_V_18_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_18

]]></Node>
<StgValue><ssdm name="fixed_temp_V_18_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:86 %fixed_temp_V_19_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_19

]]></Node>
<StgValue><ssdm name="fixed_temp_V_19_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:87 %fixed_temp_V_20_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_20

]]></Node>
<StgValue><ssdm name="fixed_temp_V_20_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:88 %fixed_temp_V_21_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_21

]]></Node>
<StgValue><ssdm name="fixed_temp_V_21_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:89 %fixed_temp_V_22_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_22

]]></Node>
<StgValue><ssdm name="fixed_temp_V_22_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:90 %fixed_temp_V_23_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_23

]]></Node>
<StgValue><ssdm name="fixed_temp_V_23_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:91 %fixed_temp_V_24_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_24

]]></Node>
<StgValue><ssdm name="fixed_temp_V_24_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:92 %fixed_temp_V_25_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_25

]]></Node>
<StgValue><ssdm name="fixed_temp_V_25_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:93 %fixed_temp_V_26_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_26

]]></Node>
<StgValue><ssdm name="fixed_temp_V_26_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:94 %fixed_temp_V_27_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_27

]]></Node>
<StgValue><ssdm name="fixed_temp_V_27_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:95 %fixed_temp_V_28_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_28

]]></Node>
<StgValue><ssdm name="fixed_temp_V_28_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:96 %fixed_temp_V_29_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_29

]]></Node>
<StgValue><ssdm name="fixed_temp_V_29_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:97 %fixed_temp_V_30_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_30

]]></Node>
<StgValue><ssdm name="fixed_temp_V_30_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:98 %fixed_temp_V_31_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_31

]]></Node>
<StgValue><ssdm name="fixed_temp_V_31_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:99 %fixed_temp_V_32_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_32

]]></Node>
<StgValue><ssdm name="fixed_temp_V_32_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:100 %fixed_temp_V_33_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_33

]]></Node>
<StgValue><ssdm name="fixed_temp_V_33_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:101 %fixed_temp_V_34_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_34

]]></Node>
<StgValue><ssdm name="fixed_temp_V_34_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:102 %fixed_temp_V_35_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_35

]]></Node>
<StgValue><ssdm name="fixed_temp_V_35_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:103 %fixed_temp_V_36_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_36

]]></Node>
<StgValue><ssdm name="fixed_temp_V_36_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:104 %fixed_temp_V_37_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_37

]]></Node>
<StgValue><ssdm name="fixed_temp_V_37_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:105 %fixed_temp_V_38_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_38

]]></Node>
<StgValue><ssdm name="fixed_temp_V_38_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:106 %fixed_temp_V_39_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_39

]]></Node>
<StgValue><ssdm name="fixed_temp_V_39_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:107 %fixed_temp_V_40_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_40

]]></Node>
<StgValue><ssdm name="fixed_temp_V_40_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:108 %fixed_temp_V_41_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_41

]]></Node>
<StgValue><ssdm name="fixed_temp_V_41_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:109 %fixed_temp_V_42_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_42

]]></Node>
<StgValue><ssdm name="fixed_temp_V_42_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:110 %fixed_temp_V_43_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_43

]]></Node>
<StgValue><ssdm name="fixed_temp_V_43_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:111 %fixed_temp_V_44_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_44

]]></Node>
<StgValue><ssdm name="fixed_temp_V_44_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:112 %fixed_temp_V_45_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_45

]]></Node>
<StgValue><ssdm name="fixed_temp_V_45_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:113 %fixed_temp_V_46_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_46

]]></Node>
<StgValue><ssdm name="fixed_temp_V_46_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:114 %fixed_temp_V_47_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_47

]]></Node>
<StgValue><ssdm name="fixed_temp_V_47_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:115 %fixed_temp_V_48_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_48

]]></Node>
<StgValue><ssdm name="fixed_temp_V_48_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:116 %fixed_temp_V_49_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_49

]]></Node>
<StgValue><ssdm name="fixed_temp_V_49_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:117 %fixed_temp_V_50_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_50

]]></Node>
<StgValue><ssdm name="fixed_temp_V_50_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:118 %fixed_temp_V_51_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_51

]]></Node>
<StgValue><ssdm name="fixed_temp_V_51_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:119 %fixed_temp_V_52_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_52

]]></Node>
<StgValue><ssdm name="fixed_temp_V_52_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:120 %fixed_temp_V_53_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_53

]]></Node>
<StgValue><ssdm name="fixed_temp_V_53_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:121 %fixed_temp_V_54_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_54

]]></Node>
<StgValue><ssdm name="fixed_temp_V_54_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:122 %fixed_temp_V_55_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_55

]]></Node>
<StgValue><ssdm name="fixed_temp_V_55_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:123 %fixed_temp_V_56_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_56

]]></Node>
<StgValue><ssdm name="fixed_temp_V_56_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:124 %fixed_temp_V_57_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_57

]]></Node>
<StgValue><ssdm name="fixed_temp_V_57_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:125 %fixed_temp_V_58_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_58

]]></Node>
<StgValue><ssdm name="fixed_temp_V_58_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:126 %fixed_temp_V_59_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_59

]]></Node>
<StgValue><ssdm name="fixed_temp_V_59_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:127 %fixed_temp_V_60_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_60

]]></Node>
<StgValue><ssdm name="fixed_temp_V_60_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:128 %fixed_temp_V_61_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_61

]]></Node>
<StgValue><ssdm name="fixed_temp_V_61_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:129 %fixed_temp_V_62_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_62

]]></Node>
<StgValue><ssdm name="fixed_temp_V_62_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:130 %fixed_temp_V_63_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %fixed_temp_V_63

]]></Node>
<StgValue><ssdm name="fixed_temp_V_63_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:131 %zext_ln372_cast = zext i5 %zext_ln372_read

]]></Node>
<StgValue><ssdm name="zext_ln372_cast"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:132 %store_ln0 = store i12 %fixed_temp_V_63_read, i12 %fixed_temp_V_63_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:133 %store_ln0 = store i12 %fixed_temp_V_62_read, i12 %fixed_temp_V_62_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:134 %store_ln0 = store i12 %fixed_temp_V_61_read, i12 %fixed_temp_V_61_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:135 %store_ln0 = store i12 %fixed_temp_V_60_read, i12 %fixed_temp_V_60_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:136 %store_ln0 = store i12 %fixed_temp_V_59_read, i12 %fixed_temp_V_59_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:137 %store_ln0 = store i12 %fixed_temp_V_58_read, i12 %fixed_temp_V_58_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:138 %store_ln0 = store i12 %fixed_temp_V_57_read, i12 %fixed_temp_V_57_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:139 %store_ln0 = store i12 %fixed_temp_V_56_read, i12 %fixed_temp_V_56_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:140 %store_ln0 = store i12 %fixed_temp_V_55_read, i12 %fixed_temp_V_55_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:141 %store_ln0 = store i12 %fixed_temp_V_54_read, i12 %fixed_temp_V_54_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:142 %store_ln0 = store i12 %fixed_temp_V_53_read, i12 %fixed_temp_V_53_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:143 %store_ln0 = store i12 %fixed_temp_V_52_read, i12 %fixed_temp_V_52_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:144 %store_ln0 = store i12 %fixed_temp_V_51_read, i12 %fixed_temp_V_51_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:145 %store_ln0 = store i12 %fixed_temp_V_50_read, i12 %fixed_temp_V_50_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:146 %store_ln0 = store i12 %fixed_temp_V_49_read, i12 %fixed_temp_V_49_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:147 %store_ln0 = store i12 %fixed_temp_V_48_read, i12 %fixed_temp_V_48_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:148 %store_ln0 = store i12 %fixed_temp_V_47_read, i12 %fixed_temp_V_47_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:149 %store_ln0 = store i12 %fixed_temp_V_46_read, i12 %fixed_temp_V_46_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:150 %store_ln0 = store i12 %fixed_temp_V_45_read, i12 %fixed_temp_V_45_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:151 %store_ln0 = store i12 %fixed_temp_V_44_read, i12 %fixed_temp_V_44_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:152 %store_ln0 = store i12 %fixed_temp_V_43_read, i12 %fixed_temp_V_43_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:153 %store_ln0 = store i12 %fixed_temp_V_42_read, i12 %fixed_temp_V_42_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:154 %store_ln0 = store i12 %fixed_temp_V_41_read, i12 %fixed_temp_V_41_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:155 %store_ln0 = store i12 %fixed_temp_V_40_read, i12 %fixed_temp_V_40_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:156 %store_ln0 = store i12 %fixed_temp_V_39_read, i12 %fixed_temp_V_39_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:157 %store_ln0 = store i12 %fixed_temp_V_38_read, i12 %fixed_temp_V_38_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:158 %store_ln0 = store i12 %fixed_temp_V_37_read, i12 %fixed_temp_V_37_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:159 %store_ln0 = store i12 %fixed_temp_V_36_read, i12 %fixed_temp_V_36_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:160 %store_ln0 = store i12 %fixed_temp_V_35_read, i12 %fixed_temp_V_35_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:161 %store_ln0 = store i12 %fixed_temp_V_34_read, i12 %fixed_temp_V_34_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:162 %store_ln0 = store i12 %fixed_temp_V_33_read, i12 %fixed_temp_V_33_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:163 %store_ln0 = store i12 %fixed_temp_V_32_read, i12 %fixed_temp_V_32_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:164 %store_ln0 = store i12 %fixed_temp_V_31_read, i12 %fixed_temp_V_31_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:165 %store_ln0 = store i12 %fixed_temp_V_30_read, i12 %fixed_temp_V_30_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:166 %store_ln0 = store i12 %fixed_temp_V_29_read, i12 %fixed_temp_V_29_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:167 %store_ln0 = store i12 %fixed_temp_V_28_read, i12 %fixed_temp_V_28_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:168 %store_ln0 = store i12 %fixed_temp_V_27_read, i12 %fixed_temp_V_27_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:169 %store_ln0 = store i12 %fixed_temp_V_26_read, i12 %fixed_temp_V_26_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:170 %store_ln0 = store i12 %fixed_temp_V_25_read, i12 %fixed_temp_V_25_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:171 %store_ln0 = store i12 %fixed_temp_V_24_read, i12 %fixed_temp_V_24_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:172 %store_ln0 = store i12 %fixed_temp_V_23_read, i12 %fixed_temp_V_23_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:173 %store_ln0 = store i12 %fixed_temp_V_22_read, i12 %fixed_temp_V_22_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:174 %store_ln0 = store i12 %fixed_temp_V_21_read, i12 %fixed_temp_V_21_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:175 %store_ln0 = store i12 %fixed_temp_V_20_read, i12 %fixed_temp_V_20_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:176 %store_ln0 = store i12 %fixed_temp_V_19_read, i12 %fixed_temp_V_19_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:177 %store_ln0 = store i12 %fixed_temp_V_18_read, i12 %fixed_temp_V_18_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:178 %store_ln0 = store i12 %fixed_temp_V_17_read, i12 %fixed_temp_V_17_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:179 %store_ln0 = store i12 %fixed_temp_V_16_read, i12 %fixed_temp_V_16_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:180 %store_ln0 = store i12 %fixed_temp_V_15_read, i12 %fixed_temp_V_15_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:181 %store_ln0 = store i12 %fixed_temp_V_14_read, i12 %fixed_temp_V_14_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:182 %store_ln0 = store i12 %fixed_temp_V_13_read, i12 %fixed_temp_V_13_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:183 %store_ln0 = store i12 %fixed_temp_V_12_read, i12 %fixed_temp_V_12_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:184 %store_ln0 = store i12 %fixed_temp_V_11_read, i12 %fixed_temp_V_11_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:185 %store_ln0 = store i12 %fixed_temp_V_10_read, i12 %fixed_temp_V_10_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:186 %store_ln0 = store i12 %fixed_temp_V_9_read, i12 %fixed_temp_V_9_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:187 %store_ln0 = store i12 %fixed_temp_V_8_read, i12 %fixed_temp_V_8_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:188 %store_ln0 = store i12 %fixed_temp_V_7_read, i12 %fixed_temp_V_7_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:189 %store_ln0 = store i12 %fixed_temp_V_6_read, i12 %fixed_temp_V_6_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:190 %store_ln0 = store i12 %fixed_temp_V_5_read, i12 %fixed_temp_V_5_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:191 %store_ln0 = store i12 %fixed_temp_V_4_read, i12 %fixed_temp_V_4_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:192 %store_ln0 = store i12 %fixed_temp_V_3_read, i12 %fixed_temp_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:193 %store_ln0 = store i12 %fixed_temp_V_2_read, i12 %fixed_temp_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:194 %store_ln0 = store i12 %fixed_temp_V_1_read, i12 %fixed_temp_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:195 %store_ln0 = store i12 %fixed_temp_V_0_read, i12 %fixed_temp_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:196 %store_ln0 = store i6 %zext_ln372_cast, i6 %i_V_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:197 %br_ln0 = br void %for.cond464

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.cond464:0 %i_V = load i6 %i_V_8

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.cond464:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.cond464:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_V, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond464:3 %br_ln379 = br i1 %tmp, void %VITIS_LOOP_381_14, void %for.inc498.exitStub

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="6">
<![CDATA[
VITIS_LOOP_381_14:66 %empty = trunc i6 %i_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_381_14:67 %add_i705 = add i5 %w_V_read, i5 %empty

]]></Node>
<StgValue><ssdm name="add_i705"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
VITIS_LOOP_381_14:68 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %add_i705, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:69 %zext_ln840 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln840"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:70 %fixed_buffer_V_addr = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:71 %or_ln840 = or i11 %tmp_s, i11 1

]]></Node>
<StgValue><ssdm name="or_ln840"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:72 %zext_ln840_16 = zext i11 %or_ln840

]]></Node>
<StgValue><ssdm name="zext_ln840_16"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:73 %fixed_buffer_V_addr_64 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_16

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_64"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:74 %or_ln840_1 = or i11 %tmp_s, i11 2

]]></Node>
<StgValue><ssdm name="or_ln840_1"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:75 %zext_ln840_17 = zext i11 %or_ln840_1

]]></Node>
<StgValue><ssdm name="zext_ln840_17"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:76 %fixed_buffer_V_addr_65 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_17

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_65"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:77 %or_ln840_2 = or i11 %tmp_s, i11 3

]]></Node>
<StgValue><ssdm name="or_ln840_2"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:78 %zext_ln840_18 = zext i11 %or_ln840_2

]]></Node>
<StgValue><ssdm name="zext_ln840_18"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:79 %fixed_buffer_V_addr_66 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_18

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_66"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:80 %or_ln840_3 = or i11 %tmp_s, i11 4

]]></Node>
<StgValue><ssdm name="or_ln840_3"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:81 %zext_ln840_19 = zext i11 %or_ln840_3

]]></Node>
<StgValue><ssdm name="zext_ln840_19"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:82 %fixed_buffer_V_addr_67 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_19

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_67"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:83 %or_ln840_4 = or i11 %tmp_s, i11 5

]]></Node>
<StgValue><ssdm name="or_ln840_4"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:84 %zext_ln840_20 = zext i11 %or_ln840_4

]]></Node>
<StgValue><ssdm name="zext_ln840_20"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:85 %fixed_buffer_V_addr_68 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_20

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_68"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:86 %or_ln840_5 = or i11 %tmp_s, i11 6

]]></Node>
<StgValue><ssdm name="or_ln840_5"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:87 %zext_ln840_21 = zext i11 %or_ln840_5

]]></Node>
<StgValue><ssdm name="zext_ln840_21"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:88 %fixed_buffer_V_addr_69 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_21

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_69"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:89 %or_ln840_6 = or i11 %tmp_s, i11 7

]]></Node>
<StgValue><ssdm name="or_ln840_6"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:90 %zext_ln840_22 = zext i11 %or_ln840_6

]]></Node>
<StgValue><ssdm name="zext_ln840_22"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:91 %fixed_buffer_V_addr_70 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_22

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_70"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:92 %or_ln840_7 = or i11 %tmp_s, i11 8

]]></Node>
<StgValue><ssdm name="or_ln840_7"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:93 %zext_ln840_23 = zext i11 %or_ln840_7

]]></Node>
<StgValue><ssdm name="zext_ln840_23"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:94 %fixed_buffer_V_addr_71 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_23

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_71"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:95 %or_ln840_8 = or i11 %tmp_s, i11 9

]]></Node>
<StgValue><ssdm name="or_ln840_8"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:96 %zext_ln840_24 = zext i11 %or_ln840_8

]]></Node>
<StgValue><ssdm name="zext_ln840_24"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:97 %fixed_buffer_V_addr_72 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_24

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_72"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:98 %or_ln840_9 = or i11 %tmp_s, i11 10

]]></Node>
<StgValue><ssdm name="or_ln840_9"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:99 %zext_ln840_25 = zext i11 %or_ln840_9

]]></Node>
<StgValue><ssdm name="zext_ln840_25"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:100 %fixed_buffer_V_addr_73 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_25

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_73"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:101 %or_ln840_10 = or i11 %tmp_s, i11 11

]]></Node>
<StgValue><ssdm name="or_ln840_10"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:102 %zext_ln840_26 = zext i11 %or_ln840_10

]]></Node>
<StgValue><ssdm name="zext_ln840_26"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:103 %fixed_buffer_V_addr_74 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_26

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_74"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:104 %or_ln840_11 = or i11 %tmp_s, i11 12

]]></Node>
<StgValue><ssdm name="or_ln840_11"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:105 %zext_ln840_27 = zext i11 %or_ln840_11

]]></Node>
<StgValue><ssdm name="zext_ln840_27"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:106 %fixed_buffer_V_addr_75 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_27

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_75"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:107 %or_ln840_12 = or i11 %tmp_s, i11 13

]]></Node>
<StgValue><ssdm name="or_ln840_12"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:108 %zext_ln840_28 = zext i11 %or_ln840_12

]]></Node>
<StgValue><ssdm name="zext_ln840_28"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:109 %fixed_buffer_V_addr_76 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_28

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_76"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:110 %or_ln840_13 = or i11 %tmp_s, i11 14

]]></Node>
<StgValue><ssdm name="or_ln840_13"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:111 %zext_ln840_29 = zext i11 %or_ln840_13

]]></Node>
<StgValue><ssdm name="zext_ln840_29"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:112 %fixed_buffer_V_addr_77 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_29

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_77"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:113 %or_ln840_14 = or i11 %tmp_s, i11 15

]]></Node>
<StgValue><ssdm name="or_ln840_14"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:114 %zext_ln840_30 = zext i11 %or_ln840_14

]]></Node>
<StgValue><ssdm name="zext_ln840_30"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:115 %fixed_buffer_V_addr_78 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_30

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_78"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:260 %fixed_buffer_V_load = load i11 %fixed_buffer_V_addr

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:262 %fixed_buffer_V_load_64 = load i11 %fixed_buffer_V_addr_64

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_64"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:264 %fixed_buffer_V_load_65 = load i11 %fixed_buffer_V_addr_65

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_65"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:266 %fixed_buffer_V_load_66 = load i11 %fixed_buffer_V_addr_66

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_66"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:268 %fixed_buffer_V_load_67 = load i11 %fixed_buffer_V_addr_67

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_67"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:270 %fixed_buffer_V_load_68 = load i11 %fixed_buffer_V_addr_68

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_68"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:272 %fixed_buffer_V_load_69 = load i11 %fixed_buffer_V_addr_69

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_69"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:274 %fixed_buffer_V_load_70 = load i11 %fixed_buffer_V_addr_70

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_70"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:276 %fixed_buffer_V_load_71 = load i11 %fixed_buffer_V_addr_71

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_71"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:278 %fixed_buffer_V_load_72 = load i11 %fixed_buffer_V_addr_72

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_72"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:280 %fixed_buffer_V_load_73 = load i11 %fixed_buffer_V_addr_73

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_73"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:282 %fixed_buffer_V_load_74 = load i11 %fixed_buffer_V_addr_74

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_74"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:284 %fixed_buffer_V_load_75 = load i11 %fixed_buffer_V_addr_75

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_75"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:286 %fixed_buffer_V_load_76 = load i11 %fixed_buffer_V_addr_76

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_76"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:288 %fixed_buffer_V_load_77 = load i11 %fixed_buffer_V_addr_77

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_77"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:290 %fixed_buffer_V_load_78 = load i11 %fixed_buffer_V_addr_78

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_78"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_381_14:388 %i_V_10 = add i6 %zext_ln372_cast, i6 %i_V

]]></Node>
<StgValue><ssdm name="i_V_10"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:453 %store_ln379 = store i6 %i_V_10, i6 %i_V_8

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:0 %fixed_temp_V_0_2_load = load i12 %fixed_temp_V_0_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_0_2_load"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:1 %fixed_temp_V_1_2_load = load i12 %fixed_temp_V_1_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_1_2_load"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:2 %fixed_temp_V_2_2_load = load i12 %fixed_temp_V_2_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_2_2_load"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:3 %fixed_temp_V_3_2_load = load i12 %fixed_temp_V_3_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_3_2_load"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:4 %fixed_temp_V_4_2_load = load i12 %fixed_temp_V_4_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_4_2_load"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:5 %fixed_temp_V_5_2_load = load i12 %fixed_temp_V_5_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_5_2_load"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:6 %fixed_temp_V_6_2_load = load i12 %fixed_temp_V_6_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_6_2_load"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:7 %fixed_temp_V_7_2_load = load i12 %fixed_temp_V_7_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_7_2_load"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:8 %fixed_temp_V_8_2_load = load i12 %fixed_temp_V_8_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_8_2_load"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:9 %fixed_temp_V_9_2_load = load i12 %fixed_temp_V_9_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_9_2_load"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:10 %fixed_temp_V_10_2_load = load i12 %fixed_temp_V_10_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_10_2_load"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:11 %fixed_temp_V_11_2_load = load i12 %fixed_temp_V_11_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_11_2_load"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:12 %fixed_temp_V_12_2_load = load i12 %fixed_temp_V_12_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_12_2_load"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:13 %fixed_temp_V_13_2_load = load i12 %fixed_temp_V_13_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_13_2_load"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:14 %fixed_temp_V_14_2_load = load i12 %fixed_temp_V_14_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_14_2_load"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:15 %fixed_temp_V_15_2_load = load i12 %fixed_temp_V_15_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_15_2_load"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:16 %fixed_temp_V_16_2_load = load i12 %fixed_temp_V_16_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_16_2_load"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:17 %fixed_temp_V_17_2_load = load i12 %fixed_temp_V_17_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_17_2_load"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:18 %fixed_temp_V_18_2_load = load i12 %fixed_temp_V_18_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_18_2_load"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:19 %fixed_temp_V_19_2_load = load i12 %fixed_temp_V_19_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_19_2_load"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:20 %fixed_temp_V_20_2_load = load i12 %fixed_temp_V_20_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_20_2_load"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:21 %fixed_temp_V_21_2_load = load i12 %fixed_temp_V_21_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_21_2_load"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:22 %fixed_temp_V_22_2_load = load i12 %fixed_temp_V_22_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_22_2_load"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:23 %fixed_temp_V_23_2_load = load i12 %fixed_temp_V_23_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_23_2_load"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:24 %fixed_temp_V_24_2_load = load i12 %fixed_temp_V_24_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_24_2_load"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:25 %fixed_temp_V_25_2_load = load i12 %fixed_temp_V_25_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_25_2_load"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:26 %fixed_temp_V_26_2_load = load i12 %fixed_temp_V_26_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_26_2_load"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:27 %fixed_temp_V_27_2_load = load i12 %fixed_temp_V_27_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_27_2_load"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:28 %fixed_temp_V_28_2_load = load i12 %fixed_temp_V_28_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_28_2_load"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:29 %fixed_temp_V_29_2_load = load i12 %fixed_temp_V_29_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_29_2_load"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:30 %fixed_temp_V_30_2_load = load i12 %fixed_temp_V_30_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_30_2_load"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:31 %fixed_temp_V_31_2_load = load i12 %fixed_temp_V_31_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_31_2_load"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:32 %fixed_temp_V_32_2_load = load i12 %fixed_temp_V_32_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_32_2_load"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:33 %fixed_temp_V_33_2_load = load i12 %fixed_temp_V_33_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_33_2_load"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:34 %fixed_temp_V_34_2_load = load i12 %fixed_temp_V_34_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_34_2_load"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:35 %fixed_temp_V_35_2_load = load i12 %fixed_temp_V_35_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_35_2_load"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:36 %fixed_temp_V_36_2_load = load i12 %fixed_temp_V_36_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_36_2_load"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:37 %fixed_temp_V_37_2_load = load i12 %fixed_temp_V_37_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_37_2_load"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:38 %fixed_temp_V_38_2_load = load i12 %fixed_temp_V_38_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_38_2_load"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:39 %fixed_temp_V_39_2_load = load i12 %fixed_temp_V_39_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_39_2_load"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:40 %fixed_temp_V_40_2_load = load i12 %fixed_temp_V_40_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_40_2_load"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:41 %fixed_temp_V_41_2_load = load i12 %fixed_temp_V_41_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_41_2_load"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:42 %fixed_temp_V_42_2_load = load i12 %fixed_temp_V_42_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_42_2_load"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:43 %fixed_temp_V_43_2_load = load i12 %fixed_temp_V_43_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_43_2_load"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:44 %fixed_temp_V_44_2_load = load i12 %fixed_temp_V_44_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_44_2_load"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:45 %fixed_temp_V_45_2_load = load i12 %fixed_temp_V_45_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_45_2_load"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:46 %fixed_temp_V_46_2_load = load i12 %fixed_temp_V_46_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_46_2_load"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:47 %fixed_temp_V_47_2_load = load i12 %fixed_temp_V_47_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_47_2_load"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:48 %fixed_temp_V_48_2_load = load i12 %fixed_temp_V_48_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_48_2_load"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:49 %fixed_temp_V_49_2_load = load i12 %fixed_temp_V_49_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_49_2_load"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:50 %fixed_temp_V_50_2_load = load i12 %fixed_temp_V_50_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_50_2_load"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:51 %fixed_temp_V_51_2_load = load i12 %fixed_temp_V_51_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_51_2_load"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:52 %fixed_temp_V_52_2_load = load i12 %fixed_temp_V_52_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_52_2_load"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:53 %fixed_temp_V_53_2_load = load i12 %fixed_temp_V_53_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_53_2_load"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:54 %fixed_temp_V_54_2_load = load i12 %fixed_temp_V_54_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_54_2_load"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:55 %fixed_temp_V_55_2_load = load i12 %fixed_temp_V_55_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_55_2_load"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:56 %fixed_temp_V_56_2_load = load i12 %fixed_temp_V_56_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_56_2_load"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:57 %fixed_temp_V_57_2_load = load i12 %fixed_temp_V_57_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_57_2_load"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:58 %fixed_temp_V_58_2_load = load i12 %fixed_temp_V_58_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_58_2_load"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:59 %fixed_temp_V_59_2_load = load i12 %fixed_temp_V_59_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_59_2_load"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:60 %fixed_temp_V_60_2_load = load i12 %fixed_temp_V_60_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_60_2_load"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:61 %fixed_temp_V_61_2_load = load i12 %fixed_temp_V_61_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_61_2_load"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:62 %fixed_temp_V_62_2_load = load i12 %fixed_temp_V_62_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_62_2_load"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc498.exitStub:63 %fixed_temp_V_63_2_load = load i12 %fixed_temp_V_63_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_63_2_load"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:64 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_63_0_out, i12 %fixed_temp_V_63_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:65 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_62_0_out, i12 %fixed_temp_V_62_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:66 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_61_0_out, i12 %fixed_temp_V_61_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:67 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_60_0_out, i12 %fixed_temp_V_60_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:68 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_59_0_out, i12 %fixed_temp_V_59_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:69 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_58_0_out, i12 %fixed_temp_V_58_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:70 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_57_0_out, i12 %fixed_temp_V_57_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:71 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_56_0_out, i12 %fixed_temp_V_56_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:72 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_55_0_out, i12 %fixed_temp_V_55_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:73 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_54_0_out, i12 %fixed_temp_V_54_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:74 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_53_0_out, i12 %fixed_temp_V_53_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:75 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_52_0_out, i12 %fixed_temp_V_52_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:76 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_51_0_out, i12 %fixed_temp_V_51_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:77 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_50_0_out, i12 %fixed_temp_V_50_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:78 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_49_0_out, i12 %fixed_temp_V_49_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:79 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_48_0_out, i12 %fixed_temp_V_48_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:80 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_47_0_out, i12 %fixed_temp_V_47_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:81 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_46_0_out, i12 %fixed_temp_V_46_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:82 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_45_0_out, i12 %fixed_temp_V_45_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:83 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_44_0_out, i12 %fixed_temp_V_44_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:84 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_43_0_out, i12 %fixed_temp_V_43_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:85 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_42_0_out, i12 %fixed_temp_V_42_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:86 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_41_0_out, i12 %fixed_temp_V_41_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:87 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_40_0_out, i12 %fixed_temp_V_40_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:88 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_39_0_out, i12 %fixed_temp_V_39_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:89 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_38_0_out, i12 %fixed_temp_V_38_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:90 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_37_0_out, i12 %fixed_temp_V_37_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:91 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_36_0_out, i12 %fixed_temp_V_36_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:92 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_35_0_out, i12 %fixed_temp_V_35_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:93 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_34_0_out, i12 %fixed_temp_V_34_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:94 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_33_0_out, i12 %fixed_temp_V_33_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:95 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_32_0_out, i12 %fixed_temp_V_32_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:96 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_31_0_out, i12 %fixed_temp_V_31_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:97 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_30_0_out, i12 %fixed_temp_V_30_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:98 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_29_0_out, i12 %fixed_temp_V_29_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:99 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_28_0_out, i12 %fixed_temp_V_28_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:100 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_27_0_out, i12 %fixed_temp_V_27_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:101 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_26_0_out, i12 %fixed_temp_V_26_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:102 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_25_0_out, i12 %fixed_temp_V_25_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:103 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_24_0_out, i12 %fixed_temp_V_24_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:104 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_23_0_out, i12 %fixed_temp_V_23_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:105 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_22_0_out, i12 %fixed_temp_V_22_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:106 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_21_0_out, i12 %fixed_temp_V_21_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:107 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_20_0_out, i12 %fixed_temp_V_20_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:108 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_19_0_out, i12 %fixed_temp_V_19_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:109 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_18_0_out, i12 %fixed_temp_V_18_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:110 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_17_0_out, i12 %fixed_temp_V_17_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:111 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_16_0_out, i12 %fixed_temp_V_16_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:112 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_15_0_out, i12 %fixed_temp_V_15_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:113 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_14_0_out, i12 %fixed_temp_V_14_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:114 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_13_0_out, i12 %fixed_temp_V_13_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:115 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_12_0_out, i12 %fixed_temp_V_12_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:116 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_11_0_out, i12 %fixed_temp_V_11_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:117 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_10_0_out, i12 %fixed_temp_V_10_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:118 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_9_0_out, i12 %fixed_temp_V_9_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:119 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_8_0_out, i12 %fixed_temp_V_8_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:120 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_7_0_out, i12 %fixed_temp_V_7_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:121 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_6_0_out, i12 %fixed_temp_V_6_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:122 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_5_0_out, i12 %fixed_temp_V_5_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:123 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_4_0_out, i12 %fixed_temp_V_4_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:124 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_3_0_out, i12 %fixed_temp_V_3_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:125 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_2_0_out, i12 %fixed_temp_V_2_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:126 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_1_0_out, i12 %fixed_temp_V_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc498.exitStub:127 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %fixed_temp_V_0_0_out, i12 %fixed_temp_V_0_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0">
<![CDATA[
for.inc498.exitStub:128 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:0 %fixed_temp_V_0_2_load_1 = load i12 %fixed_temp_V_0_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_0_2_load_1"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:1 %fixed_temp_V_1_2_load_1 = load i12 %fixed_temp_V_1_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_1_2_load_1"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:2 %fixed_temp_V_2_2_load_1 = load i12 %fixed_temp_V_2_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_2_2_load_1"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:3 %fixed_temp_V_3_2_load_1 = load i12 %fixed_temp_V_3_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_3_2_load_1"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:4 %fixed_temp_V_4_2_load_1 = load i12 %fixed_temp_V_4_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_4_2_load_1"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:5 %fixed_temp_V_5_2_load_1 = load i12 %fixed_temp_V_5_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_5_2_load_1"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:6 %fixed_temp_V_6_2_load_1 = load i12 %fixed_temp_V_6_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_6_2_load_1"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:7 %fixed_temp_V_7_2_load_1 = load i12 %fixed_temp_V_7_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_7_2_load_1"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:8 %fixed_temp_V_8_2_load_1 = load i12 %fixed_temp_V_8_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_8_2_load_1"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:9 %fixed_temp_V_9_2_load_1 = load i12 %fixed_temp_V_9_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_9_2_load_1"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:10 %fixed_temp_V_10_2_load_1 = load i12 %fixed_temp_V_10_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_10_2_load_1"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:11 %fixed_temp_V_11_2_load_1 = load i12 %fixed_temp_V_11_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_11_2_load_1"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:12 %fixed_temp_V_12_2_load_1 = load i12 %fixed_temp_V_12_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_12_2_load_1"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:13 %fixed_temp_V_13_2_load_1 = load i12 %fixed_temp_V_13_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_13_2_load_1"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:14 %fixed_temp_V_14_2_load_1 = load i12 %fixed_temp_V_14_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_14_2_load_1"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:15 %fixed_temp_V_15_2_load_1 = load i12 %fixed_temp_V_15_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_15_2_load_1"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:116 %or_ln840_15 = or i11 %tmp_s, i11 16

]]></Node>
<StgValue><ssdm name="or_ln840_15"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:117 %zext_ln840_31 = zext i11 %or_ln840_15

]]></Node>
<StgValue><ssdm name="zext_ln840_31"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:118 %fixed_buffer_V_addr_79 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_31

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_79"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:119 %or_ln840_16 = or i11 %tmp_s, i11 17

]]></Node>
<StgValue><ssdm name="or_ln840_16"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:120 %zext_ln840_32 = zext i11 %or_ln840_16

]]></Node>
<StgValue><ssdm name="zext_ln840_32"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:121 %fixed_buffer_V_addr_80 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_32

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_80"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:122 %or_ln840_17 = or i11 %tmp_s, i11 18

]]></Node>
<StgValue><ssdm name="or_ln840_17"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:123 %zext_ln840_33 = zext i11 %or_ln840_17

]]></Node>
<StgValue><ssdm name="zext_ln840_33"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:124 %fixed_buffer_V_addr_81 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_33

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_81"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:125 %or_ln840_18 = or i11 %tmp_s, i11 19

]]></Node>
<StgValue><ssdm name="or_ln840_18"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:126 %zext_ln840_34 = zext i11 %or_ln840_18

]]></Node>
<StgValue><ssdm name="zext_ln840_34"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:127 %fixed_buffer_V_addr_82 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_34

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_82"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:128 %or_ln840_19 = or i11 %tmp_s, i11 20

]]></Node>
<StgValue><ssdm name="or_ln840_19"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:129 %zext_ln840_35 = zext i11 %or_ln840_19

]]></Node>
<StgValue><ssdm name="zext_ln840_35"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:130 %fixed_buffer_V_addr_83 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_35

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_83"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:131 %or_ln840_20 = or i11 %tmp_s, i11 21

]]></Node>
<StgValue><ssdm name="or_ln840_20"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:132 %zext_ln840_36 = zext i11 %or_ln840_20

]]></Node>
<StgValue><ssdm name="zext_ln840_36"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:133 %fixed_buffer_V_addr_84 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_36

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_84"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:134 %or_ln840_21 = or i11 %tmp_s, i11 22

]]></Node>
<StgValue><ssdm name="or_ln840_21"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:135 %zext_ln840_37 = zext i11 %or_ln840_21

]]></Node>
<StgValue><ssdm name="zext_ln840_37"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:136 %fixed_buffer_V_addr_85 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_37

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_85"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:137 %or_ln840_22 = or i11 %tmp_s, i11 23

]]></Node>
<StgValue><ssdm name="or_ln840_22"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:138 %zext_ln840_38 = zext i11 %or_ln840_22

]]></Node>
<StgValue><ssdm name="zext_ln840_38"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:139 %fixed_buffer_V_addr_86 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_38

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_86"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:140 %or_ln840_23 = or i11 %tmp_s, i11 24

]]></Node>
<StgValue><ssdm name="or_ln840_23"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:141 %zext_ln840_39 = zext i11 %or_ln840_23

]]></Node>
<StgValue><ssdm name="zext_ln840_39"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:142 %fixed_buffer_V_addr_87 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_39

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_87"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:143 %or_ln840_24 = or i11 %tmp_s, i11 25

]]></Node>
<StgValue><ssdm name="or_ln840_24"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:144 %zext_ln840_40 = zext i11 %or_ln840_24

]]></Node>
<StgValue><ssdm name="zext_ln840_40"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:145 %fixed_buffer_V_addr_88 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_40

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_88"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:146 %or_ln840_25 = or i11 %tmp_s, i11 26

]]></Node>
<StgValue><ssdm name="or_ln840_25"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:147 %zext_ln840_41 = zext i11 %or_ln840_25

]]></Node>
<StgValue><ssdm name="zext_ln840_41"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:148 %fixed_buffer_V_addr_89 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_41

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_89"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:149 %or_ln840_26 = or i11 %tmp_s, i11 27

]]></Node>
<StgValue><ssdm name="or_ln840_26"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:150 %zext_ln840_42 = zext i11 %or_ln840_26

]]></Node>
<StgValue><ssdm name="zext_ln840_42"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:151 %fixed_buffer_V_addr_90 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_42

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_90"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:152 %or_ln840_27 = or i11 %tmp_s, i11 28

]]></Node>
<StgValue><ssdm name="or_ln840_27"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:153 %zext_ln840_43 = zext i11 %or_ln840_27

]]></Node>
<StgValue><ssdm name="zext_ln840_43"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:154 %fixed_buffer_V_addr_91 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_43

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_91"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:155 %or_ln840_28 = or i11 %tmp_s, i11 29

]]></Node>
<StgValue><ssdm name="or_ln840_28"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:156 %zext_ln840_44 = zext i11 %or_ln840_28

]]></Node>
<StgValue><ssdm name="zext_ln840_44"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:157 %fixed_buffer_V_addr_92 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_44

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_92"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:158 %or_ln840_29 = or i11 %tmp_s, i11 30

]]></Node>
<StgValue><ssdm name="or_ln840_29"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:159 %zext_ln840_45 = zext i11 %or_ln840_29

]]></Node>
<StgValue><ssdm name="zext_ln840_45"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:160 %fixed_buffer_V_addr_93 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_45

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_93"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:161 %or_ln840_30 = or i11 %tmp_s, i11 31

]]></Node>
<StgValue><ssdm name="or_ln840_30"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:162 %zext_ln840_46 = zext i11 %or_ln840_30

]]></Node>
<StgValue><ssdm name="zext_ln840_46"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:163 %fixed_buffer_V_addr_94 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_46

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_94"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:260 %fixed_buffer_V_load = load i11 %fixed_buffer_V_addr

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:261 %fixed_temp_V_0_3 = add i12 %fixed_buffer_V_load, i12 %fixed_temp_V_0_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_0_3"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:262 %fixed_buffer_V_load_64 = load i11 %fixed_buffer_V_addr_64

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_64"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:263 %fixed_temp_V_1_3 = add i12 %fixed_buffer_V_load_64, i12 %fixed_temp_V_1_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_1_3"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:264 %fixed_buffer_V_load_65 = load i11 %fixed_buffer_V_addr_65

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_65"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:265 %fixed_temp_V_2_3 = add i12 %fixed_buffer_V_load_65, i12 %fixed_temp_V_2_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_2_3"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:266 %fixed_buffer_V_load_66 = load i11 %fixed_buffer_V_addr_66

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_66"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:267 %fixed_temp_V_3_3 = add i12 %fixed_buffer_V_load_66, i12 %fixed_temp_V_3_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_3_3"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:268 %fixed_buffer_V_load_67 = load i11 %fixed_buffer_V_addr_67

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_67"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:269 %fixed_temp_V_4_3 = add i12 %fixed_buffer_V_load_67, i12 %fixed_temp_V_4_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_4_3"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:270 %fixed_buffer_V_load_68 = load i11 %fixed_buffer_V_addr_68

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_68"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:271 %fixed_temp_V_5_3 = add i12 %fixed_buffer_V_load_68, i12 %fixed_temp_V_5_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_5_3"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:272 %fixed_buffer_V_load_69 = load i11 %fixed_buffer_V_addr_69

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_69"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:273 %fixed_temp_V_6_3 = add i12 %fixed_buffer_V_load_69, i12 %fixed_temp_V_6_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_6_3"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:274 %fixed_buffer_V_load_70 = load i11 %fixed_buffer_V_addr_70

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_70"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:275 %fixed_temp_V_7_3 = add i12 %fixed_buffer_V_load_70, i12 %fixed_temp_V_7_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_7_3"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:276 %fixed_buffer_V_load_71 = load i11 %fixed_buffer_V_addr_71

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_71"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:277 %fixed_temp_V_8_3 = add i12 %fixed_buffer_V_load_71, i12 %fixed_temp_V_8_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_8_3"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:278 %fixed_buffer_V_load_72 = load i11 %fixed_buffer_V_addr_72

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_72"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:279 %fixed_temp_V_9_3 = add i12 %fixed_buffer_V_load_72, i12 %fixed_temp_V_9_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_9_3"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:280 %fixed_buffer_V_load_73 = load i11 %fixed_buffer_V_addr_73

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_73"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:281 %fixed_temp_V_10_3 = add i12 %fixed_buffer_V_load_73, i12 %fixed_temp_V_10_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_10_3"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:282 %fixed_buffer_V_load_74 = load i11 %fixed_buffer_V_addr_74

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_74"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:283 %fixed_temp_V_11_3 = add i12 %fixed_buffer_V_load_74, i12 %fixed_temp_V_11_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_11_3"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:284 %fixed_buffer_V_load_75 = load i11 %fixed_buffer_V_addr_75

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_75"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:285 %fixed_temp_V_12_3 = add i12 %fixed_buffer_V_load_75, i12 %fixed_temp_V_12_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_12_3"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:286 %fixed_buffer_V_load_76 = load i11 %fixed_buffer_V_addr_76

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_76"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:287 %fixed_temp_V_13_3 = add i12 %fixed_buffer_V_load_76, i12 %fixed_temp_V_13_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_13_3"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:288 %fixed_buffer_V_load_77 = load i11 %fixed_buffer_V_addr_77

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_77"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:289 %fixed_temp_V_14_3 = add i12 %fixed_buffer_V_load_77, i12 %fixed_temp_V_14_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_14_3"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:290 %fixed_buffer_V_load_78 = load i11 %fixed_buffer_V_addr_78

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_78"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:291 %fixed_temp_V_15_3 = add i12 %fixed_buffer_V_load_78, i12 %fixed_temp_V_15_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_15_3"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:292 %fixed_buffer_V_load_79 = load i11 %fixed_buffer_V_addr_79

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_79"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:294 %fixed_buffer_V_load_80 = load i11 %fixed_buffer_V_addr_80

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_80"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:296 %fixed_buffer_V_load_81 = load i11 %fixed_buffer_V_addr_81

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_81"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:298 %fixed_buffer_V_load_82 = load i11 %fixed_buffer_V_addr_82

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_82"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:300 %fixed_buffer_V_load_83 = load i11 %fixed_buffer_V_addr_83

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_83"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:302 %fixed_buffer_V_load_84 = load i11 %fixed_buffer_V_addr_84

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_84"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:304 %fixed_buffer_V_load_85 = load i11 %fixed_buffer_V_addr_85

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_85"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:306 %fixed_buffer_V_load_86 = load i11 %fixed_buffer_V_addr_86

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_86"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:308 %fixed_buffer_V_load_87 = load i11 %fixed_buffer_V_addr_87

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_87"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:310 %fixed_buffer_V_load_88 = load i11 %fixed_buffer_V_addr_88

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_88"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:312 %fixed_buffer_V_load_89 = load i11 %fixed_buffer_V_addr_89

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_89"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:314 %fixed_buffer_V_load_90 = load i11 %fixed_buffer_V_addr_90

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_90"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:316 %fixed_buffer_V_load_91 = load i11 %fixed_buffer_V_addr_91

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_91"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:318 %fixed_buffer_V_load_92 = load i11 %fixed_buffer_V_addr_92

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_92"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:320 %fixed_buffer_V_load_93 = load i11 %fixed_buffer_V_addr_93

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_93"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:322 %fixed_buffer_V_load_94 = load i11 %fixed_buffer_V_addr_94

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_94"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:437 %store_ln379 = store i12 %fixed_temp_V_15_3, i12 %fixed_temp_V_15_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:438 %store_ln379 = store i12 %fixed_temp_V_14_3, i12 %fixed_temp_V_14_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:439 %store_ln379 = store i12 %fixed_temp_V_13_3, i12 %fixed_temp_V_13_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:440 %store_ln379 = store i12 %fixed_temp_V_12_3, i12 %fixed_temp_V_12_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:441 %store_ln379 = store i12 %fixed_temp_V_11_3, i12 %fixed_temp_V_11_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:442 %store_ln379 = store i12 %fixed_temp_V_10_3, i12 %fixed_temp_V_10_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:443 %store_ln379 = store i12 %fixed_temp_V_9_3, i12 %fixed_temp_V_9_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:444 %store_ln379 = store i12 %fixed_temp_V_8_3, i12 %fixed_temp_V_8_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:445 %store_ln379 = store i12 %fixed_temp_V_7_3, i12 %fixed_temp_V_7_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:446 %store_ln379 = store i12 %fixed_temp_V_6_3, i12 %fixed_temp_V_6_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:447 %store_ln379 = store i12 %fixed_temp_V_5_3, i12 %fixed_temp_V_5_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:448 %store_ln379 = store i12 %fixed_temp_V_4_3, i12 %fixed_temp_V_4_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:449 %store_ln379 = store i12 %fixed_temp_V_3_3, i12 %fixed_temp_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:450 %store_ln379 = store i12 %fixed_temp_V_2_3, i12 %fixed_temp_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:451 %store_ln379 = store i12 %fixed_temp_V_1_3, i12 %fixed_temp_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:452 %store_ln379 = store i12 %fixed_temp_V_0_3, i12 %fixed_temp_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:16 %fixed_temp_V_16_2_load_1 = load i12 %fixed_temp_V_16_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_16_2_load_1"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:17 %fixed_temp_V_17_2_load_1 = load i12 %fixed_temp_V_17_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_17_2_load_1"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:18 %fixed_temp_V_18_2_load_1 = load i12 %fixed_temp_V_18_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_18_2_load_1"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:19 %fixed_temp_V_19_2_load_1 = load i12 %fixed_temp_V_19_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_19_2_load_1"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:20 %fixed_temp_V_20_2_load_1 = load i12 %fixed_temp_V_20_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_20_2_load_1"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:21 %fixed_temp_V_21_2_load_1 = load i12 %fixed_temp_V_21_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_21_2_load_1"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:22 %fixed_temp_V_22_2_load_1 = load i12 %fixed_temp_V_22_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_22_2_load_1"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:23 %fixed_temp_V_23_2_load_1 = load i12 %fixed_temp_V_23_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_23_2_load_1"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:24 %fixed_temp_V_24_2_load_1 = load i12 %fixed_temp_V_24_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_24_2_load_1"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:25 %fixed_temp_V_25_2_load_1 = load i12 %fixed_temp_V_25_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_25_2_load_1"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:26 %fixed_temp_V_26_2_load_1 = load i12 %fixed_temp_V_26_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_26_2_load_1"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:27 %fixed_temp_V_27_2_load_1 = load i12 %fixed_temp_V_27_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_27_2_load_1"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:28 %fixed_temp_V_28_2_load_1 = load i12 %fixed_temp_V_28_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_28_2_load_1"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:29 %fixed_temp_V_29_2_load_1 = load i12 %fixed_temp_V_29_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_29_2_load_1"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:30 %fixed_temp_V_30_2_load_1 = load i12 %fixed_temp_V_30_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_30_2_load_1"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:31 %fixed_temp_V_31_2_load_1 = load i12 %fixed_temp_V_31_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_31_2_load_1"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:164 %or_ln840_31 = or i11 %tmp_s, i11 32

]]></Node>
<StgValue><ssdm name="or_ln840_31"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:165 %zext_ln840_47 = zext i11 %or_ln840_31

]]></Node>
<StgValue><ssdm name="zext_ln840_47"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:166 %fixed_buffer_V_addr_95 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_47

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_95"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:167 %or_ln840_32 = or i11 %tmp_s, i11 33

]]></Node>
<StgValue><ssdm name="or_ln840_32"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:168 %zext_ln840_48 = zext i11 %or_ln840_32

]]></Node>
<StgValue><ssdm name="zext_ln840_48"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:169 %fixed_buffer_V_addr_96 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_48

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_96"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:170 %or_ln840_33 = or i11 %tmp_s, i11 34

]]></Node>
<StgValue><ssdm name="or_ln840_33"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:171 %zext_ln840_49 = zext i11 %or_ln840_33

]]></Node>
<StgValue><ssdm name="zext_ln840_49"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:172 %fixed_buffer_V_addr_97 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_49

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_97"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:173 %or_ln840_34 = or i11 %tmp_s, i11 35

]]></Node>
<StgValue><ssdm name="or_ln840_34"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:174 %zext_ln840_50 = zext i11 %or_ln840_34

]]></Node>
<StgValue><ssdm name="zext_ln840_50"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:175 %fixed_buffer_V_addr_98 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_50

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_98"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:176 %or_ln840_35 = or i11 %tmp_s, i11 36

]]></Node>
<StgValue><ssdm name="or_ln840_35"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:177 %zext_ln840_51 = zext i11 %or_ln840_35

]]></Node>
<StgValue><ssdm name="zext_ln840_51"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:178 %fixed_buffer_V_addr_99 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_51

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_99"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:179 %or_ln840_36 = or i11 %tmp_s, i11 37

]]></Node>
<StgValue><ssdm name="or_ln840_36"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:180 %zext_ln840_52 = zext i11 %or_ln840_36

]]></Node>
<StgValue><ssdm name="zext_ln840_52"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:181 %fixed_buffer_V_addr_100 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_52

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_100"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:182 %or_ln840_37 = or i11 %tmp_s, i11 38

]]></Node>
<StgValue><ssdm name="or_ln840_37"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:183 %zext_ln840_53 = zext i11 %or_ln840_37

]]></Node>
<StgValue><ssdm name="zext_ln840_53"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:184 %fixed_buffer_V_addr_101 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_53

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_101"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:185 %or_ln840_38 = or i11 %tmp_s, i11 39

]]></Node>
<StgValue><ssdm name="or_ln840_38"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:186 %zext_ln840_54 = zext i11 %or_ln840_38

]]></Node>
<StgValue><ssdm name="zext_ln840_54"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:187 %fixed_buffer_V_addr_102 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_54

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_102"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:188 %or_ln840_39 = or i11 %tmp_s, i11 40

]]></Node>
<StgValue><ssdm name="or_ln840_39"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:189 %zext_ln840_55 = zext i11 %or_ln840_39

]]></Node>
<StgValue><ssdm name="zext_ln840_55"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:190 %fixed_buffer_V_addr_103 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_55

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_103"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:191 %or_ln840_40 = or i11 %tmp_s, i11 41

]]></Node>
<StgValue><ssdm name="or_ln840_40"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:192 %zext_ln840_56 = zext i11 %or_ln840_40

]]></Node>
<StgValue><ssdm name="zext_ln840_56"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:193 %fixed_buffer_V_addr_104 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_56

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_104"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:194 %or_ln840_41 = or i11 %tmp_s, i11 42

]]></Node>
<StgValue><ssdm name="or_ln840_41"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:195 %zext_ln840_57 = zext i11 %or_ln840_41

]]></Node>
<StgValue><ssdm name="zext_ln840_57"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:196 %fixed_buffer_V_addr_105 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_57

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_105"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:197 %or_ln840_42 = or i11 %tmp_s, i11 43

]]></Node>
<StgValue><ssdm name="or_ln840_42"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:198 %zext_ln840_58 = zext i11 %or_ln840_42

]]></Node>
<StgValue><ssdm name="zext_ln840_58"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:199 %fixed_buffer_V_addr_106 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_58

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_106"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:200 %or_ln840_43 = or i11 %tmp_s, i11 44

]]></Node>
<StgValue><ssdm name="or_ln840_43"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:201 %zext_ln840_59 = zext i11 %or_ln840_43

]]></Node>
<StgValue><ssdm name="zext_ln840_59"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:202 %fixed_buffer_V_addr_107 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_59

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_107"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:203 %or_ln840_44 = or i11 %tmp_s, i11 45

]]></Node>
<StgValue><ssdm name="or_ln840_44"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:204 %zext_ln840_60 = zext i11 %or_ln840_44

]]></Node>
<StgValue><ssdm name="zext_ln840_60"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:205 %fixed_buffer_V_addr_108 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_60

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_108"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:206 %or_ln840_45 = or i11 %tmp_s, i11 46

]]></Node>
<StgValue><ssdm name="or_ln840_45"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:207 %zext_ln840_61 = zext i11 %or_ln840_45

]]></Node>
<StgValue><ssdm name="zext_ln840_61"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:208 %fixed_buffer_V_addr_109 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_61

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_109"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:209 %or_ln840_46 = or i11 %tmp_s, i11 47

]]></Node>
<StgValue><ssdm name="or_ln840_46"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:210 %zext_ln840_62 = zext i11 %or_ln840_46

]]></Node>
<StgValue><ssdm name="zext_ln840_62"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:211 %fixed_buffer_V_addr_110 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_62

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_110"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:292 %fixed_buffer_V_load_79 = load i11 %fixed_buffer_V_addr_79

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_79"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:293 %fixed_temp_V_16_3 = add i12 %fixed_buffer_V_load_79, i12 %fixed_temp_V_16_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_16_3"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:294 %fixed_buffer_V_load_80 = load i11 %fixed_buffer_V_addr_80

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_80"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:295 %fixed_temp_V_17_3 = add i12 %fixed_buffer_V_load_80, i12 %fixed_temp_V_17_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_17_3"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:296 %fixed_buffer_V_load_81 = load i11 %fixed_buffer_V_addr_81

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_81"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:297 %fixed_temp_V_18_3 = add i12 %fixed_buffer_V_load_81, i12 %fixed_temp_V_18_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_18_3"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:298 %fixed_buffer_V_load_82 = load i11 %fixed_buffer_V_addr_82

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_82"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:299 %fixed_temp_V_19_3 = add i12 %fixed_buffer_V_load_82, i12 %fixed_temp_V_19_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_19_3"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:300 %fixed_buffer_V_load_83 = load i11 %fixed_buffer_V_addr_83

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_83"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:301 %fixed_temp_V_20_3 = add i12 %fixed_buffer_V_load_83, i12 %fixed_temp_V_20_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_20_3"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:302 %fixed_buffer_V_load_84 = load i11 %fixed_buffer_V_addr_84

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_84"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:303 %fixed_temp_V_21_3 = add i12 %fixed_buffer_V_load_84, i12 %fixed_temp_V_21_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_21_3"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:304 %fixed_buffer_V_load_85 = load i11 %fixed_buffer_V_addr_85

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_85"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:305 %fixed_temp_V_22_3 = add i12 %fixed_buffer_V_load_85, i12 %fixed_temp_V_22_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_22_3"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:306 %fixed_buffer_V_load_86 = load i11 %fixed_buffer_V_addr_86

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_86"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:307 %fixed_temp_V_23_3 = add i12 %fixed_buffer_V_load_86, i12 %fixed_temp_V_23_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_23_3"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:308 %fixed_buffer_V_load_87 = load i11 %fixed_buffer_V_addr_87

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_87"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:309 %fixed_temp_V_24_3 = add i12 %fixed_buffer_V_load_87, i12 %fixed_temp_V_24_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_24_3"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:310 %fixed_buffer_V_load_88 = load i11 %fixed_buffer_V_addr_88

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_88"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:311 %fixed_temp_V_25_3 = add i12 %fixed_buffer_V_load_88, i12 %fixed_temp_V_25_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_25_3"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:312 %fixed_buffer_V_load_89 = load i11 %fixed_buffer_V_addr_89

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_89"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:313 %fixed_temp_V_26_3 = add i12 %fixed_buffer_V_load_89, i12 %fixed_temp_V_26_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_26_3"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:314 %fixed_buffer_V_load_90 = load i11 %fixed_buffer_V_addr_90

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_90"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:315 %fixed_temp_V_27_3 = add i12 %fixed_buffer_V_load_90, i12 %fixed_temp_V_27_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_27_3"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:316 %fixed_buffer_V_load_91 = load i11 %fixed_buffer_V_addr_91

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_91"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:317 %fixed_temp_V_28_3 = add i12 %fixed_buffer_V_load_91, i12 %fixed_temp_V_28_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_28_3"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:318 %fixed_buffer_V_load_92 = load i11 %fixed_buffer_V_addr_92

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_92"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:319 %fixed_temp_V_29_3 = add i12 %fixed_buffer_V_load_92, i12 %fixed_temp_V_29_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_29_3"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:320 %fixed_buffer_V_load_93 = load i11 %fixed_buffer_V_addr_93

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_93"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:321 %fixed_temp_V_30_3 = add i12 %fixed_buffer_V_load_93, i12 %fixed_temp_V_30_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_30_3"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:322 %fixed_buffer_V_load_94 = load i11 %fixed_buffer_V_addr_94

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_94"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:323 %fixed_temp_V_31_3 = add i12 %fixed_buffer_V_load_94, i12 %fixed_temp_V_31_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_31_3"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:324 %fixed_buffer_V_load_95 = load i11 %fixed_buffer_V_addr_95

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_95"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:326 %fixed_buffer_V_load_96 = load i11 %fixed_buffer_V_addr_96

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_96"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:328 %fixed_buffer_V_load_97 = load i11 %fixed_buffer_V_addr_97

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_97"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:330 %fixed_buffer_V_load_98 = load i11 %fixed_buffer_V_addr_98

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_98"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:332 %fixed_buffer_V_load_99 = load i11 %fixed_buffer_V_addr_99

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_99"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:334 %fixed_buffer_V_load_100 = load i11 %fixed_buffer_V_addr_100

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_100"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:336 %fixed_buffer_V_load_101 = load i11 %fixed_buffer_V_addr_101

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_101"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:338 %fixed_buffer_V_load_102 = load i11 %fixed_buffer_V_addr_102

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_102"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:340 %fixed_buffer_V_load_103 = load i11 %fixed_buffer_V_addr_103

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_103"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:342 %fixed_buffer_V_load_104 = load i11 %fixed_buffer_V_addr_104

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_104"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:344 %fixed_buffer_V_load_105 = load i11 %fixed_buffer_V_addr_105

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_105"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:346 %fixed_buffer_V_load_106 = load i11 %fixed_buffer_V_addr_106

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_106"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:348 %fixed_buffer_V_load_107 = load i11 %fixed_buffer_V_addr_107

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_107"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:350 %fixed_buffer_V_load_108 = load i11 %fixed_buffer_V_addr_108

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_108"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:352 %fixed_buffer_V_load_109 = load i11 %fixed_buffer_V_addr_109

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_109"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:354 %fixed_buffer_V_load_110 = load i11 %fixed_buffer_V_addr_110

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_110"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:421 %store_ln379 = store i12 %fixed_temp_V_31_3, i12 %fixed_temp_V_31_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:422 %store_ln379 = store i12 %fixed_temp_V_30_3, i12 %fixed_temp_V_30_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:423 %store_ln379 = store i12 %fixed_temp_V_29_3, i12 %fixed_temp_V_29_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:424 %store_ln379 = store i12 %fixed_temp_V_28_3, i12 %fixed_temp_V_28_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:425 %store_ln379 = store i12 %fixed_temp_V_27_3, i12 %fixed_temp_V_27_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:426 %store_ln379 = store i12 %fixed_temp_V_26_3, i12 %fixed_temp_V_26_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:427 %store_ln379 = store i12 %fixed_temp_V_25_3, i12 %fixed_temp_V_25_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:428 %store_ln379 = store i12 %fixed_temp_V_24_3, i12 %fixed_temp_V_24_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:429 %store_ln379 = store i12 %fixed_temp_V_23_3, i12 %fixed_temp_V_23_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:430 %store_ln379 = store i12 %fixed_temp_V_22_3, i12 %fixed_temp_V_22_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:431 %store_ln379 = store i12 %fixed_temp_V_21_3, i12 %fixed_temp_V_21_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:432 %store_ln379 = store i12 %fixed_temp_V_20_3, i12 %fixed_temp_V_20_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:433 %store_ln379 = store i12 %fixed_temp_V_19_3, i12 %fixed_temp_V_19_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:434 %store_ln379 = store i12 %fixed_temp_V_18_3, i12 %fixed_temp_V_18_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:435 %store_ln379 = store i12 %fixed_temp_V_17_3, i12 %fixed_temp_V_17_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:436 %store_ln379 = store i12 %fixed_temp_V_16_3, i12 %fixed_temp_V_16_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:32 %fixed_temp_V_32_2_load_1 = load i12 %fixed_temp_V_32_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_32_2_load_1"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:33 %fixed_temp_V_33_2_load_1 = load i12 %fixed_temp_V_33_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_33_2_load_1"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:34 %fixed_temp_V_34_2_load_1 = load i12 %fixed_temp_V_34_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_34_2_load_1"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:35 %fixed_temp_V_35_2_load_1 = load i12 %fixed_temp_V_35_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_35_2_load_1"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:36 %fixed_temp_V_36_2_load_1 = load i12 %fixed_temp_V_36_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_36_2_load_1"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:37 %fixed_temp_V_37_2_load_1 = load i12 %fixed_temp_V_37_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_37_2_load_1"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:38 %fixed_temp_V_38_2_load_1 = load i12 %fixed_temp_V_38_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_38_2_load_1"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:39 %fixed_temp_V_39_2_load_1 = load i12 %fixed_temp_V_39_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_39_2_load_1"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:40 %fixed_temp_V_40_2_load_1 = load i12 %fixed_temp_V_40_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_40_2_load_1"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:41 %fixed_temp_V_41_2_load_1 = load i12 %fixed_temp_V_41_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_41_2_load_1"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:42 %fixed_temp_V_42_2_load_1 = load i12 %fixed_temp_V_42_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_42_2_load_1"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:43 %fixed_temp_V_43_2_load_1 = load i12 %fixed_temp_V_43_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_43_2_load_1"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:44 %fixed_temp_V_44_2_load_1 = load i12 %fixed_temp_V_44_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_44_2_load_1"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:45 %fixed_temp_V_45_2_load_1 = load i12 %fixed_temp_V_45_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_45_2_load_1"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:46 %fixed_temp_V_46_2_load_1 = load i12 %fixed_temp_V_46_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_46_2_load_1"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:47 %fixed_temp_V_47_2_load_1 = load i12 %fixed_temp_V_47_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_47_2_load_1"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:212 %or_ln840_47 = or i11 %tmp_s, i11 48

]]></Node>
<StgValue><ssdm name="or_ln840_47"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:213 %zext_ln840_63 = zext i11 %or_ln840_47

]]></Node>
<StgValue><ssdm name="zext_ln840_63"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:214 %fixed_buffer_V_addr_111 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_63

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_111"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:215 %or_ln840_48 = or i11 %tmp_s, i11 49

]]></Node>
<StgValue><ssdm name="or_ln840_48"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:216 %zext_ln840_64 = zext i11 %or_ln840_48

]]></Node>
<StgValue><ssdm name="zext_ln840_64"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:217 %fixed_buffer_V_addr_112 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_64

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_112"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:218 %or_ln840_49 = or i11 %tmp_s, i11 50

]]></Node>
<StgValue><ssdm name="or_ln840_49"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:219 %zext_ln840_65 = zext i11 %or_ln840_49

]]></Node>
<StgValue><ssdm name="zext_ln840_65"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:220 %fixed_buffer_V_addr_113 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_65

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_113"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:221 %or_ln840_50 = or i11 %tmp_s, i11 51

]]></Node>
<StgValue><ssdm name="or_ln840_50"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:222 %zext_ln840_66 = zext i11 %or_ln840_50

]]></Node>
<StgValue><ssdm name="zext_ln840_66"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:223 %fixed_buffer_V_addr_114 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_66

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_114"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:224 %or_ln840_51 = or i11 %tmp_s, i11 52

]]></Node>
<StgValue><ssdm name="or_ln840_51"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:225 %zext_ln840_67 = zext i11 %or_ln840_51

]]></Node>
<StgValue><ssdm name="zext_ln840_67"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:226 %fixed_buffer_V_addr_115 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_67

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_115"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:227 %or_ln840_52 = or i11 %tmp_s, i11 53

]]></Node>
<StgValue><ssdm name="or_ln840_52"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:228 %zext_ln840_68 = zext i11 %or_ln840_52

]]></Node>
<StgValue><ssdm name="zext_ln840_68"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:229 %fixed_buffer_V_addr_116 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_68

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_116"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:230 %or_ln840_53 = or i11 %tmp_s, i11 54

]]></Node>
<StgValue><ssdm name="or_ln840_53"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:231 %zext_ln840_69 = zext i11 %or_ln840_53

]]></Node>
<StgValue><ssdm name="zext_ln840_69"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:232 %fixed_buffer_V_addr_117 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_69

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_117"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:233 %or_ln840_54 = or i11 %tmp_s, i11 55

]]></Node>
<StgValue><ssdm name="or_ln840_54"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:234 %zext_ln840_70 = zext i11 %or_ln840_54

]]></Node>
<StgValue><ssdm name="zext_ln840_70"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:235 %fixed_buffer_V_addr_118 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_70

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_118"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:236 %or_ln840_55 = or i11 %tmp_s, i11 56

]]></Node>
<StgValue><ssdm name="or_ln840_55"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:237 %zext_ln840_71 = zext i11 %or_ln840_55

]]></Node>
<StgValue><ssdm name="zext_ln840_71"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:238 %fixed_buffer_V_addr_119 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_71

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_119"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:239 %or_ln840_56 = or i11 %tmp_s, i11 57

]]></Node>
<StgValue><ssdm name="or_ln840_56"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:240 %zext_ln840_72 = zext i11 %or_ln840_56

]]></Node>
<StgValue><ssdm name="zext_ln840_72"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:241 %fixed_buffer_V_addr_120 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_72

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_120"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:242 %or_ln840_57 = or i11 %tmp_s, i11 58

]]></Node>
<StgValue><ssdm name="or_ln840_57"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:243 %zext_ln840_73 = zext i11 %or_ln840_57

]]></Node>
<StgValue><ssdm name="zext_ln840_73"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:244 %fixed_buffer_V_addr_121 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_73

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_121"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:245 %or_ln840_58 = or i11 %tmp_s, i11 59

]]></Node>
<StgValue><ssdm name="or_ln840_58"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:246 %zext_ln840_74 = zext i11 %or_ln840_58

]]></Node>
<StgValue><ssdm name="zext_ln840_74"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:247 %fixed_buffer_V_addr_122 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_74

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_122"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:248 %or_ln840_59 = or i11 %tmp_s, i11 60

]]></Node>
<StgValue><ssdm name="or_ln840_59"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:249 %zext_ln840_75 = zext i11 %or_ln840_59

]]></Node>
<StgValue><ssdm name="zext_ln840_75"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:250 %fixed_buffer_V_addr_123 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_75

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_123"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:251 %or_ln840_60 = or i11 %tmp_s, i11 61

]]></Node>
<StgValue><ssdm name="or_ln840_60"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:252 %zext_ln840_76 = zext i11 %or_ln840_60

]]></Node>
<StgValue><ssdm name="zext_ln840_76"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:253 %fixed_buffer_V_addr_124 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_76

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_124"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:254 %or_ln840_61 = or i11 %tmp_s, i11 62

]]></Node>
<StgValue><ssdm name="or_ln840_61"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:255 %zext_ln840_77 = zext i11 %or_ln840_61

]]></Node>
<StgValue><ssdm name="zext_ln840_77"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:256 %fixed_buffer_V_addr_125 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_77

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_125"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_381_14:257 %or_ln840_62 = or i11 %tmp_s, i11 63

]]></Node>
<StgValue><ssdm name="or_ln840_62"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:258 %zext_ln840_78 = zext i11 %or_ln840_62

]]></Node>
<StgValue><ssdm name="zext_ln840_78"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_381_14:259 %fixed_buffer_V_addr_126 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_78

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_126"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:324 %fixed_buffer_V_load_95 = load i11 %fixed_buffer_V_addr_95

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_95"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:325 %fixed_temp_V_32_3 = add i12 %fixed_buffer_V_load_95, i12 %fixed_temp_V_32_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_32_3"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:326 %fixed_buffer_V_load_96 = load i11 %fixed_buffer_V_addr_96

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_96"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:327 %fixed_temp_V_33_3 = add i12 %fixed_buffer_V_load_96, i12 %fixed_temp_V_33_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_33_3"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:328 %fixed_buffer_V_load_97 = load i11 %fixed_buffer_V_addr_97

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_97"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:329 %fixed_temp_V_34_3 = add i12 %fixed_buffer_V_load_97, i12 %fixed_temp_V_34_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_34_3"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:330 %fixed_buffer_V_load_98 = load i11 %fixed_buffer_V_addr_98

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_98"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:331 %fixed_temp_V_35_3 = add i12 %fixed_buffer_V_load_98, i12 %fixed_temp_V_35_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_35_3"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:332 %fixed_buffer_V_load_99 = load i11 %fixed_buffer_V_addr_99

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_99"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:333 %fixed_temp_V_36_3 = add i12 %fixed_buffer_V_load_99, i12 %fixed_temp_V_36_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_36_3"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:334 %fixed_buffer_V_load_100 = load i11 %fixed_buffer_V_addr_100

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_100"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:335 %fixed_temp_V_37_3 = add i12 %fixed_buffer_V_load_100, i12 %fixed_temp_V_37_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_37_3"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:336 %fixed_buffer_V_load_101 = load i11 %fixed_buffer_V_addr_101

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_101"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:337 %fixed_temp_V_38_3 = add i12 %fixed_buffer_V_load_101, i12 %fixed_temp_V_38_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_38_3"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:338 %fixed_buffer_V_load_102 = load i11 %fixed_buffer_V_addr_102

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_102"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:339 %fixed_temp_V_39_3 = add i12 %fixed_buffer_V_load_102, i12 %fixed_temp_V_39_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_39_3"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:340 %fixed_buffer_V_load_103 = load i11 %fixed_buffer_V_addr_103

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_103"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:341 %fixed_temp_V_40_3 = add i12 %fixed_buffer_V_load_103, i12 %fixed_temp_V_40_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_40_3"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:342 %fixed_buffer_V_load_104 = load i11 %fixed_buffer_V_addr_104

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_104"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:343 %fixed_temp_V_41_3 = add i12 %fixed_buffer_V_load_104, i12 %fixed_temp_V_41_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_41_3"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:344 %fixed_buffer_V_load_105 = load i11 %fixed_buffer_V_addr_105

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_105"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:345 %fixed_temp_V_42_3 = add i12 %fixed_buffer_V_load_105, i12 %fixed_temp_V_42_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_42_3"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:346 %fixed_buffer_V_load_106 = load i11 %fixed_buffer_V_addr_106

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_106"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:347 %fixed_temp_V_43_3 = add i12 %fixed_buffer_V_load_106, i12 %fixed_temp_V_43_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_43_3"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:348 %fixed_buffer_V_load_107 = load i11 %fixed_buffer_V_addr_107

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_107"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:349 %fixed_temp_V_44_3 = add i12 %fixed_buffer_V_load_107, i12 %fixed_temp_V_44_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_44_3"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:350 %fixed_buffer_V_load_108 = load i11 %fixed_buffer_V_addr_108

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_108"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:351 %fixed_temp_V_45_3 = add i12 %fixed_buffer_V_load_108, i12 %fixed_temp_V_45_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_45_3"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:352 %fixed_buffer_V_load_109 = load i11 %fixed_buffer_V_addr_109

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_109"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:353 %fixed_temp_V_46_3 = add i12 %fixed_buffer_V_load_109, i12 %fixed_temp_V_46_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_46_3"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:354 %fixed_buffer_V_load_110 = load i11 %fixed_buffer_V_addr_110

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_110"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:355 %fixed_temp_V_47_3 = add i12 %fixed_buffer_V_load_110, i12 %fixed_temp_V_47_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_47_3"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:356 %fixed_buffer_V_load_111 = load i11 %fixed_buffer_V_addr_111

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_111"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:358 %fixed_buffer_V_load_112 = load i11 %fixed_buffer_V_addr_112

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_112"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:360 %fixed_buffer_V_load_113 = load i11 %fixed_buffer_V_addr_113

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_113"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:362 %fixed_buffer_V_load_114 = load i11 %fixed_buffer_V_addr_114

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_114"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:364 %fixed_buffer_V_load_115 = load i11 %fixed_buffer_V_addr_115

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_115"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:366 %fixed_buffer_V_load_116 = load i11 %fixed_buffer_V_addr_116

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_116"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:368 %fixed_buffer_V_load_117 = load i11 %fixed_buffer_V_addr_117

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_117"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:370 %fixed_buffer_V_load_118 = load i11 %fixed_buffer_V_addr_118

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_118"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:372 %fixed_buffer_V_load_119 = load i11 %fixed_buffer_V_addr_119

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_119"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:374 %fixed_buffer_V_load_120 = load i11 %fixed_buffer_V_addr_120

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_120"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:376 %fixed_buffer_V_load_121 = load i11 %fixed_buffer_V_addr_121

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_121"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:378 %fixed_buffer_V_load_122 = load i11 %fixed_buffer_V_addr_122

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_122"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:380 %fixed_buffer_V_load_123 = load i11 %fixed_buffer_V_addr_123

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_123"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:382 %fixed_buffer_V_load_124 = load i11 %fixed_buffer_V_addr_124

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_124"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:384 %fixed_buffer_V_load_125 = load i11 %fixed_buffer_V_addr_125

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_125"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:386 %fixed_buffer_V_load_126 = load i11 %fixed_buffer_V_addr_126

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_126"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:405 %store_ln379 = store i12 %fixed_temp_V_47_3, i12 %fixed_temp_V_47_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:406 %store_ln379 = store i12 %fixed_temp_V_46_3, i12 %fixed_temp_V_46_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:407 %store_ln379 = store i12 %fixed_temp_V_45_3, i12 %fixed_temp_V_45_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:408 %store_ln379 = store i12 %fixed_temp_V_44_3, i12 %fixed_temp_V_44_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:409 %store_ln379 = store i12 %fixed_temp_V_43_3, i12 %fixed_temp_V_43_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:410 %store_ln379 = store i12 %fixed_temp_V_42_3, i12 %fixed_temp_V_42_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:411 %store_ln379 = store i12 %fixed_temp_V_41_3, i12 %fixed_temp_V_41_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:412 %store_ln379 = store i12 %fixed_temp_V_40_3, i12 %fixed_temp_V_40_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:413 %store_ln379 = store i12 %fixed_temp_V_39_3, i12 %fixed_temp_V_39_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:414 %store_ln379 = store i12 %fixed_temp_V_38_3, i12 %fixed_temp_V_38_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:415 %store_ln379 = store i12 %fixed_temp_V_37_3, i12 %fixed_temp_V_37_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:416 %store_ln379 = store i12 %fixed_temp_V_36_3, i12 %fixed_temp_V_36_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:417 %store_ln379 = store i12 %fixed_temp_V_35_3, i12 %fixed_temp_V_35_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:418 %store_ln379 = store i12 %fixed_temp_V_34_3, i12 %fixed_temp_V_34_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:419 %store_ln379 = store i12 %fixed_temp_V_33_3, i12 %fixed_temp_V_33_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:420 %store_ln379 = store i12 %fixed_temp_V_32_3, i12 %fixed_temp_V_32_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:48 %fixed_temp_V_48_2_load_1 = load i12 %fixed_temp_V_48_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_48_2_load_1"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:49 %fixed_temp_V_49_2_load_1 = load i12 %fixed_temp_V_49_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_49_2_load_1"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:50 %fixed_temp_V_50_2_load_1 = load i12 %fixed_temp_V_50_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_50_2_load_1"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:51 %fixed_temp_V_51_2_load_1 = load i12 %fixed_temp_V_51_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_51_2_load_1"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:52 %fixed_temp_V_52_2_load_1 = load i12 %fixed_temp_V_52_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_52_2_load_1"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:53 %fixed_temp_V_53_2_load_1 = load i12 %fixed_temp_V_53_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_53_2_load_1"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:54 %fixed_temp_V_54_2_load_1 = load i12 %fixed_temp_V_54_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_54_2_load_1"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:55 %fixed_temp_V_55_2_load_1 = load i12 %fixed_temp_V_55_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_55_2_load_1"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:56 %fixed_temp_V_56_2_load_1 = load i12 %fixed_temp_V_56_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_56_2_load_1"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:57 %fixed_temp_V_57_2_load_1 = load i12 %fixed_temp_V_57_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_57_2_load_1"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:58 %fixed_temp_V_58_2_load_1 = load i12 %fixed_temp_V_58_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_58_2_load_1"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:59 %fixed_temp_V_59_2_load_1 = load i12 %fixed_temp_V_59_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_59_2_load_1"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:60 %fixed_temp_V_60_2_load_1 = load i12 %fixed_temp_V_60_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_60_2_load_1"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:61 %fixed_temp_V_61_2_load_1 = load i12 %fixed_temp_V_61_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_61_2_load_1"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:62 %fixed_temp_V_62_2_load_1 = load i12 %fixed_temp_V_62_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_62_2_load_1"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:63 %fixed_temp_V_63_2_load_1 = load i12 %fixed_temp_V_63_2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_63_2_load_1"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_381_14:64 %speclooptripcount_ln380 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 512, i64 272

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln380"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_381_14:65 %specloopname_ln381 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln381"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:356 %fixed_buffer_V_load_111 = load i11 %fixed_buffer_V_addr_111

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_111"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:357 %fixed_temp_V_48_3 = add i12 %fixed_buffer_V_load_111, i12 %fixed_temp_V_48_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_48_3"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:358 %fixed_buffer_V_load_112 = load i11 %fixed_buffer_V_addr_112

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_112"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:359 %fixed_temp_V_49_3 = add i12 %fixed_buffer_V_load_112, i12 %fixed_temp_V_49_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_49_3"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:360 %fixed_buffer_V_load_113 = load i11 %fixed_buffer_V_addr_113

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_113"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:361 %fixed_temp_V_50_3 = add i12 %fixed_buffer_V_load_113, i12 %fixed_temp_V_50_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_50_3"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:362 %fixed_buffer_V_load_114 = load i11 %fixed_buffer_V_addr_114

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_114"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:363 %fixed_temp_V_51_3 = add i12 %fixed_buffer_V_load_114, i12 %fixed_temp_V_51_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_51_3"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:364 %fixed_buffer_V_load_115 = load i11 %fixed_buffer_V_addr_115

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_115"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:365 %fixed_temp_V_52_3 = add i12 %fixed_buffer_V_load_115, i12 %fixed_temp_V_52_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_52_3"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:366 %fixed_buffer_V_load_116 = load i11 %fixed_buffer_V_addr_116

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_116"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:367 %fixed_temp_V_53_3 = add i12 %fixed_buffer_V_load_116, i12 %fixed_temp_V_53_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_53_3"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:368 %fixed_buffer_V_load_117 = load i11 %fixed_buffer_V_addr_117

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_117"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:369 %fixed_temp_V_54_3 = add i12 %fixed_buffer_V_load_117, i12 %fixed_temp_V_54_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_54_3"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:370 %fixed_buffer_V_load_118 = load i11 %fixed_buffer_V_addr_118

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_118"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:371 %fixed_temp_V_55_3 = add i12 %fixed_buffer_V_load_118, i12 %fixed_temp_V_55_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_55_3"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:372 %fixed_buffer_V_load_119 = load i11 %fixed_buffer_V_addr_119

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_119"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:373 %fixed_temp_V_56_3 = add i12 %fixed_buffer_V_load_119, i12 %fixed_temp_V_56_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_56_3"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:374 %fixed_buffer_V_load_120 = load i11 %fixed_buffer_V_addr_120

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_120"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:375 %fixed_temp_V_57_3 = add i12 %fixed_buffer_V_load_120, i12 %fixed_temp_V_57_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_57_3"/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:376 %fixed_buffer_V_load_121 = load i11 %fixed_buffer_V_addr_121

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_121"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:377 %fixed_temp_V_58_3 = add i12 %fixed_buffer_V_load_121, i12 %fixed_temp_V_58_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_58_3"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:378 %fixed_buffer_V_load_122 = load i11 %fixed_buffer_V_addr_122

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_122"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:379 %fixed_temp_V_59_3 = add i12 %fixed_buffer_V_load_122, i12 %fixed_temp_V_59_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_59_3"/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:380 %fixed_buffer_V_load_123 = load i11 %fixed_buffer_V_addr_123

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_123"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:381 %fixed_temp_V_60_3 = add i12 %fixed_buffer_V_load_123, i12 %fixed_temp_V_60_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_60_3"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:382 %fixed_buffer_V_load_124 = load i11 %fixed_buffer_V_addr_124

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_124"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:383 %fixed_temp_V_61_3 = add i12 %fixed_buffer_V_load_124, i12 %fixed_temp_V_61_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_61_3"/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:384 %fixed_buffer_V_load_125 = load i11 %fixed_buffer_V_addr_125

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_125"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:385 %fixed_temp_V_62_3 = add i12 %fixed_buffer_V_load_125, i12 %fixed_temp_V_62_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_62_3"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_381_14:386 %fixed_buffer_V_load_126 = load i11 %fixed_buffer_V_addr_126

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_126"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_381_14:387 %fixed_temp_V_63_3 = add i12 %fixed_buffer_V_load_126, i12 %fixed_temp_V_63_2_load_1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_63_3"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:389 %store_ln379 = store i12 %fixed_temp_V_63_3, i12 %fixed_temp_V_63_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:390 %store_ln379 = store i12 %fixed_temp_V_62_3, i12 %fixed_temp_V_62_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:391 %store_ln379 = store i12 %fixed_temp_V_61_3, i12 %fixed_temp_V_61_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:392 %store_ln379 = store i12 %fixed_temp_V_60_3, i12 %fixed_temp_V_60_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:393 %store_ln379 = store i12 %fixed_temp_V_59_3, i12 %fixed_temp_V_59_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:394 %store_ln379 = store i12 %fixed_temp_V_58_3, i12 %fixed_temp_V_58_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:395 %store_ln379 = store i12 %fixed_temp_V_57_3, i12 %fixed_temp_V_57_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:396 %store_ln379 = store i12 %fixed_temp_V_56_3, i12 %fixed_temp_V_56_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:397 %store_ln379 = store i12 %fixed_temp_V_55_3, i12 %fixed_temp_V_55_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:398 %store_ln379 = store i12 %fixed_temp_V_54_3, i12 %fixed_temp_V_54_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:399 %store_ln379 = store i12 %fixed_temp_V_53_3, i12 %fixed_temp_V_53_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:400 %store_ln379 = store i12 %fixed_temp_V_52_3, i12 %fixed_temp_V_52_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:401 %store_ln379 = store i12 %fixed_temp_V_51_3, i12 %fixed_temp_V_51_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:402 %store_ln379 = store i12 %fixed_temp_V_50_3, i12 %fixed_temp_V_50_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:403 %store_ln379 = store i12 %fixed_temp_V_49_3, i12 %fixed_temp_V_49_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_381_14:404 %store_ln379 = store i12 %fixed_temp_V_48_3, i12 %fixed_temp_V_48_2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_381_14:454 %br_ln379 = br void %for.cond464

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
