INPUT  masterreset 	 location (0, 11, 1) 	 K3 	 
OUTPUT led4 	 location (11, 33, 0) 	 D6 	 
OUTPUT lcol3 	 location (16, 33, 1) 	 A6 	 
OUTPUT led5 	 location (17, 33, 0) 	 A7 	 
OUTPUT lcol2 	 location (27, 33, 0) 	 D10 	 
OUTPUT led6 	 location (14, 33, 1) 	 C7 	 
OUTPUT led2 	 location (25, 33, 0) 	 A10 	 
OUTPUT lcol1 	 location (30, 33, 1) 	 A12 	 
OUTPUT cpuclk 	 location (33, 24, 1) 	 C14 	 SB_LVCMOS
OUTPUT apureset 	 location (29, 33, 1) 	 C12 	 SB_LVCMOS
INPUT  reset 	 location (11, 33, 1) 	 C6 	 
INPUT  mclkreset 	 location (26, 33, 0) 	 A11 	 
OUTPUT led7 	 location (5, 33, 0) 	 A4 	 
OUTPUT led3 	 location (13, 33, 1) 	 D7 	 
OUTPUT lcol4 	 location (8, 33, 1) 	 C5 	 
OUTPUT cpureset 	 location (33, 27, 1) 	 D12 	 
INPUT  apusync 	 location (33, 23, 1) 	 D14 	 
INPUT  PACKAGEPIN 	 location (16, 0, 1) 	 P7 	 
OUTPUT led8 	 location (4, 33, 0) 	 C4 	 
OUTPUT led1 	 location (22, 33, 1) 	 C10 	 
OUTPUT apuclk 	 location (33, 28, 0) 	 B14 	 SB_LVCMOS
