verilog work "/home/vivi/development/fpga/test1/work/planAhead/test1/test1.srcs/sources_1/imports/verilog/instRom_3.v"
verilog work "/home/vivi/development/fpga/test1/work/planAhead/test1/test1.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "/home/vivi/development/fpga/test1/work/planAhead/test1/test1.srcs/sources_1/imports/verilog/cpu_2.v"
verilog work "/home/vivi/development/fpga/test1/work/planAhead/test1/test1.srcs/sources_1/imports/verilog/mojo_top_0.v"
