

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4'
================================================================
* Date:           Sun Oct 12 22:06:28 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  12484808|  12484808|  0.125 sec|  0.125 sec|  12484808|  12484808|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                                                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |                     Loop Name                     |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4  |  12484806|  12484806|        10|          3|          3|  4161600|       yes|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     468|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     137|    -|
|Register         |        -|     -|     461|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     461|     701|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_213_p2     |         +|   0|  0|  29|          22|           1|
    |add_ln11_fu_228_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln12_1_fu_401_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln12_fu_278_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln15_fu_389_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln18_1_fu_368_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln18_2_fu_379_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln18_fu_340_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln21_3_fu_468_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln21_4_fu_498_p2     |         +|   0|  0|  21|          21|          21|
    |sub_ln18_1_fu_362_p2     |         -|   0|  0|  22|          22|          22|
    |sub_ln18_fu_330_p2       |         -|   0|  0|  23|          16|          16|
    |sub_ln21_1_fu_489_p2     |         -|   0|  0|  21|          21|          21|
    |and_ln11_fu_272_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_207_p2      |      icmp|   0|  0|  29|          22|          16|
    |icmp_ln12_fu_234_p2      |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln15_1_fu_395_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln15_fu_266_p2      |      icmp|   0|  0|  15|           7|           8|
    |or_ln12_fu_284_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln11_1_fu_447_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln11_2_fu_248_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln11_fu_240_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln12_1_fu_453_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln12_2_fu_298_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln12_3_fu_407_p3  |    select|   0|  0|  15|           1|           1|
    |select_ln12_fu_290_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_fu_260_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 468|         268|         286|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_2_fu_78                       |   9|          2|   32|         64|
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_2_load       |   9|          2|   32|         64|
    |ic_fu_82                          |   9|          2|    7|         14|
    |indvar_flatten19_fu_90            |   9|          2|   15|         30|
    |indvar_flatten33_fu_98            |   9|          2|   22|         44|
    |x_fu_86                           |   9|          2|    8|         16|
    |y_fu_94                           |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 137|         30|  131|        264|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_2_fu_78                       |  32|   0|   32|          0|
    |acc_3_reg_630                     |  32|   0|   32|          0|
    |and_ln11_reg_581                  |   1|   0|    1|          0|
    |and_ln11_reg_581_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |conv2_weights_load_reg_610        |  32|   0|   32|          0|
    |feat1_load_reg_605                |  32|   0|   32|          0|
    |ic_fu_82                          |   7|   0|    7|          0|
    |icmp_ln11_reg_567                 |   1|   0|    1|          0|
    |icmp_ln11_reg_567_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln12_reg_571                 |   1|   0|    1|          0|
    |icmp_ln12_reg_571_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln15_1_reg_601               |   1|   0|    1|          0|
    |indvar_flatten19_fu_90            |  15|   0|   15|          0|
    |indvar_flatten33_fu_98            |  22|   0|   22|          0|
    |mul_i_reg_620                     |  32|   0|   32|          0|
    |select_ln11_2_reg_576             |   8|   0|    8|          0|
    |select_ln12_2_reg_586             |   8|   0|    8|          0|
    |sub_ln21_cast_reg_562             |  16|   0|   16|          0|
    |x_fu_86                           |   8|   0|    8|          0|
    |y_fu_94                           |   8|   0|    8|          0|
    |icmp_ln15_1_reg_601               |  64|  32|    1|          0|
    |select_ln11_2_reg_576             |  64|  32|    8|          0|
    |select_ln12_2_reg_586             |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 461|  96|  286|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|grp_fu_479_p_din0       |  out|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|grp_fu_479_p_din1       |  out|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|grp_fu_479_p_opcode     |  out|    2|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|grp_fu_479_p_dout0      |   in|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|grp_fu_479_p_ce         |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|grp_fu_483_p_din0       |  out|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|grp_fu_483_p_din1       |  out|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|grp_fu_483_p_dout0      |   in|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|grp_fu_483_p_ce         |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4|  return value|
|acc                     |   in|   32|     ap_none|                                                             acc|        scalar|
|sub_ln21                |   in|   15|     ap_none|                                                        sub_ln21|        scalar|
|zext_ln18               |   in|   11|     ap_none|                                                       zext_ln18|        scalar|
|conv2_weights_address0  |  out|   11|   ap_memory|                                                   conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|                                                   conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|                                                   conv2_weights|         array|
|feat1_address0          |  out|   22|   ap_memory|                                                           feat1|         array|
|feat1_ce0               |  out|    1|   ap_memory|                                                           feat1|         array|
|feat1_q0                |   in|   32|   ap_memory|                                                           feat1|         array|
|feat2_address0          |  out|   21|   ap_memory|                                                           feat2|         array|
|feat2_ce0               |  out|    1|   ap_memory|                                                           feat2|         array|
|feat2_we0               |  out|    1|   ap_memory|                                                           feat2|         array|
|feat2_d0                |  out|   32|   ap_memory|                                                           feat2|         array|
+------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

