{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-04-10 09:46:42.258367: I tensorflow/core/util/port.cc:111] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2025-04-10 09:46:42.282408: I tensorflow/tsl/cuda/cudart_stub.cc:28] Could not find cuda drivers on your machine, GPU will not be used.\n",
      "2025-04-10 09:46:42.403172: E tensorflow/compiler/xla/stream_executor/cuda/cuda_dnn.cc:9342] Unable to register cuDNN factory: Attempting to register factory for plugin cuDNN when one has already been registered\n",
      "2025-04-10 09:46:42.403203: E tensorflow/compiler/xla/stream_executor/cuda/cuda_fft.cc:609] Unable to register cuFFT factory: Attempting to register factory for plugin cuFFT when one has already been registered\n",
      "2025-04-10 09:46:42.403928: E tensorflow/compiler/xla/stream_executor/cuda/cuda_blas.cc:1518] Unable to register cuBLAS factory: Attempting to register factory for plugin cuBLAS when one has already been registered\n",
      "2025-04-10 09:46:42.469215: I tensorflow/tsl/cuda/cudart_stub.cc:28] Could not find cuda drivers on your machine, GPU will not be used.\n",
      "2025-04-10 09:46:42.470987: I tensorflow/core/platform/cpu_feature_guard.cc:182] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.\n",
      "To enable the following instructions: AVX2 AVX512F AVX512_VNNI AVX512_BF16 FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2025-04-10 09:46:43.158211: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Could not find TensorRT\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[0. 0. 0. 0. 0. 0. 0. 1. 0. 0.]\n",
      "(28, 28, 1)\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import numpy as np\n",
    "import tensorflow as tf\n",
    "from keras.datasets import mnist\n",
    "from keras.utils import to_categorical\n",
    "from sklearn.metrics import accuracy_score\n",
    "\n",
    "# ============================\n",
    "# 1. 数据预处理与保存\n",
    "# ============================\n",
    "def prepare_and_save_data():\n",
    "    # 载入 MNIST 数据集（已经分好训练集和测试集）\n",
    "    (X_train, y_train), (X_test, y_test) = mnist.load_data()\n",
    "\n",
    "    # 将像素值转换为浮点数并归一化到 [0, 1]\n",
    "    X_train = X_train.astype(\"float32\") / 255.0\n",
    "    X_test  = X_test.astype(\"float32\") / 255.0\n",
    "\n",
    "    # MNIST 原始数据 shape 为 (样本数, 28, 28)，扩展一个通道维度使其符合 CNN 输入格式 (28, 28, 1)\n",
    "    X_train = np.expand_dims(X_train, axis=-1)\n",
    "    X_test  = np.expand_dims(X_test, axis=-1)\n",
    "\n",
    "    # 对标签进行 one-hot 编码，类别数为 10\n",
    "    y_train = to_categorical(y_train, num_classes=10)\n",
    "    y_test  = to_categorical(y_test, num_classes=10)\n",
    "    \n",
    "    # 将预处理后的数据存储到 .npy 文件中\n",
    "    np.save(\"X_train.npy\", X_train)\n",
    "    np.save(\"y_train.npy\", y_train)\n",
    "    np.save(\"pynq-z2/X_test.npy\", X_test)\n",
    "    np.save(\"pynq-z2/y_test.npy\", y_test)\n",
    "    print(\"数据已保存到 .npy 文件中。\")\n",
    "\n",
    "# ============================\n",
    "# 2. 加载 .npy 数据文件\n",
    "# ============================\n",
    "def load_data_from_npy():\n",
    "    X_train = np.load(\"X_train.npy\")\n",
    "    y_train = np.load(\"y_train.npy\")\n",
    "    X_test = np.load(\"pynq-z2/X_test.npy\")\n",
    "    y_test = np.load(\"pynq-z2/y_test.npy\")\n",
    "    print(y_test[0])\n",
    "    return X_train, y_train, X_test, y_test\n",
    "\n",
    "# ============================\n",
    "# 主程序：准备数据、构建模型、训练与测试\n",
    "# ============================\n",
    "# 如果 .npy 文件不存在，则先生成并保存预处理数据\n",
    "if not (os.path.exists(\"X_train.npy\") and os.path.exists(\"y_train.npy\") and \\\n",
    "        os.path.exists(\"pynq-z2/X_test.npy\") and os.path.exists(\"pynq-z2/y_test.npy\")):\n",
    "    prepare_and_save_data()\n",
    "    \n",
    "# 加载预处理的数据\n",
    "X_train, y_train, X_test, y_test = load_data_from_npy()\n",
    "print(X_train.shape[1:])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from keras.layers import Activation, MaxPooling2D, Flatten, Dense\n",
    "from qkeras import QDense, QConv2D, quantized_bits\n",
    "from keras.models import Sequential\n",
    "\n",
    "# 定义全局量化参数，方便后续修改\n",
    "# QUANT_BITS 表示总共位数，QUANT_INTEGER 表示整数位数\n",
    "QUANT_BITS = 4\n",
    "QUANT_INTEGER = 0\n",
    "\n",
    "def get_quantizer():\n",
    "    \"\"\"\n",
    "    根据全局的量化参数返回量化器。\n",
    "    修改 QUANT_BITS、QUANT_INTEGER、QUANT_PRECISION 变量即可全局改变量化策略。\n",
    "    \"\"\"\n",
    "    return quantized_bits(QUANT_BITS, QUANT_INTEGER, 1)\n",
    "\n",
    "# ============================\n",
    "# 3. 构建 QKeras 模型\n",
    "# ============================\n",
    "def build_model(input_shape):\n",
    "    # 获取量化器，所有涉及量化的层使用相同的量化参数\n",
    "    quantizer = get_quantizer()\n",
    "    \n",
    "    model = Sequential()\n",
    "    \n",
    "    # 第一层卷积层，采用量化（kernel 和 bias 均使用相同量化器）\n",
    "    model.add(QConv2D(\n",
    "        filters=2,\n",
    "        kernel_size=(3, 3),\n",
    "        kernel_quantizer=quantizer,\n",
    "        bias_quantizer=quantizer,\n",
    "        input_shape=input_shape,\n",
    "        padding=\"same\",\n",
    "        name=\"qconv1\"\n",
    "    ))\n",
    "    model.add(Activation(\"relu\"))\n",
    "    model.add(MaxPooling2D(pool_size=(2, 2)))\n",
    "    \n",
    "    # 第二层卷积层\n",
    "    model.add(QConv2D(\n",
    "        filters=1,\n",
    "        kernel_size=(3, 3),\n",
    "        kernel_quantizer=quantizer,\n",
    "        bias_quantizer=quantizer,\n",
    "        padding=\"same\",\n",
    "        name=\"qconv2\"\n",
    "    ))\n",
    "    model.add(Activation(\"relu\"))\n",
    "    model.add(MaxPooling2D(pool_size=(2, 2)))\n",
    "    \n",
    "    model.add(Flatten())\n",
    "    \n",
    "    # 全连接层，使用 QDense 进行量化\n",
    "    model.add(QDense(\n",
    "        units=16,\n",
    "        kernel_quantizer=quantizer,\n",
    "        bias_quantizer=quantizer,\n",
    "        name=\"qdense1\"\n",
    "    ))\n",
    "    model.add(Activation(\"relu\"))\n",
    "    \n",
    "    # 输出层，10 类（数字 0-9），采用 softmax 激活函数\n",
    "    model.add(QDense(10, kernel_quantizer=quantizer, bias_quantizer=quantizer, activation=\"softmax\", name=\"output\"))\n",
    "    \n",
    "    # 编译模型，使用 adam 优化器和 categorical_crossentropy 损失函数\n",
    "    model.compile(optimizer=\"adam\", loss=\"categorical_crossentropy\", metrics=[\"accuracy\"])\n",
    "    return model\n",
    "    \n",
    "# 构建 QKeras 模型，注意输入数据的 shape 为 (28, 28, 1)\n",
    "qmodel = build_model(input_shape=X_train.shape[1:])\n",
    "qmodel.summary()  # 打印模型结构\n",
    "\n",
    "# 开始训练，设置 epochs、batch_size 和 validation_split\n",
    "qmodel.fit(X_train, y_train, epochs=15, batch_size=128, validation_split=0.1)\n",
    "    \n",
    "# 使用测试集评估模型\n",
    "loss, accuracy = qmodel.evaluate(X_test, y_test)\n",
    "print(\"测试集损失：\", loss)\n",
    "print(\"测试集准确率：\", accuracy)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import tensorflow_model_optimization as tfmot\n",
    "\n",
    "# 创建一个剪枝策略\n",
    "pruning_params = {\n",
    "    'pruning_schedule': tfmot.sparsity.keras.PolynomialDecay(\n",
    "        initial_sparsity=0.00,\n",
    "        final_sparsity=0.50,\n",
    "        begin_step=0,\n",
    "        end_step=len(X_train) * 15 // 32)  # 30个epoch，batch_size为32\n",
    "}\n",
    "# 对模型进行剪枝\n",
    "model_for_pruning = tfmot.sparsity.keras.prune_low_magnitude(qmodel, **pruning_params)\n",
    "model_for_pruning.compile(optimizer=\"adam\", loss='categorical_crossentropy', metrics=['accuracy'])\n",
    "\n",
    "# 添加一个剪枝回调\n",
    "callbacks = [\n",
    "    tfmot.sparsity.keras.UpdatePruningStep(),\n",
    "    tfmot.sparsity.keras.PruningSummaries(log_dir='/tmp/logs')\n",
    "]\n",
    "# 训练剪枝后的模型\n",
    "model_for_pruning.fit(X_train, y_train, epochs=15, batch_size=32, validation_split=0.1, callbacks=callbacks)\n",
    "\n",
    "# 去掉剪枝部分，导出普通模型\n",
    "pmodel = tfmot.sparsity.keras.strip_pruning(model_for_pruning)\n",
    "pmodel.compile(optimizer=\"adam\", loss='categorical_crossentropy', metrics=['accuracy'])\n",
    "\n",
    "# 再次进行预测和评估\n",
    "loss, accuracy = pmodel.evaluate(X_test, y_test)\n",
    "print(\"测试集损失：\", loss)\n",
    "print(\"测试集准确率：\", accuracy)\n",
    "\n",
    "# 保存模型\n",
    "pmodel.save('test.h5')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "313/313 [==============================] - 1s 861us/step\n",
      "模型在测试集上的准确率: 93.81%\n"
     ]
    }
   ],
   "source": [
    "from keras.models import load_model\n",
    "from qkeras.utils import _add_supported_quantized_objects\n",
    "# 加载模型\n",
    "co = {}\n",
    "_add_supported_quantized_objects(co)\n",
    "model = load_model('test.h5', custom_objects=co)\n",
    "predictions = model.predict(X_test)\n",
    "predicted_classes = np.argmax(predictions, axis=1)\n",
    "true_classes = np.argmax(y_test, axis=1)\n",
    "accuracy = accuracy_score(true_classes, predicted_classes)\n",
    "print(f'模型在测试集上的准确率: {accuracy * 100:.2f}%')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "313/313 [==============================] - 0s 957us/step\n"
     ]
    }
   ],
   "source": [
    "# 测试python推理速度\n",
    "predictions = model.predict(X_test)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/lxz/.local/lib/python3.10/site-packages/keras/src/constraints.py:365: UserWarning: The `keras.constraints.serialize()` API should only be used for objects of type `keras.constraints.Constraint`. Found an instance of type <class 'qkeras.quantizers.quantized_bits'>, which may lead to improper serialization.\n",
      "  warnings.warn(\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: qconv1_input, layer type: InputLayer, input shapes: [[None, 28, 28, 1]], output shape: [None, 28, 28, 1]\n",
      "Layer name: qconv1, layer type: QConv2D, input shapes: [[None, 28, 28, 1]], output shape: [None, 28, 28, 2]\n",
      "Layer name: activation, layer type: Activation, input shapes: [[None, 28, 28, 2]], output shape: [None, 28, 28, 2]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 28, 28, 2]], output shape: [None, 14, 14, 2]\n",
      "Layer name: qconv2, layer type: QConv2D, input shapes: [[None, 14, 14, 2]], output shape: [None, 14, 14, 1]\n",
      "Layer name: activation_1, layer type: Activation, input shapes: [[None, 14, 14, 1]], output shape: [None, 14, 14, 1]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 14, 14, 1]], output shape: [None, 7, 7, 1]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 7, 7, 1]], output shape: [None, 49]\n",
      "Layer name: qdense1, layer type: QDense, input shapes: [[None, 49]], output shape: [None, 16]\n",
      "Layer name: activation_2, layer type: Activation, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: output, layer type: QDense, input shapes: [[None, 16]], output shape: [None, 10]\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: qconv1_input, layer type: InputLayer, input shapes: [[None, 28, 28, 1]], output shape: [None, 28, 28, 1]\n",
      "Layer name: qconv1, layer type: QConv2D, input shapes: [[None, 28, 28, 1]], output shape: [None, 28, 28, 2]\n",
      "Layer name: activation, layer type: Activation, input shapes: [[None, 28, 28, 2]], output shape: [None, 28, 28, 2]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 28, 28, 2]], output shape: [None, 14, 14, 2]\n",
      "Layer name: qconv2, layer type: QConv2D, input shapes: [[None, 14, 14, 2]], output shape: [None, 14, 14, 1]\n",
      "Layer name: activation_1, layer type: Activation, input shapes: [[None, 14, 14, 1]], output shape: [None, 14, 14, 1]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 14, 14, 1]], output shape: [None, 7, 7, 1]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 7, 7, 1]], output shape: [None, 49]\n",
      "Layer name: qdense1, layer type: QDense, input shapes: [[None, 49]], output shape: [None, 16]\n",
      "Layer name: activation_2, layer type: Activation, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: output, layer type: QDense, input shapes: [[None, 16]], output shape: [None, 10]\n",
      "Creating HLS model\n",
      "WARNING: You set a Part that does not correspond to the Board you specified. The correct Part is now set.\n",
      "Writing HLS project\n",
      "Done\n",
      "HLS模型的准确率: 93.75%\n"
     ]
    }
   ],
   "source": [
    "from hls4ml.converters import convert_from_keras_model\n",
    "from hls4ml.utils import config_from_keras_model\n",
    "\n",
    "# 将模型转换为HLS格式\n",
    "config = config_from_keras_model(model, backend='VivadoAccelerator',\n",
    "                                 default_precision='fixed<12,6>',\n",
    "                                 #max_precision='fixed<32,16>',\n",
    "                                 granularity='model')\n",
    "config['Model']['ReuseFactor'] = 1\n",
    "config['Model']['Strategy'] = 'Latency' # Latency/Resource/Unrolled\n",
    "\n",
    "hls_model = convert_from_keras_model(model, hls_config=config,\n",
    "                                     backend='VivadoAccelerator', io_type='io_stream',\n",
    "                                     output_dir='hls4ml_prj/test', board='pynq-z2')\n",
    "# 编译HLS模型\n",
    "hls_model.compile()\n",
    "\n",
    "# 使用 HLS 模型的 .predict 方法进行预测（返回的结果与 Keras 模型类似）\n",
    "predictions = hls_model.predict(X_test)\n",
    "# 转换预测结果，因为输出为每个类别的概率，我们需要取概率最大的类别作为预测结果\n",
    "predicted_classes = np.argmax(predictions, axis=1)\n",
    "true_classes = np.argmax(y_test, axis=1)\n",
    "# 使用 sklearn 的 accuracy_score 计算准确率\n",
    "accuracy = accuracy_score(true_classes, predicted_classes)\n",
    "print(f'HLS模型的准确率: {accuracy * 100:.2f}%')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'lxz' on host 'HonorX14' (Linux_x86_64 version 6.8.0-57-generic) on Thu Apr 10 09:48:33 CST 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS\n",
      "INFO: [HLS 200-10] In directory '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:50:74\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:50:78\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:54:86\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:54:91\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:70:74\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:70:78\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:74:86\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:74:91\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:87:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:87:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:91:89\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:91:94\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:99:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:99:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:103:88\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:103:93\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 16 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1634.836 ; gain = 1225.754 ; free physical = 8345 ; free virtual = 19475\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1634.836 ; gain = 1225.754 ; free physical = 8345 ; free virtual = 19475\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'void nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>(hls::stream<FORWARD_REFERENCE, 0>&, hls::stream<FORWARD_REFERENCE, 0>&, FORWARD_REFERENCE::scale_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'void nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config8>(hls::stream<FORWARD_REFERENCE, 0>&, hls::stream<FORWARD_REFERENCE, 0>&)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:40) in function 'void nnet::dense<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>(hls::stream<FORWARD_REFERENCE, 0>&, hls::stream<FORWARD_REFERENCE, 0>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293) in function 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], hls::stream<FORWARD_REFERENCE, 0>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'void nnet::fill_zero<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>(hls::stream<FORWARD_REFERENCE, 0>&)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'void nnet::fill_data<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>(hls::stream<FORWARD_REFERENCE, 0>&, hls::stream<FORWARD_REFERENCE, 0>&)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::fill_zero<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:13).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:295).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:78).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:66).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<4, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:43).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<4, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:43).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<4, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:43).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<4, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:43).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>::dense' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:288).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:295).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:13).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[].1' into 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[].1' into 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:108).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale16_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:78).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' (firmware/nnet_utils/nnet_padding_stream.h:66).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>::dense' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:288).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:108).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale17_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>::dense' into 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:67->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config18>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config18>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale18_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config18>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>::dense' into 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:67->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:244).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config19>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config19>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale19_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config19>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1634.836 ; gain = 1225.754 ; free physical = 8364 ; free virtual = 19523\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:67) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:67) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:44) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1634.836 ; gain = 1225.754 ; free physical = 8329 ; free virtual = 19496\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:13:1) on argument 'qconv1_input.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:13:99) on argument 'layer15_out.V.data.V' (firmware/myproject.cpp:9). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 120-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 24-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 12-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 192-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 24-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 12-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 24-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 12-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 192-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 120-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:53) into a 192-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:53) into a 120-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 12-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:277) into a 12-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:277) into a 24-bit variable.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>'.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config4>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config18>' (firmware/nnet_utils/nnet_batchnorm_stream.h:18:43).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config19>' (firmware/nnet_utils/nnet_batchnorm_stream.h:18:43).\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:14:43).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:189:62).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54:5).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:18:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:189:63).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config4>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config13>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config18>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config19>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:56) in function 'nnet::dense<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:40) in function 'nnet::dense<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:56) in function 'nnet::dense<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:38) in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:41) in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:49) in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:55) in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:57) in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:65) in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:38) in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 49.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:41) in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:49) in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:55) in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 49.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:57) in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:65) in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:38) in function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 18.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:55) in function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 18.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:38) in function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:41) in function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:49) in function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:55) in function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:57) in function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:65) in function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.4' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.3' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.5' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.6' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:60) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer21_out.V.data.V' (firmware/myproject.cpp:64) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer20_out.V.data.V' (firmware/myproject.cpp:44) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer19_out.V.data.V' (firmware/myproject.cpp:101) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:52) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:56) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer17_out.V.data.V' (firmware/myproject.cpp:72) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:76) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_out.V.data.V' (firmware/myproject.cpp:89) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:93) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:80) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:48) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:68) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:85) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:97) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's16.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's16.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b16.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's17.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's17.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b17.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's18.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's18.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b18.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's19.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's19.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b19.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:42:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:19) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:19) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:274) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:19) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:274) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:19) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer21_out.V.data.V' (firmware/myproject.cpp:64) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer20_out.V.data.V' (firmware/myproject.cpp:44) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer19_out.V.data.V' (firmware/myproject.cpp:101) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:52) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer17_out.V.data.V' (firmware/myproject.cpp:72) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:76) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer18_out.V.data.V' (firmware/myproject.cpp:89) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:93) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:80) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:48) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:68) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:85) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:97) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:67) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:67) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:44) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:44) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>'(firmware/nnet_utils/nnet_dense_latency.h:27:1) to 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'weights.V' to 'w6.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:27:1) to 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases.V' to 'b6.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'(firmware/nnet_utils/nnet_dense_latency.h:27:1) to 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'weights.V' to 'w2.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:27:1) to 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[0].V' to 'b2.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:27:1) to 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[1].V' to 'b2.V.1'.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 16 process function(s): \n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config4>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config8>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config18>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config13>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config19>'\n",
      "\t 'nnet::softmax<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): \n",
      "\t 'Loop_1_proc458'\n",
      "\t 'myproject'\n",
      "\t 'Block_myproject_axi_.exit34_proc'\n",
      "\t 'Loop_2_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'... converting 41 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config4>'... converting 7 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config13>'... converting 49 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:46:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:44:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:46:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:17:48) in function 'Loop_1_proc458'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:17:1)...70 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_mult.h:17:9)...376 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:27:1)...8 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:27:1)...7 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)...3 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1634.836 ; gain = 1225.754 ; free physical = 8006 ; free virtual = 19213\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:84:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:84:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config21>' to 'zeropad2d_cl<array<ap_fixed,2u>,array<ap_fixed<12,6,5,3,0>,2u>,config21>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config20>' to 'zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,1u>,config20>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax_stable<array,array<ap_fixed<12,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:44:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax<array,array<ap_fixed<12,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config6>' to 'shift_line_buffer<array<ap_fixed<12, 6, 5, 3, 0>, 2u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:221:41)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' to 'shift_line_buffer<array<ap_fixed<12, 6, 5, 3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:221:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config4>' to 'relu<array<ap_fixed,2u>,array<ap_fixed<12,6,5,3,0>,2u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config8>' to 'relu<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,1u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config13>' to 'relu<array<ap_fixed,16u>,array<ap_fixed<12,6,5,3,0>,16u>,relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:37:44)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' to 'pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<12,6,5,3,0>,2u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config9>' to 'pooling2d_cl<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,1u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' to 'normalize<array<ap_fixed,2u>,array<ap_fixed<12,6,5,3,0>,2u>,config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>' to 'normalize<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,1u>,config17>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config18>' to 'normalize<array<ap_fixed,16u>,array<ap_fixed<12,6,5,3,0>,16u>,config18>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config19>' to 'normalize<array<ap_fixed,10u>,array<ap_fixed<12,6,5,3,0>,10u>,config19>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' to 'dense_wrapper<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0' to 'dense_latency<ap_fixed,ap_fixed<12,6,5,3,0>,config6_mult>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:27:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<12,6,5,3,0>,config2_mult>.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:27:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>' to 'dense<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,16u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:34:39)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' to 'dense<array<ap_fixed,16u>,array<ap_fixed<12,6,5,3,0>,10u>,config14>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>' to 'conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<12,6,5,3,0>,1u>,config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:84:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,2u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:84:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config6>' to 'compute_output_buffer_2d<array,array<ap_fixed<12,6,5,3,0>,1u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' to 'compute_output_buffer_2d<array,array<ap_fixed<12,6,5,3,0>,2u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1634.836 ; gain = 1225.754 ; free physical = 7868 ; free virtual = 19081\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,1u>,config20>' to 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config20_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<12, 6, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_1u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<12,6,5,3,0>,config2_mult>.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_12_6_5_3_0_config2_mult_0_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<12,6,5,3,0>,2u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_12_6_5_3_0_2u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,2u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_2u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,2u>,array<ap_fixed<12,6,5,3,0>,2u>,config16>' to 'normalize_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,2u>,array<ap_fixed<12,6,5,3,0>,2u>,relu_config4>' to 'relu_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<12,6,5,3,0>,2u>,config5>' to 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,2u>,array<ap_fixed<12,6,5,3,0>,2u>,config21>' to 'zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config21_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<12, 6, 5, 3, 0>, 2u>, config6>' to 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_2u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<12,6,5,3,0>,config6_mult>.0.0' to 'dense_latency_ap_fixed_ap_fixed_12_6_5_3_0_config6_mult_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<12,6,5,3,0>,1u>,config6>' to 'compute_output_buffer_2d_array_array_ap_fixed_12_6_5_3_0_1u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<12,6,5,3,0>,1u>,config6>' to 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_1u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,1u>,config17>' to 'normalize_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,1u>,relu_config8>' to 'relu_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_relu_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,1u>,config9>' to 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config11>' to 'dense_wrapper_ap_fixed_12_6_5_3_0_ap_fixed_12_6_5_3_0_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,16u>,config11>' to 'dense_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_16u_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,16u>,array<ap_fixed<12,6,5,3,0>,16u>,config18>' to 'normalize_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_config18_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_fixed<12,6,5,3,0>,16u>,relu_config13>' to 'relu_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_relu_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config14>' to 'dense_wrapper_ap_fixed_12_6_5_3_0_ap_fixed_12_6_5_3_0_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,16u>,array<ap_fixed<12,6,5,3,0>,10u>,config14>' to 'dense_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_10u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,10u>,array<ap_fixed<12,6,5,3,0>,10u>,config19>' to 'normalize_array_ap_fixed_10u_array_ap_fixed_12_6_5_3_0_10u_config19_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<12,6,5,3,0>,10u>,softmax_config15>' to 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<12,6,5,3,0>,10u>,softmax_config15>' to 'softmax_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit34_proc' to 'Block_myproject_axi_exit34_proc'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_fixed,ap_fixed<12,6,5,3,0>,config2_mult>.0.0.0': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,2u>,array<ap_fixed<12,6,5,3,0>,2u>,config16>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_fixed,ap_fixed<12,6,5,3,0>,config6_mult>.0.0': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,1u>,array<ap_fixed<12,6,5,3,0>,1u>,config17>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config11>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,16u>,array<ap_fixed<12,6,5,3,0>,16u>,config18>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config14>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,10u>,array<ap_fixed<12,6,5,3,0>,10u>,config19>': cannot find any operation of 'mul'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc458' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 36.57 seconds; current allocated memory: 525.802 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 526.151 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config20_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 526.318 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 526.507 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<12, 6, 5, 3, 0>, 1u>, config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 526.641 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 526.748 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_12_6_5_3_0_config2_mult_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<12,6,5,3,0>,config2_mult>.0.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 526.921 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 527.147 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_12_6_5_3_0_2u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<12,6,5,3,0>,2u>,config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_12_6_5_3_0_2u_config2_s' consists of the following:\n",
      "\t'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:284) on static variable 'sX_3' [44]  (0 ns)\n",
      "\t'add' operation ('add_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [70]  (2.55 ns)\n",
      "\t'select' operation ('select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [71]  (0.698 ns)\n",
      "\t'store' operation ('sX_3_write_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) of variable 'select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318 on static variable 'sX_3' [72]  (1.77 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 527.391 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 527.677 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_2u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.4435ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_2u_config2_s' consists of the following:\n",
      "\tfifo read on port 'data_V_data_V' (firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) [35]  (2.19 ns)\n",
      "\t'call' operation ('_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) to 'compute_output_buffer_2d<array,array<ap_fixed<12,6,5,3,0>,2u>,config2>' [36]  (3.26 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 527.798 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 527.948 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 528.085 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 528.244 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 528.333 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 528.473 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [78]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 528.864 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 529.258 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 529.494 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 529.710 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_2u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<12, 6, 5, 3, 0>, 2u>, config6>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 529.802 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 529.940 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_12_6_5_3_0_config6_mult_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<12,6,5,3,0>,config6_mult>.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 530.124 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 530.371 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_12_6_5_3_0_1u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<12,6,5,3,0>,1u>,config6>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_12_6_5_3_0_1u_config6_s' consists of the following:\n",
      "\t'load' operation ('sX_2_load', firmware/nnet_utils/nnet_conv_stream.h:284) on static variable 'sX_2' [56]  (0 ns)\n",
      "\t'add' operation ('add_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [80]  (2.55 ns)\n",
      "\t'select' operation ('select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [81]  (0.698 ns)\n",
      "\t'store' operation ('sX_2_write_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) of variable 'select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318 on static variable 'sX_2' [82]  (1.77 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 530.622 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 531.005 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_1u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.4215ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_1u_config6_s' consists of the following:\n",
      "\tfifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) [39]  (2.19 ns)\n",
      "\t'call' operation ('_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) to 'compute_output_buffer_2d<array,array<ap_fixed<12,6,5,3,0>,1u>,config6>' [42]  (3.23 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 531.105 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 531.283 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 531.414 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 531.530 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 531.596 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 531.715 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config9_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [58]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 532.024 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 532.331 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_12_6_5_3_0_ap_fixed_12_6_5_3_0_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config11>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 536.503 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 541.422 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_16u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 542.537 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 544.052 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'normalize<array<ap_fixed,16u>,array<ap_fixed<12,6,5,3,0>,16u>,config18>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 544.632 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 545.198 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_relu_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,16u>,array<ap_fixed<12,6,5,3,0>,16u>,relu_config13>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 545.458 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 545.953 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_12_6_5_3_0_ap_fixed_12_6_5_3_0_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config14>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 546.916 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 548.077 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_10u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 548.314 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 548.760 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_10u_array_ap_fixed_12_6_5_3_0_10u_config19_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'normalize<array<ap_fixed,10u>,array<ap_fixed<12,6,5,3,0>,10u>,config19>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 549.000 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 549.424 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 549.691 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 550.004 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<12,6,5,3,0>,10u>,softmax_config15>'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<12,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<12,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<12,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<12,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 551.442 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 553.040 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 553.412 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 553.823 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 554.591 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 558.408 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit34_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 559.224 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 559.397 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 559.636 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 560.044 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 560.204 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 561.495 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc458' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc458'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 562.964 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config20_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config20_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 564.505 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_1u_config2_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_1u_config2_s_line_buffer_Array_V_1387_0' to 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_1u_config2_s_line_buffer_Array_V_cud' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_1u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 565.648 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_12_6_5_3_0_config2_mult_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_12_6_5_3_0_config2_mult_0_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 566.400 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_12_6_5_3_0_2u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1388' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2389' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_12_6_5_3_0_2u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 568.019 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_2u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_2u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 569.604 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config16_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 570.338 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_relu_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 571.121 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5_s_line_budEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5_s_line_bueOg' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_12_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 572.357 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config21_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 574.379 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_2u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_2u_config6_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_2u_config6_s_line_buffer_Array_V_fYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_2u_config6_s_line_buffer_Array_V_1_1_0' to 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_2u_config6_s_line_buffer_Array_V_g8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_2u_config6_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_2u_config6_s_line_buffer_Array_V_hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_2u_config6_s_line_buffer_Array_V_1_1_1' to 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_2u_config6_s_line_buffer_Array_V_ibs' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_12_6_5_3_0_2u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 575.837 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_12_6_5_3_0_config6_mult_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_12_6_5_3_0_config6_mult_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 576.783 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_12_6_5_3_0_1u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_12_6_5_3_0_1u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 578.731 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_1u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_1u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 580.453 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config17_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 581.134 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_relu_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 581.802 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_3' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config9_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config9_s_line_bujbC' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_12_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 582.811 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_12_6_5_3_0_ap_fixed_12_6_5_3_0_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_12_6_5_3_0_ap_fixed_12_6_5_3_0_config11_s' is 6477 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_12_6_5_3_0_ap_fixed_12_6_5_3_0_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 593.527 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_16u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_16u_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 618.477 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_config18_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 623.381 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_relu_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_relu_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 626.036 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_12_6_5_3_0_ap_fixed_12_6_5_3_0_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_12_6_5_3_0_ap_fixed_12_6_5_3_0_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 629.650 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_10u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_10u_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 635.872 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_10u_array_ap_fixed_12_6_5_3_0_10u_config19_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_10u_array_ap_fixed_12_6_5_3_0_10u_config19_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 637.513 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_18_1_0': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 639.229 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s_exp_table3' to 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s_exp_tabkbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s_invert_table4' to 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s_invert_lbW' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_17ns_18s_26_2_1': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 643.302 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 649.690 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5_U0' to 'start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config21_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config2ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config9_U0' to 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config9ocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_config18_U0' to 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_config18pcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_relu_config13_U0' to 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_relu_config13qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_10u_array_ap_fixed_12_6_5_3_0_10u_config19_U0' to 'start_for_normalize_array_ap_fixed_10u_array_ap_fixed_12_6_5_3_0_10u_config19rcU' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 654.824 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit34_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit34_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 659.048 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_12_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 660.339 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w12_d784_A' is changed to 'fifo_w12_d784_A_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w12_d1_A' is changed to 'fifo_w12_d1_A_x' due to conflict.\n",
      "WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit34_proc with non-FIFO I/O\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 662.795 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 183.71 MHz\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_0'\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s_exp_tabkbM_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_s_invert_lbW_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_0_V_U(fifo_w12_d900_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w12_d784_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w12_d784_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_0_V_U(fifo_w12_d784_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_1_V_U(fifo_w12_d784_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w12_d784_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w12_d784_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w12_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w12_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer21_out_V_data_0_V_U(fifo_w12_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer21_out_V_data_1_V_U(fifo_w12_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w12_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_0_V_U(fifo_w12_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w12_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w12_d49_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_2u_config2_U0_U(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_2u_config2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config16_U0_U(start_for_normalize_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config16_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_relu_config4_U0_U(start_for_relu_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5mb6_U(start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config5mb6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config2ncg_U(start_for_zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_2u_config2ncg)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_1u_config6_U0_U(start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_12_6_5_3_0_1u_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config17_U0_U(start_for_normalize_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config17_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_relu_config8_U0_U(start_for_relu_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_relu_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config9ocq_U(start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_1u_config9ocq)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_16u_config11_U0_U(start_for_dense_array_ap_fixed_1u_array_ap_fixed_12_6_5_3_0_16u_config11_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_config18pcA_U(start_for_normalize_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_config18pcA)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_relu_config13qcK_U(start_for_relu_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_16u_relu_config13qcK)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_10u_config14_U0_U(start_for_dense_array_ap_fixed_16u_array_ap_fixed_12_6_5_3_0_10u_config14_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_10u_array_ap_fixed_12_6_5_3_0_10u_config19rcU_U(start_for_normalize_array_ap_fixed_10u_array_ap_fixed_12_6_5_3_0_10u_config19rcU)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_U0_U(start_for_softmax_array_array_ap_fixed_12_6_5_3_0_10u_softmax_config15_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w12_d784_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w12_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w12_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w12_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w12_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w12_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w12_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w12_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w12_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w12_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w12_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit34_proc_U0_U(start_for_Block_myproject_axi_exit34_proc_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:01:11 . Memory (MB): peak = 1634.836 ; gain = 1225.754 ; free physical = 7394 ; free virtual = 19007\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h1m10s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 09:49:57 2025...\n",
      "***** EXPORT IP COMPLETED IN 0h0m12s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 84.12 seconds; peak allocated memory: 662.795 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Thu Apr 10 09:49:57 2025...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivadoaccelerator\"\n",
      "## variable part\n",
      "## set part \"xc7z020clg400-1\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "## variable maximum_size\n",
      "## set maximum_size 4096\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${project_name}_vivado_accelerator -part xc7z020clg400-1 -force\n",
      "# set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]\n",
      "# set_property  ip_repo_paths  ${project_name}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "# create_bd_design \"design_1\"\n",
      "Wrote  : </media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0\n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external \"FIXED_IO, DDR\" apply_board_preset \"1\" Master \"Disable\" Slave \"Disable\" }  [get_bd_cells processing_system7_0]\n",
      "# startgroup\n",
      "# set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]\n",
      "CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0\n",
      "# endgroup\n",
      "# set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]\n",
      "# set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width ${bit_width_hls_input} CONFIG.c_m_axis_mm2s_tdata_width ${bit_width_hls_input} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s_axis_s2mm_tdata_width ${bit_width_hls_output} CONFIG.c_s_axis_s2mm_data_width ${bit_width_hls_output} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]\n",
      "CRITICAL WARNING: [BD 41-1276] Cannot set the parameter c_s_axis_s2mm_data_width on /axi_dma_0. Parameter does not exist\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]\n",
      "Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.\n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]\n",
      "Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:hls:${project_name}_axi:1.0 ${project_name}_axi_0\n",
      "# endgroup\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ${project_name}_axi_0/in_r]\n",
      "# connect_bd_intf_net [get_bd_intf_pins ${project_name}_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ${project_name}_axi_0/ap_clk]\n",
      "# group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells ${project_name}_axi_0]\n",
      "# make_wrapper -files [get_files ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "Wrote  : </media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# add_files -norecurse ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# reset_run impl_1\n",
      "# reset_run synth_1\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .\n",
      "WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .\n",
      "Exporting to file /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\n",
      "Generated Block Design Tcl file /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl\n",
      "Generated Hardware Definition File /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef\n",
      "[Thu Apr 10 09:50:26 2025] Launched design_1_auto_pc_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_us_1_synth_1, design_1_auto_us_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_1_synth_1, design_1_axi_dma_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_myproject_axi_0_0_synth_1, synth_1...\n",
      "Run output will be captured here:\n",
      "design_1_auto_pc_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_0_synth_1/runme.log\n",
      "design_1_processing_system7_0_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log\n",
      "design_1_auto_us_1_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_1_synth_1/runme.log\n",
      "design_1_auto_us_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_0_synth_1/runme.log\n",
      "design_1_xbar_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/design_1_xbar_0_synth_1/runme.log\n",
      "design_1_auto_pc_1_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_1_synth_1/runme.log\n",
      "design_1_axi_dma_0_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log\n",
      "design_1_rst_ps7_0_100M_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log\n",
      "design_1_myproject_axi_0_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/runme.log\n",
      "synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/synth_1/runme.log\n",
      "[Thu Apr 10 09:50:26 2025] Launched impl_1...\n",
      "Run output will be captured here: /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/impl_1/runme.log\n",
      "launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2357.344 ; gain = 206.102 ; free physical = 6897 ; free virtual = 19247\n",
      "# wait_on_run -timeout 360 impl_1\n",
      "[Thu Apr 10 09:50:26 2025] Waiting for impl_1 to finish (timeout in 360 minutes)...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design_1_wrapper.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "Command: link_design -top design_1_wrapper -part xc7z020clg400-1\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/hier_0/axi_dma_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0.dcp' for cell 'design_1_i/hier_0/myproject_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2087.301 ; gain = 0.000 ; free physical = 6696 ; free virtual = 18621\n",
      "INFO: [Netlist 29-17] Analyzing 2744 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2020.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]\n",
      "WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2293.426 ; gain = 0.000 ; free physical = 6615 ; free virtual = 18543\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 6 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "\n",
      "19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2293.426 ; gain = 206.125 ; free physical = 6615 ; free virtual = 18543\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.426 ; gain = 0.000 ; free physical = 6595 ; free virtual = 18523\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 1309d59af\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.367 ; gain = 267.941 ; free physical = 6195 ; free virtual = 18136\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 1d3721e68\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2727.242 ; gain = 0.000 ; free physical = 6021 ; free virtual = 17963\n",
      "INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 98 cells\n",
      "INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 16812d20f\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2727.242 ; gain = 0.000 ; free physical = 6021 ; free virtual = 17963\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 262 cells and removed 677 cells\n",
      "INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 1cd038812\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.242 ; gain = 0.000 ; free physical = 6011 ; free virtual = 17955\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 688 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 1cd038812\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.242 ; gain = 0.000 ; free physical = 6015 ; free virtual = 17959\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: 1cd038812\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.242 ; gain = 0.000 ; free physical = 6014 ; free virtual = 17958\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 1cd038812\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.242 ; gain = 0.000 ; free physical = 6014 ; free virtual = 17958\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |              11  |              98  |                                             24  |\n",
      "|  Constant propagation         |             262  |             677  |                                             24  |\n",
      "|  Sweep                        |               0  |             688  |                                             96  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                             33  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2727.242 ; gain = 0.000 ; free physical = 6009 ; free virtual = 17953\n",
      "Ending Logic Optimization Task | Checksum: 1f75f25a5\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2727.242 ; gain = 0.000 ; free physical = 6009 ; free virtual = 17953\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 15 WE to EN ports\n",
      "Number of BRAM Ports augmented: 4 newly gated: 16 Total Ports: 46\n",
      "Number of Flops added for Enable Generation: 3\n",
      "\n",
      "Ending PowerOpt Patch Enables Task | Checksum: 1405c7eea\n",
      "\n",
      "Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5905 ; free virtual = 17851\n",
      "Ending Power Optimization Task | Checksum: 1405c7eea\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3118.586 ; gain = 391.344 ; free physical = 5936 ; free virtual = 17882\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Logic Optimization Task | Checksum: 1c2716dc0\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5900 ; free virtual = 17847\n",
      "Ending Final Cleanup Task | Checksum: 1c2716dc0\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5900 ; free virtual = 17847\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5904 ; free virtual = 17851\n",
      "Ending Netlist Obfuscation Task | Checksum: 1c2716dc0\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5904 ; free virtual = 17851\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3118.586 ; gain = 825.160 ; free physical = 5904 ; free virtual = 17851\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5898 ; free virtual = 17850\n",
      "INFO: [Common 17-1381] The checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5899 ; free virtual = 17877\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fd59bf3f\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5899 ; free virtual = 17877\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5899 ; free virtual = 17877\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e9395fdf\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5883 ; free virtual = 17862\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: fc2da763\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5868 ; free virtual = 17850\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: fc2da763\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5868 ; free virtual = 17850\n",
      "Phase 1 Placer Initialization | Checksum: fc2da763\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5868 ; free virtual = 17850\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 1880e87d4\n",
      "\n",
      "Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5928 ; free virtual = 17908\n",
      "\n",
      "Phase 2.2 Global Placement Core\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 801 LUT instances to create LUTNM shape\n",
      "INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 323 nets or cells. Created 0 new cell, deleted 323 existing cells and moved 0 existing cell\n",
      "INFO: [Physopt 32-65] No nets found for high-fanout optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.\n",
      "INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design\n",
      "INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-949] No candidate nets found for HD net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5887 ; free virtual = 17869\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  LUT Combining                                    |            0  |            323  |                   323  |           0  |           1  |  00:00:00  |\n",
      "|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                                            |            0  |            323  |                   323  |           0  |           8  |  00:00:01  |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer | Checksum: 153dbec03\n",
      "\n",
      "Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5868 ; free virtual = 17852\n",
      "Phase 2.2 Global Placement Core | Checksum: 188d2725a\n",
      "\n",
      "Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5868 ; free virtual = 17852\n",
      "Phase 2 Global Placement | Checksum: 188d2725a\n",
      "\n",
      "Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5871 ; free virtual = 17855\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 190593efb\n",
      "\n",
      "Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5871 ; free virtual = 17855\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f2711097\n",
      "\n",
      "Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5870 ; free virtual = 17852\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 102bcc410\n",
      "\n",
      "Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5874 ; free virtual = 17856\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 155f86eeb\n",
      "\n",
      "Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5874 ; free virtual = 17856\n",
      "\n",
      "Phase 3.5 Fast Optimization\n",
      "Phase 3.5 Fast Optimization | Checksum: 79a7442b\n",
      "\n",
      "Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5882 ; free virtual = 17864\n",
      "\n",
      "Phase 3.6 Small Shape Detail Placement\n",
      "Phase 3.6 Small Shape Detail Placement | Checksum: 74745b53\n",
      "\n",
      "Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5858 ; free virtual = 17843\n",
      "\n",
      "Phase 3.7 Re-assign LUT pins\n",
      "Phase 3.7 Re-assign LUT pins | Checksum: 76257629\n",
      "\n",
      "Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5851 ; free virtual = 17836\n",
      "\n",
      "Phase 3.8 Pipeline Register Optimization\n",
      "Phase 3.8 Pipeline Register Optimization | Checksum: 8fe69122\n",
      "\n",
      "Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5852 ; free virtual = 17837\n",
      "\n",
      "Phase 3.9 Fast Optimization\n",
      "Phase 3.9 Fast Optimization | Checksum: 14635a75f\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5846 ; free virtual = 17829\n",
      "Phase 3 Detail Placement | Checksum: 14635a75f\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5845 ; free virtual = 17828\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 1cbe5d6fd\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "\n",
      "Starting Physical Synthesis Task\n",
      "\n",
      "Phase 1 Physical Synthesis Initialization\n",
      "INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.762 | TNS=-20.759 |\n",
      "Phase 1 Physical Synthesis Initialization | Checksum: 1f6ce907d\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5835 ; free virtual = 17820\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_1_V_U/SR[0], BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.\n",
      "Ending Physical Synthesis Task | Checksum: 1d397b54c\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5834 ; free virtual = 17819\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 1cbe5d6fd\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5834 ; free virtual = 17819\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1 Post Placement Optimization | Checksum: f2a26d78\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5829 ; free virtual = 17815\n",
      "Phase 4.1 Post Commit Optimization | Checksum: f2a26d78\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5829 ; free virtual = 17815\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: f2a26d78\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5829 ; free virtual = 17815\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: f2a26d78\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5829 ; free virtual = 17814\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5830 ; free virtual = 17815\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 110da1490\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5830 ; free virtual = 17815\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 110da1490\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5831 ; free virtual = 17816\n",
      "Ending Placer Task | Checksum: a8b6e896\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5831 ; free virtual = 17814\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "86 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5856 ; free virtual = 17839\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5693 ; free virtual = 17796\n",
      "INFO: [Common 17-1381] The checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5704 ; free virtual = 17776\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5714 ; free virtual = 17787\n",
      "Command: phys_opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.\n",
      "INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "95 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "phys_opt_design completed successfully\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5539 ; free virtual = 17730\n",
      "INFO: [Common 17-1381] The checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 162e2fb4 ConstDB: 0 ShapeSum: 9288b8e2 RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 8b87e8e1\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5481 ; free virtual = 17640\n",
      "Post Restoration Checksum: NetGraph: 63f3fda0 NumContArr: 2793eb41 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Create Timer\n",
      "Phase 2.1 Create Timer | Checksum: 8b87e8e1\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5513 ; free virtual = 17672\n",
      "\n",
      "Phase 2.2 Fix Topology Constraints\n",
      "Phase 2.2 Fix Topology Constraints | Checksum: 8b87e8e1\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5474 ; free virtual = 17633\n",
      "\n",
      "Phase 2.3 Pre Route Cleanup\n",
      "Phase 2.3 Pre Route Cleanup | Checksum: 8b87e8e1\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3118.586 ; gain = 0.000 ; free physical = 5474 ; free virtual = 17633\n",
      " Number of Nodes with overlaps = 0\n",
      "\n",
      "Phase 2.4 Update Timing\n",
      "Phase 2.4 Update Timing | Checksum: 1cbcbac67\n",
      "\n",
      "Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3124.738 ; gain = 6.152 ; free physical = 5385 ; free virtual = 17545\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.609  | TNS=0.000  | WHS=-0.300 | THS=-314.568|\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 16d7230c2\n",
      "\n",
      "Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3124.738 ; gain = 6.152 ; free physical = 5391 ; free virtual = 17551\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0 %\n",
      "  Global Horizontal Routing Utilization  = 0 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 29792\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 29792\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: c4df541a\n",
      "\n",
      "Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5381 ; free virtual = 17541\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 1539\n",
      " Number of Nodes with overlaps = 137\n",
      " Number of Nodes with overlaps = 23\n",
      " Number of Nodes with overlaps = 9\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.852  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 22b814b4d\n",
      "\n",
      "Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5399 ; free virtual = 17559\n",
      "\n",
      "Phase 4.2 Global Iteration 1\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.852  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.2 Global Iteration 1 | Checksum: 206f56e7c\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5399 ; free virtual = 17560\n",
      "Phase 4 Rip-up And Reroute | Checksum: 206f56e7c\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5399 ; free virtual = 17560\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "\n",
      "Phase 5.1 Delay CleanUp\n",
      "\n",
      "Phase 5.1.1 Update Timing\n",
      "Phase 5.1.1 Update Timing | Checksum: 1a6b054a1\n",
      "\n",
      "Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5408 ; free virtual = 17568\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.852  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 5.1 Delay CleanUp | Checksum: 1a6b054a1\n",
      "\n",
      "Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5408 ; free virtual = 17568\n",
      "\n",
      "Phase 5.2 Clock Skew Optimization\n",
      "Phase 5.2 Clock Skew Optimization | Checksum: 1a6b054a1\n",
      "\n",
      "Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5408 ; free virtual = 17568\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 1a6b054a1\n",
      "\n",
      "Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5408 ; free virtual = 17568\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "\n",
      "Phase 6.1.1 Update Timing\n",
      "Phase 6.1.1 Update Timing | Checksum: 226b5b1ac\n",
      "\n",
      "Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5410 ; free virtual = 17570\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.852  | TNS=0.000  | WHS=0.012  | THS=0.000  |\n",
      "\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 23d267100\n",
      "\n",
      "Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5410 ; free virtual = 17570\n",
      "Phase 6 Post Hold Fix | Checksum: 23d267100\n",
      "\n",
      "Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5410 ; free virtual = 17570\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 5.83535 %\n",
      "  Global Horizontal Routing Utilization  = 6.99645 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 22bc5c0af\n",
      "\n",
      "Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5409 ; free virtual = 17572\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 22bc5c0af\n",
      "\n",
      "Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5409 ; free virtual = 17572\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 182ea36d4\n",
      "\n",
      "Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5413 ; free virtual = 17575\n",
      "\n",
      "Phase 10 Post Router Timing\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=0.852  | TNS=0.000  | WHS=0.012  | THS=0.000  |\n",
      "\n",
      "INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.\n",
      "Phase 10 Post Router Timing | Checksum: 182ea36d4\n",
      "\n",
      "Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5421 ; free virtual = 17583\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5463 ; free virtual = 17625\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "111 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3128.738 ; gain = 10.152 ; free physical = 5463 ; free virtual = 17625\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3136.742 ; gain = 0.000 ; free physical = 5262 ; free virtual = 17566\n",
      "INFO: [Common 17-1381] The checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/lxz/KP200pro/FPGA/HLS4ML/minst/hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.\n",
      "Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.\n",
      "123 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "Command: write_bitstream -force design_1_wrapper.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).\n",
      "INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings\n",
      "INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.\n",
      "INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.\n",
      "Loading data files...\n",
      "Loading site data...\n",
      "Loading route data...\n",
      "Processing options...\n",
      "Creating bitmap...\n",
      "Creating bitstream...\n",
      "Writing bitstream ./design_1_wrapper.bit...\n",
      "INFO: [Vivado 12-1842] Bitgen Completed Successfully.\n",
      "INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "145 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "write_bitstream completed successfully\n",
      "write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 3555.391 ; gain = 260.492 ; free physical = 5165 ; free virtual = 17495\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 09:56:22 2025...\n",
      "[Thu Apr 10 09:56:23 2025] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:09:33 ; elapsed = 00:05:57 . Memory (MB): peak = 2357.344 ; gain = 0.000 ; free physical = 6870 ; free virtual = 19200\n",
      "# open_run impl_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2357.344 ; gain = 0.000 ; free physical = 6687 ; free virtual = 19023\n",
      "INFO: [Netlist 29-17] Analyzing 2718 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2020.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Timing 38-478] Restoring timing data from binary archive.\n",
      "INFO: [Timing 38-479] Binary timing data restore complete.\n",
      "INFO: [Project 1-856] Restoring constraints from binary archive.\n",
      "INFO: [Project 1-853] Binary constraint restore complete.\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2725.133 ; gain = 32.008 ; free physical = 6036 ; free virtual = 18374\n",
      "Restored from archive | CPU: 1.090000 secs | Memory: 37.083626 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2725.133 ; gain = 32.008 ; free physical = 6036 ; free virtual = 18374\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.133 ; gain = 0.000 ; free physical = 6035 ; free virtual = 18374\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 9 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "  SRLC32E => SRL16E: 3 instances\n",
      "\n",
      "open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2725.133 ; gain = 367.789 ; free physical = 6035 ; free virtual = 18374\n",
      "# report_utilization -file util.rpt -hierarchical -hierarchical_percentages\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 09:56:37 2025...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '5.444',\n",
       "  'BestLatency': '6273',\n",
       "  'WorstLatency': '6273',\n",
       "  'IntervalMin': '6274',\n",
       "  'IntervalMax': '6274',\n",
       "  'BRAM_18K': '18',\n",
       "  'DSP': '10',\n",
       "  'FF': '19193',\n",
       "  'LUT': '25809',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '280',\n",
       "  'AvailableDSP': '220',\n",
       "  'AvailableFF': '106400',\n",
       "  'AvailableLUT': '53200',\n",
       "  'AvailableURAM': '0'},\n",
       " 'TimingReport': {'WNS': 0.851,\n",
       "  'TNS': 0.0,\n",
       "  'WHS': 0.013,\n",
       "  'THS': 0.0,\n",
       "  'WPWS': 3.75,\n",
       "  'TPWS': 0.0}}"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False, export=True, bitfile=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'LUT': 27.47, 'FF': 19.21, 'BRAM': 9.64, 'DSP': 4.55}\n"
     ]
    }
   ],
   "source": [
    "def parse_resource_utilization(file_path):\n",
    "    def extract_utilization(lines, start, end, targets):\n",
    "        results = {}\n",
    "        for line in lines[start:end]:\n",
    "            parts = [p.strip() for p in line.strip().split('|')]\n",
    "            if len(parts) >= 6 and parts[1] in targets:\n",
    "                # 处理百分比符号并转换为浮点数\n",
    "                util = parts[5].replace('%', '')\n",
    "                results[parts[1]] = float(util)\n",
    "        return results\n",
    "    \n",
    "    with open(file_path, 'r') as f:\n",
    "        content = f.readlines()\n",
    "\n",
    "    # 确保索引从 0开始计算（行号-1）\n",
    "    lut_ff = extract_utilization(content, 30, 44, ['Slice LUTs', 'Slice Registers'])\n",
    "    bram = extract_utilization(content, 100, 109, ['Block RAM Tile'])\n",
    "    dsp = extract_utilization(content, 115, 121, ['DSPs'])\n",
    "\n",
    "    return {\n",
    "        'LUT': lut_ff.get('Slice LUTs'),\n",
    "        'FF': lut_ff.get('Slice Registers'),\n",
    "        'BRAM': bram.get('Block RAM Tile'),\n",
    "        'DSP': dsp.get('DSPs')\n",
    "    }\n",
    "\n",
    "# 使用示例\n",
    "file_path = 'hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_utilization_placed.rpt'\n",
    "result = parse_resource_utilization(file_path)\n",
    "print(result)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'芯片总功耗(W)': 1.541, '动态功耗(W)': 1.402, '静态功耗(W)': 0.139}\n"
     ]
    }
   ],
   "source": [
    "def extract_power_values(file_path):\n",
    "    # 打开文件并读取第 32 至 45 行\n",
    "    with open(file_path, 'r') as file:\n",
    "        lines = file.readlines()[31:45] # 注意 Python 的索引是从 0 开始的，所以 32 行对应索引 31\n",
    "    \n",
    "    # 初始化返回值\n",
    "    total_on_chip_power = None\n",
    "    dynamic_power = None\n",
    "    device_static_power = None\n",
    "\n",
    "    # 遍历每一行，提取所需的值\n",
    "    for line in lines:\n",
    "        if 'Total On-Chip Power (W)' in line:\n",
    "            # 提取字符串并转为 float\n",
    "            total_on_chip_power = float(line.split('|')[2].strip())\n",
    "        elif 'Dynamic (W)' in line:\n",
    "            dynamic_power = float(line.split('|')[2].strip())\n",
    "        elif 'Device Static (W)' in line:\n",
    "            device_static_power = float(line.split('|')[2].strip())\n",
    "\n",
    "    return {\n",
    "        '芯片总功耗(W)': total_on_chip_power,\n",
    "        '动态功耗(W)': dynamic_power,\n",
    "        '静态功耗(W)': device_static_power\n",
    "    }\n",
    "\n",
    "# 示例调用\n",
    "file_path = 'hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_power_routed.rpt'\n",
    "power_values = extract_power_values(file_path)\n",
    "print(power_values)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "成功复制 'hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper.bit' 到 'pynq-z2/hls4ml_nn.bit'\n",
      "成功复制 'hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh' 到 'pynq-z2/hls4ml_nn.hwh'\n",
      "成功复制 'hls4ml_prj/test/axi_stream_driver.py' 到 'pynq-z2/axi_stream_driver.py'\n"
     ]
    }
   ],
   "source": [
    "import shutil\n",
    "\n",
    "source_bit = \"hls4ml_prj/test/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper.bit\"\n",
    "dest_bit = \"pynq-z2/hls4ml_nn.bit\"\n",
    "\n",
    "source_hwh = \"hls4ml_prj/test/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\"\n",
    "dest_hwh = \"pynq-z2/hls4ml_nn.hwh\"\n",
    "\n",
    "source_driver = \"hls4ml_prj/test/axi_stream_driver.py\"\n",
    "dest_driver = \"pynq-z2/axi_stream_driver.py\"\n",
    "\n",
    "# 如果目标文件夹不存在，则创建\n",
    "dest_dir = \"pynq-z2\"\n",
    "if not os.path.exists(dest_dir):\n",
    "    os.makedirs(dest_dir)\n",
    "    print(f\"已创建目标文件夹: {dest_dir}\")\n",
    "\n",
    "# 复制 .bit 文件并重命名\n",
    "try:\n",
    "    shutil.copy(source_bit, dest_bit)\n",
    "    print(f\"成功复制 '{source_bit}' 到 '{dest_bit}'\")\n",
    "except Exception as e:\n",
    "    print(f\"复制 '{source_bit}' 到 '{dest_bit}' 时出错: {e}\")\n",
    "\n",
    "# 复制 .hwh 文件并重命名\n",
    "try:\n",
    "    shutil.copy(source_hwh, dest_hwh)\n",
    "    print(f\"成功复制 '{source_hwh}' 到 '{dest_hwh}'\")\n",
    "except Exception as e:\n",
    "    print(f\"复制 '{source_hwh}' 到 '{dest_hwh}' 时出错: {e}\")\n",
    "\n",
    "# 复制 axi_stream_driver 到目标文件夹\n",
    "try:\n",
    "    shutil.copy(source_driver, dest_driver)\n",
    "    print(f\"成功复制 '{source_driver}' 到 '{dest_driver}'\")\n",
    "except Exception as e:\n",
    "    print(f\"复制 '{source_driver}' 到 '{dest_driver}' 时出错: {e}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "硬件推理准确率: 93.61%\n"
     ]
    }
   ],
   "source": [
    "# 加载预测结果 (从 y_hw.npy 文件)\n",
    "predictions = np.load(\"y_hw.npy\")\n",
    "# 提取预测类别\n",
    "predicted_classes = np.argmax(predictions, axis=1)\n",
    "# 提取真实类别\n",
    "true_classes = np.argmax(y_test, axis=1)\n",
    "# 使用 sklearn 的 accuracy_score 计算准确率\n",
    "accuracy = accuracy_score(true_classes, predicted_classes)\n",
    "print(f\"硬件推理准确率: {accuracy * 100:.2f}%\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
