HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||I2C.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/52||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||I2C.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/54||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||I2C.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/56||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||I2C.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/58||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||I2C.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/60||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||I2C.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/62||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||I2C.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/66||I2C_sb_MSS_syn.v(650);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb_MSS\I2C_sb_MSS_syn.v'/linenumber/650
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||I2C.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/134||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||I2C.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/135||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||I2C.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/136||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||I2C.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/137||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||I2C.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/138||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||I2C.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/139||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||I2C.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/140||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||I2C.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/141||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||I2C.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/142||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||I2C.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/143||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||I2C.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/144||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||I2C.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/145||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||I2C.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/146||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||I2C.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/147||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||I2C.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/148||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||I2C.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/149||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||I2C.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/150||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||I2C.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/151||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||I2C.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/152||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||I2C.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/153||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||I2C.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/154||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||I2C.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/155||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||I2C.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/156||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||I2C.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/157||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||I2C.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/158||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/159||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||I2C.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/160||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||I2C.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/161||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||I2C.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/162||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||I2C.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/163||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||I2C.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/164||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||I2C.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/174||I2C_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||I2C.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/175||I2C_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||I2C.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/176||I2C_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||I2C.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/177||I2C_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||I2C.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/198||i2c_master.v(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/41
Implementation;Synthesis||CG1340||@W:Index into variable save_addr could be out of range ; a simulation mismatch is possible.||I2C.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/199||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||CG1340||@W:Index into variable save_data could be out of range ; a simulation mismatch is possible.||I2C.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/200||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input data is unused.||I2C.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/210||I2C.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C\I2C.v'/linenumber/29
Implementation;Synthesis||CL189||@N: Register bit counter[7] is always 0.||I2C.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/215||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of counter[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||I2C.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/216||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||CL189||@N: Register bit counter[6] is always 0.||I2C.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/217||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of counter[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||I2C.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/218||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||CL189||@N: Register bit counter[5] is always 0.||I2C.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/219||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of counter[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||I2C.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/220||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||I2C.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/221||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit counter[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/222||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of counter[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||I2C.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/223||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input XTL is unused.||I2C.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/238||I2C_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||I2C.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/245||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||I2C.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/246||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||I2C.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/247||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||I2C.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/248||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||I2C.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/249||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||I2C.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/256||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||I2C.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/263||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||I2C.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/270||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||I2C.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/277||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||I2C.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/287||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||I2C.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/288||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||I2C.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/289||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||I2C.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/290||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||I2C.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/291||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||I2C.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/292||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||I2C.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/293||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||I2C.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/294||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||I2C.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/295||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||I2C.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/296||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||I2C.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/297||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||I2C.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/298||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||I2C.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/299||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||I2C.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/300||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||I2C.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/301||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||I2C.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/302||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||I2C.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/303||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||I2C.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/304||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||I2C.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/305||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||I2C.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/306||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||I2C.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/307||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||I2C.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/308||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||I2C.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/309||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||I2C.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/310||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||I2C.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/311||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||I2C.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/312||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||I2C.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/313||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||I2C.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/314||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||I2C.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/315||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||I2C.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/316||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||I2C.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/317||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||I2C.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/318||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||I2C.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/319||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||BN132||@W:Removing sequential instance I2C_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance I2C_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/459||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance i2c_top_0.uut.state[7:0] is being ignored due to limitations in architecture. ||I2C.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/460||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance i2c_top_0.uut.i2c_scl_enable is being ignored due to limitations in architecture. ||I2C.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/461||i2c_master.v(62);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/62
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance i2c_top_0.uut.clk_count[6:0] is being ignored due to limitations in architecture. ||I2C.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/462||i2c_master.v(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/46
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance i2c_top_0.uut.i2c_clk is being ignored due to limitations in architecture. ||I2C.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/463||i2c_master.v(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/46
Implementation;Synthesis||FX1171||@N: Found instance i2c_top_0.uut.sda_out with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||I2C.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/464||i2c_master.v(154);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/154
Implementation;Synthesis||FX1171||@N: Found instance i2c_top_0.uut.write_enable with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||I2C.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/465||i2c_master.v(154);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/154
Implementation;Synthesis||FX1171||@N: Found instance i2c_top_0.uut.i2c_clk with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||I2C.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/466||i2c_master.v(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||I2C.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/473||i2c_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||I2C.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/474||i2c_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||I2C.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/475||i2c_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||I2C.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/476||i2c_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||I2C.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/477||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||I2C.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/478||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||I2C.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/479||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||I2C.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/480||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance i2c_top_0.uut.save_data[1] is reduced to a combinational gate by constant propagation.||I2C.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/481||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||MO129||@W:Sequential instance i2c_top_0.uut.save_data[7] is reduced to a combinational gate by constant propagation.||I2C.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/482||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||I2C.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/483||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance i2c_top_0.uut.save_addr[2] is reduced to a combinational gate by constant propagation.||I2C.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/484||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||I2C.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/485||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||I2C.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/486||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||I2C.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/487||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||I2C.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/488||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||I2C.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/489||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||I2C.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/490||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||I2C.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/491||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||I2C.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/492||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||I2C.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/493||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance I2C_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||I2C.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/494||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/501||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/502||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/503||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/504||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/505||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/506||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/507||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/508||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/509||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/510||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/511||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||I2C.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/512||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||I2C.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/513||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||I2C.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/514||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||I2C.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/515||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||I2C.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/516||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||I2C.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/517||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||I2C.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/518||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||I2C.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/519||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||I2C.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/520||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||I2C.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/521||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||I2C.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/522||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||I2C.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/523||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||I2C.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/524||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=69 on top level netlist I2C ||I2C.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/525||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock I2C_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 44 sequential elements including I2C_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||I2C.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/559||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||MT530||@W:Found inferred clock i2c_master|i2c_clk_inferred_clock which controls 28 sequential elements including i2c_top_0.uut.save_addr[7:6]. This clock has no specified timing constraint which may adversely impact design performance. ||I2C.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/560||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||MT530||@W:Found inferred clock I2C_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including I2C_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||I2C.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/561||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||I2C.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/563||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||I2C.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/633||i2c_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||I2C.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/634||i2c_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||I2C.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/635||i2c_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.I2C_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||I2C.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/636||i2c_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\FABOSC_0\I2C_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance I2C_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance I2C_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/637||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance I2C_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance I2C_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/638||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance I2C_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance I2C_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/639||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance I2C_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance I2C_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/640||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||MO231||@N: Found counter in view:work.i2c_master(verilog) instance clk_count[6:0] ||I2C.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/653||i2c_master.v(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/46
Implementation;Synthesis||MO161||@W:Register bit save_data[5] (in view view:work.i2c_master(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||I2C.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/654||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||MO161||@W:Register bit save_data[4] (in view view:work.i2c_master(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||I2C.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/655||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||MO161||@W:Register bit save_data[3] (in view view:work.i2c_master(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||I2C.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/656||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||MO161||@W:Register bit save_addr[7] (in view view:work.i2c_master(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||I2C.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/657||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||MO161||@W:Register bit save_addr[6] (in view view:work.i2c_master(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||I2C.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/658||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||BN362||@N: Removing sequential instance state[6] (in view: work.i2c_master(verilog)) because it does not drive other instances.||I2C.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/659||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||BN362||@N: Removing sequential instance state[7] (in view: work.i2c_master(verilog)) because it does not drive other instances.||I2C.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/660||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||BN362||@N: Removing sequential instance state[4] (in view: work.i2c_master(verilog)) because it does not drive other instances.||I2C.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/661||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||BN362||@N: Removing sequential instance state[5] (in view: work.i2c_master(verilog)) because it does not drive other instances.||I2C.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/662||i2c_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\i2c_master.v'/linenumber/75
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/666||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sm0_state[6] (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/667||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN114||@W:Removing instance I2C_sb_0.SYSRESET_POR (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/688||i2c_sb.v(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_sb\I2C_sb.v'/linenumber/243
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.release_sdif2_core (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/689||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.release_sdif1_core (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/691||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.release_sdif0_core (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/693||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/695||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.RESET_N_M2F_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/696||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/697||coreresetp.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/496
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/698||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/700||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/702||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/704||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/706||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/708||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/709||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/710||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/711||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/712||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/713||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/714||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.RESET_N_M2F_clk_base (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/715||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/716||coreresetp.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/496
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/717||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/718||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/719||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/720||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/721||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.ddr_settled (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/722||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.release_sdif3_core (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/724||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/726||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/727||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/728||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/729||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/730||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/731||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/732||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/733||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.MSS_HPMS_READY_int (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/734||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sm0_state[5] (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/735||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sm0_state[4] (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/736||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sm0_state[3] (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/737||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sm0_state[2] (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/738||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sm0_state[1] (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/739||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.sm0_state[0] (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/740||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.mss_ready_state (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/741||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||BN362||@N: Removing sequential instance I2C_sb_0.CORERESETP_0.mss_ready_select (in view: work.I2C(verilog)) because it does not drive other instances.||I2C.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/742||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||FP130||@N: Promoting Net i2c_top_0.uut.i2c_clk on CLKINT  I_39 ||I2C.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/758||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||I2C.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/786||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||I2C.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/787||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||I2C.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/788||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock I2C_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net I2C_sb_0.CCC_0.GL0_net.||I2C.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/799||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock i2c_master|i2c_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net i2c_top_0.uut.i2c_clk_0.||I2C.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/800||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock I2C_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net I2C_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.||I2C.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C.srr'/linenumber/801||null;null
Implementation;Place and Route;RootName:I2C
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||I2C_layout_log.log;liberoaction://open_report/file/I2C_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||I2C_generateBitstream.log;liberoaction://open_report/file/I2C_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:I2C
