static void * F_1 ( void * V_1 )\r\n{\r\nunsigned long V_2 = ( unsigned long ) V_1 ;\r\nT_1 * V_3 ;\r\nV_3 = F_2 ( V_4 , V_2 ) ;\r\nif ( ! V_3 || ! F_3 ( * V_3 ) )\r\nreturn NULL ;\r\nV_2 = ( F_4 ( * V_3 ) << V_5 ) | ( V_2 & ~ V_6 ) ;\r\nreturn F_5 ( V_2 ) ;\r\n}\r\nvoid F_6 ( struct V_7 * V_7 , struct V_8 * V_9 ,\r\nunsigned long * V_10 , long V_11 , int V_12 )\r\n{\r\nstruct V_8 * V_13 , * V_14 ;\r\nunsigned long V_15 ;\r\nif ( * V_10 & V_16 ) {\r\nV_15 = * V_10 & V_17 ;\r\nV_13 = & V_7 -> V_18 . V_19 [ V_15 ] ;\r\nif ( V_12 )\r\nV_13 = F_1 ( V_13 ) ;\r\nV_14 = & V_7 -> V_18 . V_19 [ V_13 -> V_20 ] ;\r\nif ( V_12 )\r\nV_14 = F_1 ( V_14 ) ;\r\nV_9 -> V_21 = V_15 ;\r\nV_9 -> V_20 = V_13 -> V_20 ;\r\nV_14 -> V_21 = V_11 ;\r\nV_13 -> V_20 = V_11 ;\r\n} else {\r\nV_9 -> V_21 = V_9 -> V_20 = V_11 ;\r\nV_15 = V_11 ;\r\n}\r\nF_7 () ;\r\n* V_10 = V_15 | V_22 | V_16 ;\r\n}\r\nstatic void F_8 ( struct V_7 * V_7 , long V_11 ,\r\nstruct V_8 * V_9 ,\r\nunsigned long V_23 , unsigned long V_24 )\r\n{\r\nstruct V_8 * V_25 , * V_26 ;\r\nunsigned long V_27 , V_28 , V_13 ;\r\nstruct V_29 * V_30 ;\r\nunsigned long * V_10 ;\r\nunsigned long V_31 ;\r\nV_31 = V_24 & ( V_32 | V_33 ) ;\r\nV_28 = V_9 -> V_34 |= V_31 ;\r\nV_27 = F_9 ( V_28 , F_10 ( V_23 , V_28 ) ) ;\r\nV_30 = F_11 ( F_12 ( V_7 ) , V_27 ) ;\r\nif ( ! V_30 || ( V_30 -> V_35 & V_36 ) )\r\nreturn;\r\nV_10 = F_1 ( & V_30 -> V_10 [ V_27 - V_30 -> V_37 ] ) ;\r\nF_13 ( V_10 ) ;\r\nV_13 = * V_10 & V_17 ;\r\nV_25 = F_1 ( & V_7 -> V_18 . V_19 [ V_9 -> V_21 ] ) ;\r\nV_26 = F_1 ( & V_7 -> V_18 . V_19 [ V_9 -> V_20 ] ) ;\r\nV_25 -> V_20 = V_9 -> V_20 ;\r\nV_26 -> V_21 = V_9 -> V_21 ;\r\nif ( V_13 == V_11 ) {\r\nV_13 = V_9 -> V_21 ;\r\nif ( V_13 == V_11 )\r\n* V_10 &= ~ ( V_16 | V_17 ) ;\r\nelse\r\n* V_10 = ( * V_10 & ~ V_17 ) | V_13 ;\r\n}\r\n* V_10 |= V_31 << V_38 ;\r\nF_14 ( V_10 ) ;\r\n}\r\nstatic T_1 F_15 ( struct V_39 * V_40 , unsigned long V_41 ,\r\nint V_42 , unsigned long * V_43 )\r\n{\r\nT_1 * V_44 ;\r\nunsigned long V_45 = * V_43 ;\r\nunsigned int V_46 ;\r\nV_44 = F_16 ( V_40 -> V_18 . V_47 , V_41 , & V_46 ) ;\r\nif ( ! V_44 )\r\nreturn F_17 ( 0 ) ;\r\nif ( V_46 )\r\n* V_43 = 1ul << V_46 ;\r\nelse\r\n* V_43 = V_48 ;\r\nif ( V_45 > * V_43 )\r\nreturn F_17 ( 0 ) ;\r\nif ( ! F_3 ( * V_44 ) )\r\nreturn F_17 ( 0 ) ;\r\nreturn F_18 ( V_44 , V_42 ) ;\r\n}\r\nstatic inline void F_19 ( unsigned long * V_49 , unsigned long V_23 )\r\n{\r\nasm volatile(PPC_RELEASE_BARRIER "" : : : "memory");\r\nV_49 [ 0 ] = V_23 ;\r\n}\r\nlong F_20 ( struct V_39 * V_40 , unsigned long V_35 ,\r\nlong V_11 , unsigned long V_50 , unsigned long V_28 )\r\n{\r\nstruct V_7 * V_7 = V_40 -> V_7 ;\r\nunsigned long V_15 , V_51 , V_52 , V_27 , V_53 ;\r\nunsigned long V_54 , V_41 ;\r\nunsigned long * V_49 ;\r\nstruct V_8 * V_9 ;\r\nunsigned long V_55 = V_28 ;\r\nstruct V_29 * V_30 ;\r\nunsigned long * V_56 , V_57 ;\r\nunsigned long V_58 ;\r\nunsigned long * V_10 ;\r\nT_1 V_59 ;\r\nunsigned int V_42 ;\r\nunsigned long V_60 ;\r\nunsigned long V_31 ;\r\nbool V_12 = V_40 -> V_18 . V_61 -> V_62 == V_63 ;\r\nV_53 = F_10 ( V_50 , V_28 ) ;\r\nif ( ! V_53 )\r\nreturn V_64 ;\r\nV_42 = F_21 ( V_28 ) ;\r\nV_50 &= ~ ( V_65 | V_66 | V_67 ) ;\r\nV_60 = V_7 -> V_68 ;\r\nF_22 () ;\r\nV_52 = ( V_28 & V_69 ) & ~ ( V_53 - 1 ) ;\r\nV_27 = V_52 >> V_5 ;\r\nV_30 = F_11 ( F_12 ( V_7 ) , V_27 ) ;\r\nV_51 = 0 ;\r\nV_58 = ~ 0ul ;\r\nV_10 = NULL ;\r\nif ( ! ( V_30 && ! ( V_30 -> V_35 & V_36 ) ) ) {\r\nif ( ! F_23 ( V_70 ) )\r\nreturn V_64 ;\r\nV_50 |= V_66 ;\r\nV_28 |= V_71 | V_72 ;\r\ngoto V_73;\r\n}\r\nif ( ! F_24 ( V_30 , V_53 ) )\r\nreturn V_64 ;\r\nV_54 = V_27 - V_30 -> V_37 ;\r\nV_10 = & V_30 -> V_10 [ V_54 ] ;\r\nif ( ! V_7 -> V_18 . V_74 ) {\r\nV_56 = V_7 -> V_18 . V_75 [ V_30 -> V_76 ] ;\r\nif ( ! V_56 )\r\nreturn V_64 ;\r\nV_56 += V_54 ;\r\nif ( V_12 )\r\nV_56 = F_1 ( V_56 ) ;\r\nV_51 = * V_56 ;\r\nif ( ! V_51 )\r\nreturn V_77 ;\r\nV_58 = V_51 & ( V_78 | V_79 ) ;\r\nV_57 = V_48 << ( V_51 & V_80 ) ;\r\nV_51 &= V_6 ;\r\n} else {\r\nV_41 = F_25 ( V_30 , V_27 ) ;\r\nV_57 = V_53 ;\r\nV_59 = F_15 ( V_40 , V_41 , V_42 , & V_57 ) ;\r\nif ( F_3 ( V_59 ) ) {\r\nif ( V_42 && ! F_26 ( V_59 ) )\r\nV_28 = F_27 ( V_28 ) ;\r\nV_58 = F_28 ( F_29 ( V_59 ) ) ;\r\nV_51 = F_4 ( V_59 ) << V_5 ;\r\n}\r\n}\r\nif ( V_57 < V_53 )\r\nreturn V_64 ;\r\nif ( V_51 && V_57 > V_53 )\r\nV_51 |= V_52 & ( V_57 - 1 ) ;\r\nV_28 &= ~ ( V_81 - V_53 ) ;\r\nV_28 |= V_51 ;\r\nif ( V_51 )\r\nV_50 |= V_67 ;\r\nelse\r\nV_50 |= V_66 ;\r\nif ( V_58 != ~ 0ul && ! F_30 ( V_28 , V_58 ) ) {\r\nif ( V_58 )\r\nreturn V_64 ;\r\nV_28 &= ~ ( V_79 | V_78 | V_82 ) ;\r\nV_28 |= V_83 ;\r\n}\r\nV_73:\r\nif ( V_11 >= V_84 )\r\nreturn V_64 ;\r\nif ( F_31 ( ( V_35 & V_85 ) == 0 ) ) {\r\nV_11 &= ~ 7UL ;\r\nV_49 = ( unsigned long * ) ( V_7 -> V_18 . V_86 + ( V_11 << 4 ) ) ;\r\nfor ( V_15 = 0 ; V_15 < 8 ; ++ V_15 ) {\r\nif ( ( * V_49 & V_67 ) == 0 &&\r\nF_32 ( V_49 , V_65 | V_67 |\r\nV_66 ) )\r\nbreak;\r\nV_49 += 2 ;\r\n}\r\nif ( V_15 == 8 ) {\r\nV_49 -= 16 ;\r\nfor ( V_15 = 0 ; V_15 < 8 ; ++ V_15 ) {\r\nwhile ( ! F_32 ( V_49 , V_65 ) )\r\nF_33 () ;\r\nif ( ! ( * V_49 & ( V_67 | V_66 ) ) )\r\nbreak;\r\n* V_49 &= ~ V_65 ;\r\nV_49 += 2 ;\r\n}\r\nif ( V_15 == 8 )\r\nreturn V_87 ;\r\n}\r\nV_11 += V_15 ;\r\n} else {\r\nV_49 = ( unsigned long * ) ( V_7 -> V_18 . V_86 + ( V_11 << 4 ) ) ;\r\nif ( ! F_32 ( V_49 , V_65 | V_67 |\r\nV_66 ) ) {\r\nwhile ( ! F_32 ( V_49 , V_65 ) )\r\nF_33 () ;\r\nif ( * V_49 & ( V_67 | V_66 ) ) {\r\n* V_49 &= ~ V_65 ;\r\nreturn V_87 ;\r\n}\r\n}\r\n}\r\nV_9 = & V_7 -> V_18 . V_19 [ V_11 ] ;\r\nif ( V_12 )\r\nV_9 = F_1 ( V_9 ) ;\r\nif ( V_9 )\r\nV_9 -> V_34 = V_55 ;\r\nif ( V_50 & V_67 ) {\r\nif ( V_12 )\r\nV_10 = F_1 ( V_10 ) ;\r\nF_13 ( V_10 ) ;\r\nif ( V_7 -> V_18 . V_74 &&\r\nF_34 ( V_40 , V_60 ) ) {\r\nV_50 |= V_66 ;\r\nV_50 &= ~ V_67 ;\r\nF_14 ( V_10 ) ;\r\n} else {\r\nF_6 ( V_7 , V_9 , V_10 , V_11 ,\r\nV_12 ) ;\r\nV_31 = * V_10 >> V_38 ;\r\nV_28 &= V_31 | ~ ( V_32 | V_33 ) ;\r\n}\r\n}\r\nV_49 [ 1 ] = V_28 ;\r\nF_35 () ;\r\nV_49 [ 0 ] = V_50 ;\r\nasm volatile("ptesync" : : : "memory");\r\nV_40 -> V_18 . V_88 [ 4 ] = V_11 ;\r\nreturn V_89 ;\r\n}\r\nstatic inline int F_36 ( unsigned int * V_90 )\r\n{\r\nunsigned int V_91 , V_92 ;\r\nunsigned int V_93 = V_94 ;\r\nasm volatile("1:lwarx %1,0,%2\n"\r\n" cmpwi cr0,%1,0\n"\r\n" bne 2f\n"\r\n" stwcx. %3,0,%2\n"\r\n" bne- 1b\n"\r\n" isync\n"\r\n"2:"\r\n: "=&r" (tmp), "=&r" (old)\r\n: "r" (lock), "r" (token)\r\n: "cc", "memory");\r\nreturn V_92 == 0 ;\r\n}\r\nlong F_37 ( struct V_39 * V_40 , unsigned long V_35 ,\r\nunsigned long V_11 , unsigned long V_95 ,\r\nunsigned long V_96 )\r\n{\r\nstruct V_7 * V_7 = V_40 -> V_7 ;\r\nunsigned long * V_49 ;\r\nunsigned long V_97 , V_98 , V_99 ;\r\nstruct V_8 * V_9 ;\r\nif ( V_11 >= V_84 )\r\nreturn V_64 ;\r\nV_49 = ( unsigned long * ) ( V_7 -> V_18 . V_86 + ( V_11 << 4 ) ) ;\r\nwhile ( ! F_32 ( V_49 , V_65 ) )\r\nF_33 () ;\r\nif ( ( V_49 [ 0 ] & ( V_66 | V_67 ) ) == 0 ||\r\n( ( V_35 & V_100 ) && ( V_49 [ 0 ] & ~ 0x7fUL ) != V_95 ) ||\r\n( ( V_35 & V_101 ) && ( V_49 [ 0 ] & V_95 ) != 0 ) ) {\r\nV_49 [ 0 ] &= ~ V_65 ;\r\nreturn V_102 ;\r\n}\r\nV_9 = F_1 ( & V_7 -> V_18 . V_19 [ V_11 ] ) ;\r\nV_97 = V_49 [ 0 ] & ~ V_65 ;\r\nif ( V_97 & V_67 ) {\r\nV_49 [ 0 ] &= ~ V_67 ;\r\nV_99 = F_38 ( V_97 , V_49 [ 1 ] , V_11 ) ;\r\nif ( ! ( V_35 & V_103 ) && F_39 ( & V_7 -> V_104 ) > 1 ) {\r\nwhile ( ! F_36 ( & V_7 -> V_18 . V_105 ) )\r\nF_33 () ;\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile(PPC_TLBIE(%1,%0)"; eieio; tlbsync"\r\n: : "r" (rb), "r" (kvm->arch.lpid));\r\nasm volatile("ptesync" : : : "memory");\r\nV_7 -> V_18 . V_105 = 0 ;\r\n} else {\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile("tlbiel %0" : : "r" (rb));\r\nasm volatile("ptesync" : : : "memory");\r\n}\r\nF_8 ( V_7 , V_11 , V_9 , V_97 , V_49 [ 1 ] ) ;\r\n}\r\nV_98 = V_9 -> V_34 ;\r\nF_19 ( V_49 , 0 ) ;\r\nV_40 -> V_18 . V_88 [ 4 ] = V_97 ;\r\nV_40 -> V_18 . V_88 [ 5 ] = V_98 ;\r\nreturn V_89 ;\r\n}\r\nlong F_40 ( struct V_39 * V_40 )\r\n{\r\nstruct V_7 * V_7 = V_40 -> V_7 ;\r\nunsigned long * args = & V_40 -> V_18 . V_88 [ 4 ] ;\r\nunsigned long * V_106 , * V_107 [ 4 ] , V_108 [ 4 ] ;\r\nlong int V_15 , V_109 , V_110 , V_111 , V_112 , V_113 [ 4 ] ;\r\nunsigned long V_35 , V_114 , V_11 , V_31 ;\r\nlong int V_115 = 0 ;\r\nlong int V_116 = V_89 ;\r\nstruct V_8 * V_9 , * V_117 [ 4 ] ;\r\nif ( F_39 ( & V_7 -> V_104 ) == 1 )\r\nV_115 = 1 ;\r\nfor ( V_15 = 0 ; V_15 < 4 && V_116 == V_89 ; ) {\r\nV_111 = 0 ;\r\nfor (; V_15 < 4 ; ++ V_15 ) {\r\nV_109 = V_15 * 2 ;\r\nV_11 = args [ V_109 ] ;\r\nV_35 = V_11 >> 56 ;\r\nV_11 &= ( ( 1ul << 56 ) - 1 ) ;\r\nV_114 = V_35 >> 6 ;\r\nV_35 &= 3 ;\r\nif ( V_114 == 3 ) {\r\nV_15 = 4 ;\r\nbreak;\r\n}\r\nif ( V_114 != 1 || V_35 == 3 || V_11 >= V_84 ) {\r\nargs [ V_109 ] = ( ( 0xa0 | V_35 ) << 56 ) + V_11 ;\r\nV_116 = V_64 ;\r\nbreak;\r\n}\r\nV_106 = ( unsigned long * )\r\n( V_7 -> V_18 . V_86 + ( V_11 << 4 ) ) ;\r\nif ( ! F_32 ( V_106 , V_65 ) ) {\r\nif ( V_111 )\r\nbreak;\r\nwhile ( ! F_32 ( V_106 , V_65 ) )\r\nF_33 () ;\r\n}\r\nV_112 = 0 ;\r\nif ( V_106 [ 0 ] & ( V_66 | V_67 ) ) {\r\nswitch ( V_35 & 3 ) {\r\ncase 0 :\r\nV_112 = 1 ;\r\nbreak;\r\ncase 1 :\r\nif ( ! ( V_106 [ 0 ] & args [ V_109 + 1 ] ) )\r\nV_112 = 1 ;\r\nbreak;\r\ncase 2 :\r\nif ( ( V_106 [ 0 ] & ~ 0x7fUL ) == args [ V_109 + 1 ] )\r\nV_112 = 1 ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_112 ) {\r\nV_106 [ 0 ] &= ~ V_65 ;\r\nargs [ V_109 ] = ( ( 0x90 | V_35 ) << 56 ) + V_11 ;\r\ncontinue;\r\n}\r\nargs [ V_109 ] = ( ( 0x80 | V_35 ) << 56 ) + V_11 ;\r\nV_9 = F_1 ( & V_7 -> V_18 . V_19 [ V_11 ] ) ;\r\nif ( ! ( V_106 [ 0 ] & V_67 ) ) {\r\nV_31 = V_9 -> V_34 & ( V_32 | V_33 ) ;\r\nargs [ V_109 ] |= V_31 << ( 56 - 5 ) ;\r\nV_106 [ 0 ] = 0 ;\r\ncontinue;\r\n}\r\nV_106 [ 0 ] &= ~ V_67 ;\r\nV_108 [ V_111 ] = F_38 ( V_106 [ 0 ] , V_106 [ 1 ] , V_11 ) ;\r\nV_113 [ V_111 ] = V_109 ;\r\nV_107 [ V_111 ] = V_106 ;\r\nV_117 [ V_111 ] = V_9 ;\r\n++ V_111 ;\r\n}\r\nif ( ! V_111 )\r\nbreak;\r\nif ( ! V_115 ) {\r\nwhile( ! F_36 ( & V_7 -> V_18 . V_105 ) )\r\nF_33 () ;\r\nasm volatile("ptesync" : : : "memory");\r\nfor ( V_110 = 0 ; V_110 < V_111 ; ++ V_110 )\r\nasm volatile(PPC_TLBIE(%1,%0) : :\r\n"r" (tlbrb[k]),\r\n"r" (kvm->arch.lpid));\r\nasm volatile("eieio; tlbsync; ptesync" : : : "memory");\r\nV_7 -> V_18 . V_105 = 0 ;\r\n} else {\r\nasm volatile("ptesync" : : : "memory");\r\nfor ( V_110 = 0 ; V_110 < V_111 ; ++ V_110 )\r\nasm volatile("tlbiel %0" : : "r" (tlbrb[k]));\r\nasm volatile("ptesync" : : : "memory");\r\n}\r\nfor ( V_110 = 0 ; V_110 < V_111 ; ++ V_110 ) {\r\nV_109 = V_113 [ V_110 ] ;\r\nV_11 = args [ V_109 ] & ( ( 1ul << 56 ) - 1 ) ;\r\nV_106 = V_107 [ V_110 ] ;\r\nV_9 = V_117 [ V_110 ] ;\r\nF_8 ( V_7 , V_11 , V_9 , V_106 [ 0 ] , V_106 [ 1 ] ) ;\r\nV_31 = V_9 -> V_34 & ( V_32 | V_33 ) ;\r\nargs [ V_109 ] |= V_31 << ( 56 - 5 ) ;\r\nV_106 [ 0 ] = 0 ;\r\n}\r\n}\r\nreturn V_116 ;\r\n}\r\nlong F_41 ( struct V_39 * V_40 , unsigned long V_35 ,\r\nunsigned long V_11 , unsigned long V_95 ,\r\nunsigned long V_96 )\r\n{\r\nstruct V_7 * V_7 = V_40 -> V_7 ;\r\nunsigned long * V_49 ;\r\nstruct V_8 * V_9 ;\r\nunsigned long V_97 , V_98 , V_99 , V_118 , V_119 ;\r\nif ( V_11 >= V_84 )\r\nreturn V_64 ;\r\nV_49 = ( unsigned long * ) ( V_7 -> V_18 . V_86 + ( V_11 << 4 ) ) ;\r\nwhile ( ! F_32 ( V_49 , V_65 ) )\r\nF_33 () ;\r\nif ( ( V_49 [ 0 ] & ( V_66 | V_67 ) ) == 0 ||\r\n( ( V_35 & V_100 ) && ( V_49 [ 0 ] & ~ 0x7fUL ) != V_95 ) ) {\r\nV_49 [ 0 ] &= ~ V_65 ;\r\nreturn V_102 ;\r\n}\r\nif ( F_39 ( & V_7 -> V_104 ) == 1 )\r\nV_35 |= V_103 ;\r\nV_97 = V_49 [ 0 ] ;\r\nV_119 = ( V_35 << 55 ) & V_81 ;\r\nV_119 |= ( V_35 << 48 ) & V_71 ;\r\nV_119 |= V_35 & ( V_120 | V_121 | V_72 ) ;\r\nV_118 = V_81 | V_120 | V_121 |\r\nV_71 | V_72 ;\r\nV_9 = F_1 ( & V_7 -> V_18 . V_19 [ V_11 ] ) ;\r\nif ( V_9 ) {\r\nV_98 = ( V_9 -> V_34 & ~ V_118 ) | V_119 ;\r\nV_9 -> V_34 = V_98 ;\r\n}\r\nV_98 = ( V_49 [ 1 ] & ~ V_118 ) | V_119 ;\r\nif ( V_97 & V_67 ) {\r\nV_99 = F_38 ( V_97 , V_98 , V_11 ) ;\r\nV_49 [ 0 ] = V_97 & ~ V_67 ;\r\nif ( ! ( V_35 & V_103 ) ) {\r\nwhile( ! F_36 ( & V_7 -> V_18 . V_105 ) )\r\nF_33 () ;\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile(PPC_TLBIE(%1,%0)"; eieio; tlbsync"\r\n: : "r" (rb), "r" (kvm->arch.lpid));\r\nasm volatile("ptesync" : : : "memory");\r\nV_7 -> V_18 . V_105 = 0 ;\r\n} else {\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile("tlbiel %0" : : "r" (rb));\r\nasm volatile("ptesync" : : : "memory");\r\n}\r\n}\r\nV_49 [ 1 ] = V_98 ;\r\nF_35 () ;\r\nV_49 [ 0 ] = V_97 & ~ V_65 ;\r\nasm volatile("ptesync" : : : "memory");\r\nreturn V_89 ;\r\n}\r\nlong F_42 ( struct V_39 * V_40 , unsigned long V_35 ,\r\nunsigned long V_11 )\r\n{\r\nstruct V_7 * V_7 = V_40 -> V_7 ;\r\nunsigned long * V_49 , V_97 , V_98 ;\r\nint V_15 , V_111 = 1 ;\r\nstruct V_8 * V_9 = NULL ;\r\nif ( V_11 >= V_84 )\r\nreturn V_64 ;\r\nif ( V_35 & V_122 ) {\r\nV_11 &= ~ 3 ;\r\nV_111 = 4 ;\r\n}\r\nV_9 = F_1 ( & V_7 -> V_18 . V_19 [ V_11 ] ) ;\r\nfor ( V_15 = 0 ; V_15 < V_111 ; ++ V_15 , ++ V_11 ) {\r\nV_49 = ( unsigned long * ) ( V_7 -> V_18 . V_86 + ( V_11 << 4 ) ) ;\r\nV_97 = V_49 [ 0 ] & ~ V_65 ;\r\nV_98 = V_49 [ 1 ] ;\r\nif ( V_97 & V_66 ) {\r\nV_97 &= ~ V_66 ;\r\nV_97 |= V_67 ;\r\n}\r\nif ( V_97 & V_67 )\r\nV_98 = V_9 [ V_15 ] . V_34 | ( V_98 & ( V_32 | V_33 ) ) ;\r\nV_40 -> V_18 . V_88 [ 4 + V_15 * 2 ] = V_97 ;\r\nV_40 -> V_18 . V_88 [ 5 + V_15 * 2 ] = V_98 ;\r\n}\r\nreturn V_89 ;\r\n}\r\nvoid F_43 ( struct V_7 * V_7 , unsigned long * V_123 ,\r\nunsigned long V_11 )\r\n{\r\nunsigned long V_99 ;\r\nV_123 [ 0 ] &= ~ V_67 ;\r\nV_99 = F_38 ( V_123 [ 0 ] , V_123 [ 1 ] , V_11 ) ;\r\nwhile ( ! F_36 ( & V_7 -> V_18 . V_105 ) )\r\nF_33 () ;\r\nasm volatile("ptesync" : : : "memory");\r\nasm volatile(PPC_TLBIE(%1,%0)"; eieio; tlbsync"\r\n: : "r" (rb), "r" (kvm->arch.lpid));\r\nasm volatile("ptesync" : : : "memory");\r\nV_7 -> V_18 . V_105 = 0 ;\r\n}\r\nvoid F_44 ( struct V_7 * V_7 , unsigned long * V_123 ,\r\nunsigned long V_11 )\r\n{\r\nunsigned long V_99 ;\r\nunsigned char V_124 ;\r\nV_99 = F_38 ( V_123 [ 0 ] , V_123 [ 1 ] , V_11 ) ;\r\nV_124 = ( V_123 [ 1 ] & ~ V_32 ) >> 8 ;\r\n* ( ( char * ) V_123 + 14 ) = V_124 ;\r\nwhile ( ! F_36 ( & V_7 -> V_18 . V_105 ) )\r\nF_33 () ;\r\nasm volatile(PPC_TLBIE(%1,%0)"; eieio; tlbsync"\r\n: : "r" (rb), "r" (kvm->arch.lpid));\r\nasm volatile("ptesync" : : : "memory");\r\nV_7 -> V_18 . V_105 = 0 ;\r\n}\r\nlong F_45 ( struct V_7 * V_7 , T_2 V_125 , unsigned long V_126 ,\r\nunsigned long V_127 )\r\n{\r\nunsigned int V_15 ;\r\nunsigned int V_128 ;\r\nunsigned long V_129 ;\r\nunsigned long V_130 , V_131 ;\r\nunsigned long V_95 ;\r\nunsigned long * V_49 ;\r\nunsigned long V_118 , V_132 ;\r\nunsigned long V_97 , V_98 ;\r\nV_118 = V_133 | V_134 | V_135 ;\r\nV_132 = 0 ;\r\nV_128 = 12 ;\r\nif ( V_126 & V_136 ) {\r\nV_118 |= V_137 ;\r\nV_132 |= V_137 ;\r\nV_128 = V_138 [ ( V_126 & V_139 ) >> 4 ] ;\r\n}\r\nif ( V_126 & V_140 ) {\r\nV_129 = ( 1UL << 40 ) - 1 ;\r\nV_130 = ( V_126 & ~ V_133 ) >> V_141 ;\r\nV_130 ^= V_130 << 25 ;\r\n} else {\r\nV_129 = ( 1UL << 28 ) - 1 ;\r\nV_130 = ( V_126 & ~ V_133 ) >> V_142 ;\r\n}\r\nV_131 = ( V_130 ^ ( ( V_125 & V_129 ) >> V_128 ) ) & V_143 ;\r\nV_95 = V_126 & ~ ( V_129 >> 16 ) ;\r\nV_95 |= ( V_125 & V_129 ) >> 16 ;\r\nif ( V_128 >= 24 )\r\nV_95 &= ~ ( ( 1UL << ( V_128 - 16 ) ) - 1 ) ;\r\nelse\r\nV_95 &= ~ 0x7fUL ;\r\nV_132 |= V_95 ;\r\nfor (; ; ) {\r\nV_49 = ( unsigned long * ) ( V_7 -> V_18 . V_86 + ( V_131 << 7 ) ) ;\r\nfor ( V_15 = 0 ; V_15 < 16 ; V_15 += 2 ) {\r\nV_97 = V_49 [ V_15 ] & ~ V_65 ;\r\nif ( ! ( V_97 & V_127 ) || ( V_97 & V_118 ) != V_132 )\r\ncontinue;\r\nwhile ( ! F_32 ( & V_49 [ V_15 ] , V_65 ) )\r\nF_33 () ;\r\nV_97 = V_49 [ V_15 ] & ~ V_65 ;\r\nV_98 = V_49 [ V_15 + 1 ] ;\r\nif ( ( V_97 & V_127 ) && ( V_97 & V_118 ) == V_132 &&\r\nF_10 ( V_97 , V_98 ) == ( 1ul << V_128 ) )\r\nreturn ( V_131 << 3 ) + ( V_15 >> 1 ) ;\r\nV_49 [ V_15 ] = V_97 ;\r\n}\r\nif ( V_132 & V_135 )\r\nbreak;\r\nV_132 |= V_135 ;\r\nV_131 = V_131 ^ V_143 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nlong F_46 ( struct V_39 * V_40 , unsigned long V_2 ,\r\nunsigned long V_126 , unsigned int V_144 , bool V_145 )\r\n{\r\nstruct V_7 * V_7 = V_40 -> V_7 ;\r\nlong int V_146 ;\r\nunsigned long V_97 , V_98 , V_147 ;\r\nunsigned long * V_49 ;\r\nunsigned long V_127 ;\r\nstruct V_8 * V_9 ;\r\nunsigned long V_148 , V_149 ;\r\nV_127 = V_67 ;\r\nif ( V_144 & V_150 )\r\nV_127 |= V_66 ;\r\nV_146 = F_45 ( V_7 , V_2 , V_126 , V_127 ) ;\r\nif ( V_146 < 0 ) {\r\nif ( V_144 & V_150 )\r\nreturn V_144 ;\r\nreturn 0 ;\r\n}\r\nV_49 = ( unsigned long * ) ( V_7 -> V_18 . V_86 + ( V_146 << 4 ) ) ;\r\nV_97 = V_49 [ 0 ] & ~ V_65 ;\r\nV_98 = V_49 [ 1 ] ;\r\nV_9 = F_1 ( & V_7 -> V_18 . V_19 [ V_146 ] ) ;\r\nV_147 = V_9 -> V_34 ;\r\nF_19 ( V_49 , V_97 ) ;\r\nif ( ( V_144 & V_150 ) && ( V_97 & V_67 ) )\r\nreturn 0 ;\r\nV_148 = V_147 & ( V_81 | V_120 ) ;\r\nV_149 = ( V_40 -> V_18 . V_151 . V_152 & V_153 ) ? V_154 : V_155 ;\r\nV_144 &= ~ V_150 ;\r\nif ( ! V_145 ) {\r\nif ( V_147 & ( V_121 | V_82 ) )\r\nreturn V_144 | V_156 ;\r\nif ( ! F_47 ( V_148 , V_126 & V_149 ) )\r\nreturn V_144 | V_157 ;\r\n} else if ( V_144 & V_158 ) {\r\nif ( ! F_48 ( V_148 , V_126 & V_149 ) )\r\nreturn V_144 | V_159 ;\r\n} else {\r\nif ( ! F_47 ( V_148 , V_126 & V_149 ) )\r\nreturn V_144 | V_159 ;\r\n}\r\nif ( V_145 && ( V_40 -> V_18 . V_151 . V_152 & V_160 ) ) {\r\nunsigned int V_161 = F_49 ( V_147 , V_40 -> V_18 . V_162 ) ;\r\nif ( V_144 & V_158 )\r\nV_161 >>= 1 ;\r\nif ( V_161 & 1 )\r\nreturn V_144 | V_163 ;\r\n}\r\nV_40 -> V_18 . V_164 = V_2 ;\r\nV_40 -> V_18 . V_165 = V_146 ;\r\nV_40 -> V_18 . V_166 [ 0 ] = V_97 ;\r\nV_40 -> V_18 . V_166 [ 1 ] = V_98 ;\r\nif ( V_145 && ( V_40 -> V_18 . V_151 . V_152 & V_167 ) &&\r\n( V_98 & ( V_71 | V_72 ) ) ==\r\n( V_71 | V_72 ) )\r\nreturn - 2 ;\r\nreturn - 1 ;\r\n}
