# Loading project micro_final_exam_2017_testbench
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.final_exam_testbench -L cycloneive_ver -L altera_ver -L altera_mf_ver
# vsim work.final_exam_testbench -L cycloneive_ver -L altera_ver -L altera_mf_ver 
# Start time: 16:36:30 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2706 ps, d:2889 ps, 222 ps );
#    Time: 2889 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,850f
# aa,850f
# ff,4a8c
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 16:38:46 on Dec 13,2018, Elapsed time: 0:02:16
# Errors: 1, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 16:38:46 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2706 ps, d:2889 ps, 222 ps );
#    Time: 2889 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,4463
# aa,4463
# ff,75a2
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 17:30:32 on Dec 13,2018, Elapsed time: 0:51:46
# Errors: 1, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 17:30:32 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
#    
# answer codes: seed, accumlator output
#    
# aa,804d
# aa,804d
# ff,9b8b
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 17:52:07 on Dec 13,2018, Elapsed time: 0:21:35
# Errors: 0, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 17:52:07 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
#    
# answer codes: seed, accumlator output
#    
# aa,f35f
# aa,f35f
# ff,4082
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 19:21:20 on Dec 13,2018, Elapsed time: 1:29:13
# Errors: 0, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 19:21:20 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
#    
# answer codes: seed, accumlator output
#    
# aa,d182
# aa,d182
# ff,b215
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 19:32:38 on Dec 13,2018, Elapsed time: 0:11:18
# Errors: 0, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 19:32:38 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2757 ps, 222 ps );
#    Time: 2757 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,3427
# aa,3427
# ff,7df9
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 19:58:45 on Dec 13,2018, Elapsed time: 0:26:07
# Errors: 1, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 19:58:45 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2697 ps, 222 ps );
#    Time: 2697 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2704 ps, 222 ps );
#    Time: 2704 ps  Iteration: 1  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2750 ps, 222 ps );
#    Time: 2750 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2779 ps, 222 ps );
#    Time: 2779 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,65e3
# aa,65e3
# ff,15e2
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 20:01:39 on Dec 13,2018, Elapsed time: 0:02:54
# Errors: 4, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 20:01:39 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2697 ps, 222 ps );
#    Time: 2697 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2704 ps, 222 ps );
#    Time: 2704 ps  Iteration: 1  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2750 ps, 222 ps );
#    Time: 2750 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2779 ps, 222 ps );
#    Time: 2779 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,65e3
# aa,65e3
# ff,15e2
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 20:05:35 on Dec 13,2018, Elapsed time: 0:03:56
# Errors: 4, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 20:05:35 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2704 ps, d:2745 ps, 222 ps );
#    Time: 2745 ps  Iteration: 1  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,65e3
# aa,65e3
# ff,15e2
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 20:08:54 on Dec 13,2018, Elapsed time: 0:03:19
# Errors: 2, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 20:08:54 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2704 ps, d:2745 ps, 222 ps );
#    Time: 2745 ps  Iteration: 1  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,65e3
# aa,65e3
# ff,15e2
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 20:12:45 on Dec 13,2018, Elapsed time: 0:03:51
# Errors: 1, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 20:12:45 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
#    
# answer codes: seed, accumlator output
#    
# aa,65e3
# aa,65e3
# ff,15e2
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 20:29:46 on Dec 13,2018, Elapsed time: 0:17:01
# Errors: 0, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 20:29:46 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2697 ps, 222 ps );
#    Time: 2697 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2704 ps, 222 ps );
#    Time: 2704 ps  Iteration: 1  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2750 ps, 222 ps );
#    Time: 2750 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2779 ps, 222 ps );
#    Time: 2779 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,65e3
# aa,65e3
# ff,15e2
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 20:37:26 on Dec 13,2018, Elapsed time: 0:07:40
# Errors: 4, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 20:37:26 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2808 ps, 222 ps );
#    Time: 2808 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2828 ps, 222 ps );
#    Time: 2828 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,65e3
# aa,65e3
# ff,15e2
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 20:43:16 on Dec 13,2018, Elapsed time: 0:05:50
# Errors: 2, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 20:43:16 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
#    
# answer codes: seed, accumlator output
#    
# aa,e4cb
# aa,e4cb
# ff,c5fd
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 20:46:45 on Dec 13,2018, Elapsed time: 0:03:29
# Errors: 0, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 20:46:45 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3015) /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(116): [PCDPC] - Port size (5) does not match connection size (4) for port 'i'. The port definition is at: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/micro.vo(54).
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1 File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/micro.vo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2702 ps, d:2794 ps, 222 ps );
#    Time: 2794 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,5aec
# aa,5aec
# ff,0e34
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 21:25:02 on Dec 13,2018, Elapsed time: 0:38:17
# Errors: 1, Warnings: 1
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 21:25:02 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2716 ps, d:2875 ps, 222 ps );
#    Time: 2875 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2716 ps, d:2894 ps, 222 ps );
#    Time: 2894 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,1615
# aa,1615
# ff,3711
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Can't move the Now cursor.
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 21:27:49 on Dec 13,2018, Elapsed time: 0:02:47
# Errors: 3, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 21:27:49 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2693 ps, d:2810 ps, 222 ps );
#    Time: 2810 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2693 ps, d:2820 ps, 222 ps );
#    Time: 2820 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2693 ps, d:2882 ps, 222 ps );
#    Time: 2882 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,d16e
# aa,d16e
# ff,4225
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 21:31:27 on Dec 13,2018, Elapsed time: 0:03:38
# Errors: 3, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 21:31:27 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2716 ps, d:2875 ps, 222 ps );
#    Time: 2875 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2716 ps, d:2894 ps, 222 ps );
#    Time: 2894 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,1615
# aa,1615
# ff,3711
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 21:37:14 on Dec 13,2018, Elapsed time: 0:05:47
# Errors: 2, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 21:37:14 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
#    
# answer codes: seed, accumlator output
#    
# aa,307a
# aa,307a
# ff,b75a
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 21:39:11 on Dec 13,2018, Elapsed time: 0:01:57
# Errors: 0, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 21:39:11 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2722 ps, d:2723 ps, 222 ps );
#    Time: 2723 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2722 ps, d:2764 ps, 222 ps );
#    Time: 2764 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2722 ps, d:2857 ps, 222 ps );
#    Time: 2857 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2722 ps, d:2861 ps, 222 ps );
#    Time: 2861 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2722 ps, d:2895 ps, 222 ps );
#    Time: 2895 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2722 ps, d:2903 ps, 222 ps );
#    Time: 2903 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2722 ps, d:2927 ps, 222 ps );
#    Time: 2927 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,22c2
# aa,22c2
# ff,8c18
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 21:42:01 on Dec 13,2018, Elapsed time: 0:02:50
# Errors: 7, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 21:42:01 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
#    
# answer codes: seed, accumlator output
#    
# aa,307a
# aa,307a
# ff,b75a
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 21:46:50 on Dec 13,2018, Elapsed time: 0:04:49
# Errors: 0, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 21:46:50 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2722 ps, d:2723 ps, 222 ps );
#    Time: 2723 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2722 ps, d:2907 ps, 222 ps );
#    Time: 2907 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,aca3
# aa,b61b
# ff,b550
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 21:50:24 on Dec 13,2018, Elapsed time: 0:03:34
# Errors: 2, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 21:50:24 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2702 ps, d:2761 ps, 222 ps );
#    Time: 2761 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2702 ps, d:2830 ps, 222 ps );
#    Time: 2830 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,fc7f
# aa,fc7f
# ff,e27c
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 21:53:59 on Dec 13,2018, Elapsed time: 0:03:35
# Errors: 2, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 21:53:59 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
#    
# answer codes: seed, accumlator output
#    
# aa,7134
# aa,7134
# ff,a783
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 21:56:29 on Dec 13,2018, Elapsed time: 0:02:30
# Errors: 0, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 21:56:29 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
#    
# answer codes: seed, accumlator output
#    
# aa,b445
# aa,b445
# ff,de83
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 21:59:18 on Dec 13,2018, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 21:59:18 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2702 ps, d[0]:2709 ps, 222 ps );
#    Time: 2709 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\data_mem|altsyncram_component|auto_generated|ram_block1a0 /we_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2719 ps, d:2776 ps, 222 ps );
#    Time: 2776 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2719 ps, d:2777 ps, 222 ps );
#    Time: 2777 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2719 ps, d:2848 ps, 222 ps );
#    Time: 2848 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2719 ps, d:2877 ps, 222 ps );
#    Time: 2877 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,d099
# aa,d099
# ff,621c
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 22:01:47 on Dec 13,2018, Elapsed time: 0:02:29
# Errors: 5, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 22:01:47 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2712 ps, 222 ps );
#    Time: 2712 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2762 ps, 222 ps );
#    Time: 2762 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2697 ps, d:2871 ps, 222 ps );
#    Time: 2871 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,846e
# aa,846e
# ff,18e3
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 22:02:55 on Dec 13,2018, Elapsed time: 0:01:08
# Errors: 3, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 22:02:55 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2738 ps, d[0]:2874 ps, 222 ps );
#    Time: 2874 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\data_mem|altsyncram_component|auto_generated|ram_block1a0 /we_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2722 ps, d:2878 ps, 222 ps );
#    Time: 2878 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,1038
# aa,1038
# ff,51bc
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 22:06:44 on Dec 13,2018, Elapsed time: 0:03:49
# Errors: 2, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 22:06:44 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2700 ps, d:2775 ps, 222 ps );
#    Time: 2775 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2700 ps, d:2792 ps, 222 ps );
#    Time: 2792 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,8cd3
# aa,8cd3
# ff,8555
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench
# End time: 22:09:12 on Dec 13,2018, Elapsed time: 0:02:28
# Errors: 2, Warnings: 0
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver work.final_exam_testbench 
# Start time: 22:09:12 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v
do preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2713 ps, d:2877 ps, 222 ps );
#    Time: 2877 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2713 ps, d:2896 ps, 222 ps );
#    Time: 2896 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2713 ps, d:2899 ps, 222 ps );
#    Time: 2899 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2713 ps, d:2915 ps, 222 ps );
#    Time: 2915 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# answer codes: seed, accumlator output
#    
# aa,846e
# aa,846e
# ff,18e3
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/final_exam_test_bench.v line 28
# End time: 23:01:02 on Dec 13,2018, Elapsed time: 0:51:50
# Errors: 4, Warnings: 0
