{"Source Block": ["hdl/library/util_wfifo/util_wfifo.v@164:176@HdlStmFor", "    dma_wr_int <= fifo_rd;\n  end\n  \n  genvar s;\n  generate\n  for (s = 0; s < DMA_DATA_WIDTH; s = s + 1) begin: g_rdata\n  assign dma_wdata_s[s] = fifo_rdata[(DMA_DATA_WIDTH-1)-s];\n  end\n  endgenerate\n\n  // reset & resetn\n\n  always @(posedge dma_clk or posedge adc_rst) begin\n"], "Clone Blocks": [["hdl/library/util_wfifo/util_wfifo.v@162:172", "\n  always @(posedge dma_clk) begin\n    dma_wr_int <= fifo_rd;\n  end\n  \n  genvar s;\n  generate\n  for (s = 0; s < DMA_DATA_WIDTH; s = s + 1) begin: g_rdata\n  assign dma_wdata_s[s] = fifo_rdata[(DMA_DATA_WIDTH-1)-s];\n  end\n  endgenerate\n"]], "Diff Content": {"Delete": [[169, "  for (s = 0; s < DMA_DATA_WIDTH; s = s + 1) begin: g_rdata\n"], [170, "  assign dma_wdata_s[s] = fifo_rdata[(DMA_DATA_WIDTH-1)-s];\n"]], "Add": [[170, "  always @(posedge dout_clk or negedge dout_rstn) begin\n"], [170, "    if (dout_rstn == 1'b0) begin\n"], [170, "      dout_enable_m <= 'd0;\n"], [170, "      dout_enable <= 'd0;\n"], [170, "    end else begin\n"], [170, "      dout_enable_m <= din_enable;\n"], [170, "      dout_enable <= dout_enable_m;\n"], [170, "    end\n"]]}}