Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  8 15:06:04 2023
| Host         : Raphaetop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cla_timing_summary_routed.rpt -pb cla_timing_summary_routed.pb -rpx cla_timing_summary_routed.rpx -warn_on_violation
| Design       : cla
| Device       : 7a100tl-fgg484
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            C4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.852ns  (logic 4.692ns (43.237%)  route 6.160ns (56.763%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    Y6                   IBUF (Prop_ibuf_I_O)         1.050     1.050 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           2.023     3.073    B_IBUF[0]
    SLICE_X89Y78         LUT5 (Prop_lut5_I2_O)        0.159     3.232 r  F_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.185     4.416    C[2]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.384     4.800 r  C4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.953     7.753    C4_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.099    10.852 r  C4_OBUF_inst/O
                         net (fo=0)                   0.000    10.852    C4
    M1                                                                r  C4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 4.470ns (43.522%)  route 5.801ns (56.478%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    Y6                   IBUF (Prop_ibuf_I_O)         1.050     1.050 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           2.023     3.073    B_IBUF[0]
    SLICE_X89Y78         LUT5 (Prop_lut5_I2_O)        0.159     3.232 r  F_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.185     4.416    C[2]
    SLICE_X89Y88         LUT5 (Prop_lut5_I2_O)        0.362     4.778 r  F_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.594     7.372    F_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         2.900    10.272 r  F_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.272    F[3]
    R1                                                                r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.374ns  (logic 4.458ns (47.562%)  route 4.915ns (52.438%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    Y6                   IBUF (Prop_ibuf_I_O)         1.050     1.050 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           2.023     3.073    B_IBUF[0]
    SLICE_X89Y78         LUT5 (Prop_lut5_I2_O)        0.159     3.232 r  F_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.615     3.846    C[2]
    SLICE_X89Y88         LUT3 (Prop_lut3_I2_O)        0.362     4.208 r  F_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.278     6.486    F_OBUF[2]
    P2                   OBUF (Prop_obuf_I_O)         2.887     9.374 r  F_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.374    F[2]
    P2                                                                r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.832ns  (logic 4.087ns (46.279%)  route 4.745ns (53.721%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    Y6                   IBUF (Prop_ibuf_I_O)         1.050     1.050 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           2.023     3.073    B_IBUF[0]
    SLICE_X89Y78         LUT5 (Prop_lut5_I4_O)        0.148     3.221 r  F_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.722     5.942    F_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         2.890     8.832 r  F_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.832    F[1]
    P1                                                                r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            F[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.755ns  (logic 4.082ns (46.629%)  route 4.673ns (53.371%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    Y6                   IBUF (Prop_ibuf_I_O)         1.050     1.050 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           2.022     3.072    B_IBUF[0]
    SLICE_X89Y78         LUT3 (Prop_lut3_I0_O)        0.148     3.220 r  F_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.651     5.871    F_OBUF[0]
    N2                   OBUF (Prop_obuf_I_O)         2.885     8.755 r  F_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.755    F[0]
    N2                                                                r  F[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.041ns  (logic 1.821ns (59.899%)  route 1.219ns (40.101%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U3                   IBUF (Prop_ibuf_I_O)         0.473     0.473 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.407     0.880    A_IBUF[2]
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.062     0.942 r  F_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.813     1.755    F_OBUF[2]
    P2                   OBUF (Prop_obuf_I_O)         1.286     3.041 r  F_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.041    F[2]
    P2                                                                r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.287ns  (logic 1.834ns (55.783%)  route 1.453ns (44.217%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U3                   IBUF (Prop_ibuf_I_O)         0.473     0.473 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.482     0.955    A_IBUF[2]
    SLICE_X89Y88         LUT5 (Prop_lut5_I3_O)        0.062     1.017 r  F_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.972     1.989    F_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         1.298     3.287 r  F_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.287    F[3]
    R1                                                                r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.290ns  (logic 1.840ns (55.920%)  route 1.450ns (44.080%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    Y4                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           0.474     0.964    B_IBUF[1]
    SLICE_X89Y78         LUT5 (Prop_lut5_I0_O)        0.062     1.026 r  F_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.976     2.002    F_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         1.288     3.290 r  F_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    F[1]
    P1                                                                r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            F[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.528ns  (logic 1.814ns (51.411%)  route 1.714ns (48.589%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V3                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.712     1.181    A_IBUF[0]
    SLICE_X89Y78         LUT3 (Prop_lut3_I1_O)        0.062     1.243 r  F_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.002     2.245    F_OBUF[0]
    N2                   OBUF (Prop_obuf_I_O)         1.283     3.528 r  F_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.528    F[0]
    N2                                                                r  F[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            C4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.546ns  (logic 1.895ns (53.457%)  route 1.650ns (46.543%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U3                   IBUF (Prop_ibuf_I_O)         0.473     0.473 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.482     0.955    A_IBUF[2]
    SLICE_X89Y88         LUT5 (Prop_lut5_I1_O)        0.063     1.018 r  C4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.169     2.187    C4_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.359     3.546 r  C4_OBUF_inst/O
                         net (fo=0)                   0.000     3.546    C4
    M1                                                                r  C4 (OUT)
  -------------------------------------------------------------------    -------------------





