{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.1,
        "copper_line_width": 0.2,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "other_line_width": 0.15,
        "silk_line_width": 0.15,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "rules": {
        "min_copper_edge_clearance": 0.0,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0
      },
      "track_widths": [],
      "via_dimensions": []
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "simulation_model_issue": "ignore",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "SBC Circuit.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "bus",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(0, 132, 132)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 24,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "power",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(221, 133, 0)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 12
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "signal",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(0, 132, 0)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": {
      "/Memory+Peripheral/addr0": "bus",
      "/Memory+Peripheral/addr1": "bus",
      "/Memory+Peripheral/addr10": "bus",
      "/Memory+Peripheral/addr11": "bus",
      "/Memory+Peripheral/addr12": "bus",
      "/Memory+Peripheral/addr13": "bus",
      "/Memory+Peripheral/addr14": "bus",
      "/Memory+Peripheral/addr15": "bus",
      "/Memory+Peripheral/addr16": "bus",
      "/Memory+Peripheral/addr17": "bus",
      "/Memory+Peripheral/addr18": "bus",
      "/Memory+Peripheral/addr19": "bus",
      "/Memory+Peripheral/addr2": "bus",
      "/Memory+Peripheral/addr20": "bus",
      "/Memory+Peripheral/addr21": "bus",
      "/Memory+Peripheral/addr22": "bus",
      "/Memory+Peripheral/addr3": "bus",
      "/Memory+Peripheral/addr4": "bus",
      "/Memory+Peripheral/addr5": "bus",
      "/Memory+Peripheral/addr6": "bus",
      "/Memory+Peripheral/addr7": "bus",
      "/Memory+Peripheral/addr8": "bus",
      "/Memory+Peripheral/addr9": "bus",
      "/Memory+Peripheral/addr[0..22]": "bus",
      "/Memory+Peripheral/cs_ramh": "bus",
      "/Memory+Peripheral/cs_raml": "bus",
      "/Memory+Peripheral/cs_romh": "bus",
      "/Memory+Peripheral/cs_roml": "bus",
      "/Memory+Peripheral/data0": "bus",
      "/Memory+Peripheral/data1": "bus",
      "/Memory+Peripheral/data10": "bus",
      "/Memory+Peripheral/data11": "bus",
      "/Memory+Peripheral/data12": "bus",
      "/Memory+Peripheral/data13": "bus",
      "/Memory+Peripheral/data14": "bus",
      "/Memory+Peripheral/data15": "bus",
      "/Memory+Peripheral/data2": "bus",
      "/Memory+Peripheral/data3": "bus",
      "/Memory+Peripheral/data4": "bus",
      "/Memory+Peripheral/data5": "bus",
      "/Memory+Peripheral/data6": "bus",
      "/Memory+Peripheral/data7": "bus",
      "/Memory+Peripheral/data8": "bus",
      "/Memory+Peripheral/data9": "bus",
      "/Memory+Peripheral/data[0..15]": "bus",
      "/Memory+Peripheral/oe": "bus",
      "/Memory+Peripheral/we": "bus",
      "/Memory+Peripheral/{addr_ctrl_post}": "bus",
      "/Power+IO/n1": "power",
      "/Power+IO/n2": "power",
      "/Power+IO/n3": "power",
      "/Power+IO/n4": "power",
      "/Power+IO/n5": "power",
      "/Power+IO/rx_a": "signal",
      "/Power+IO/serial_3.3": "signal",
      "/Power+IO/tx_a": "signal",
      "/Power+IO/usb+": "signal",
      "/Power+IO/usb-": "signal",
      "/Power+IO/vbus": "power",
      "/Power+IO/vin": "power",
      "/addr0": "bus",
      "/addr1": "bus",
      "/addr10": "bus",
      "/addr11": "bus",
      "/addr12": "bus",
      "/addr13": "bus",
      "/addr14": "bus",
      "/addr15": "bus",
      "/addr16": "bus",
      "/addr17": "bus",
      "/addr18": "bus",
      "/addr19": "bus",
      "/addr2": "bus",
      "/addr20": "bus",
      "/addr21": "bus",
      "/addr22": "bus",
      "/addr3": "bus",
      "/addr4": "bus",
      "/addr5": "bus",
      "/addr6": "bus",
      "/addr7": "bus",
      "/addr8": "bus",
      "/addr9": "bus",
      "/addr[0..22]": "bus",
      "/as": "bus",
      "/berr": "bus",
      "/clk": "signal",
      "/data0": "bus",
      "/data1": "bus",
      "/data10": "bus",
      "/data11": "bus",
      "/data12": "bus",
      "/data13": "bus",
      "/data14": "bus",
      "/data15": "bus",
      "/data2": "bus",
      "/data3": "bus",
      "/data4": "bus",
      "/data5": "bus",
      "/data6": "bus",
      "/data7": "bus",
      "/data8": "bus",
      "/data9": "bus",
      "/data[0..15]": "bus",
      "/dtack": "bus",
      "/fc0": "bus",
      "/fc1": "bus",
      "/fc2": "bus",
      "/hlt_rst": "signal",
      "/ipl0": "bus",
      "/ipl1": "bus",
      "/ipl2": "bus",
      "/lds": "bus",
      "/n6": "signal",
      "/rw": "bus",
      "/tck": "signal",
      "/tdi": "signal",
      "/tdo": "signal",
      "/tms": "signal",
      "/uds": "bus",
      "/{as,uds,lds,rw,dtack,berr}": "bus",
      "/{ipl0,ipl1,ipl2,fc0,fc1,fc2}": "bus"
    },
    "netclass_patterns": [
      {
        "netclass": "power",
        "pattern": "+3.3V"
      },
      {
        "netclass": "power",
        "pattern": "GNDREF"
      },
      {
        "netclass": "power",
        "pattern": "+5V"
      },
      {
        "netclass": "signal",
        "pattern": "/berr"
      },
      {
        "netclass": "signal",
        "pattern": "/hlt{slash}rst"
      },
      {
        "netclass": "signal",
        "pattern": "/n0"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "3db026c4-f98d-4c94-ab2a-d9924b8daebe",
      ""
    ],
    [
      "58631114-4a93-4344-80be-9965735307cd",
      "Memory+Peripheral"
    ],
    [
      "8994c9f5-fa11-4f2a-a0bf-cd999f9436d0",
      "Power+IO"
    ]
  ],
  "text_variables": {}
}
