Date: Tue, 28 Feb 2006 10:20:14 -0800
From: Bryan O'Sullivan <>
Subject: Re: [PATCH] Define wc_wmb, a write barrier for PCI write combining
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2006/2/28/176

On Tue, 2006-02-28 at 12:58 -0500, Benjamin LaHaise wrote:
> On Tue, Feb 28, 2006 at 09:50:08AM -0800, Bryan O'Sullivan wrote:
> > The last 32-bit write triggers the chip to put the packet on the wire.
> > We make sure it happens after the earlier bulk write using a barrier.
> 
> The barrier you're looking for is wmb() in asm/system.h, which is defined 
> on both SMP and UP.
No.  We're writing to a region that we've marked as write combining, so
the processor or north bridge will not write in program order.  It's
free to write out the write combining store buffers in whatever order it
feels like, unless forced to do otherwise.
	<b
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/