Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Oct 16 14:03:30 2022
| Host         : co2050-11.ece.iastate.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.9 (Maipo)
| Command      : report_control_sets -verbose -file piped_mac_control_sets_placed.rpt
| Design       : piped_mac
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              67 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             114 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------+---------------------------+------------------+----------------+--------------+
|   Clock Signal  |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------------------+---------------------------+------------------+----------------+--------------+
|  ACLK_IBUF_BUFG | MO_AXIS_TVALID0_out       | MO_AXIS_TVALID_i_1_n_0    |                1 |              1 |         1.00 |
|  ACLK_IBUF_BUFG | MO_AXIS_TDATA[31]_i_2_n_0 | MO_AXIS_TDATA[31]_i_1_n_0 |                6 |             32 |         5.33 |
|  ACLK_IBUF_BUFG |                           | clear                     |               17 |             67 |         3.94 |
|  ACLK_IBUF_BUFG | mult_bits                 | clear                     |               26 |             81 |         3.12 |
+-----------------+---------------------------+---------------------------+------------------+----------------+--------------+


