// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module TOP_QRD_Pipeline_LOOP_01 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        select_ln580_20,
        select_ln580_25,
        select_ln580_35,
        select_ln580_45,
        HH_2_0_2,
        select_ln580_123,
        select_ln580_128,
        select_ln580_138,
        select_ln580_164,
        select_ln580_169,
        HH_6_0_2,
        select_ln580_189,
        HH_1_0_0,
        select_ln580_55,
        select_ln580_61,
        select_ln580_71,
        HH_3_0_0,
        HH_3_1_4,
        select_ln580_148,
        select_ln580_158,
        HH_5_0_0,
        mux_case_1118,
        mux_case_581,
        select_ln580_179,
        HH_7_0_0,
        HH_7_1_4,
        mux_case_782,
        p_0_0_03279958_lcssa1088_out,
        p_0_0_03279958_lcssa1088_out_ap_vld,
        p_0_0_03279955_lcssa1086_out,
        p_0_0_03279955_lcssa1086_out_ap_vld,
        p_0_0_03279952_lcssa1084_out,
        p_0_0_03279952_lcssa1084_out_ap_vld,
        p_0_0_03279949_lcssa1082_out,
        p_0_0_03279949_lcssa1082_out_ap_vld,
        p_0_0_03279947_lcssa1080_out,
        p_0_0_03279947_lcssa1080_out_ap_vld,
        p_0_0_03279944_lcssa1078_out,
        p_0_0_03279944_lcssa1078_out_ap_vld,
        p_0_0_03279941_lcssa1076_out,
        p_0_0_03279941_lcssa1076_out_ap_vld,
        p_0_0_03279938_lcssa1074_out,
        p_0_0_03279938_lcssa1074_out_ap_vld,
        p_0_0_03279934_lcssa1072_out,
        p_0_0_03279934_lcssa1072_out_ap_vld,
        p_0_0_03279931_lcssa1070_out,
        p_0_0_03279931_lcssa1070_out_ap_vld,
        p_0_0_03279928_lcssa1068_out,
        p_0_0_03279928_lcssa1068_out_ap_vld,
        p_0_0_03279925_lcssa1066_out,
        p_0_0_03279925_lcssa1066_out_ap_vld,
        p_0_0_03279922_lcssa1064_out,
        p_0_0_03279922_lcssa1064_out_ap_vld,
        p_0_0_03279919_lcssa1062_out,
        p_0_0_03279919_lcssa1062_out_ap_vld,
        p_0_0_03279916_lcssa1060_out,
        p_0_0_03279916_lcssa1060_out_ap_vld,
        p_0_0_03279913_lcssa1058_out,
        p_0_0_03279913_lcssa1058_out_ap_vld,
        conv_i_i_i2390910_lcssa1056_out,
        conv_i_i_i2390910_lcssa1056_out_ap_vld,
        conv_i_i_i2390907_lcssa1054_out,
        conv_i_i_i2390907_lcssa1054_out_ap_vld,
        conv_i_i_i2390904_lcssa1052_out,
        conv_i_i_i2390904_lcssa1052_out_ap_vld,
        conv_i_i_i2390901_lcssa1050_out,
        conv_i_i_i2390901_lcssa1050_out_ap_vld,
        conv_i_i_i2390899_lcssa1048_out,
        conv_i_i_i2390899_lcssa1048_out_ap_vld,
        conv_i_i_i2390896_lcssa1046_out,
        conv_i_i_i2390896_lcssa1046_out_ap_vld,
        conv_i_i_i2390893_lcssa1044_out,
        conv_i_i_i2390893_lcssa1044_out_ap_vld,
        conv_i_i_i2390890_lcssa1042_out,
        conv_i_i_i2390890_lcssa1042_out_ap_vld,
        conv_i_i_i2390886_lcssa1040_out,
        conv_i_i_i2390886_lcssa1040_out_ap_vld,
        conv_i_i_i2390883_lcssa1038_out,
        conv_i_i_i2390883_lcssa1038_out_ap_vld,
        conv_i_i_i2390880_lcssa1036_out,
        conv_i_i_i2390880_lcssa1036_out_ap_vld,
        conv_i_i_i2390877_lcssa1034_out,
        conv_i_i_i2390877_lcssa1034_out_ap_vld,
        conv_i_i_i2390874_lcssa1032_out,
        conv_i_i_i2390874_lcssa1032_out_ap_vld,
        conv_i_i_i2390871_lcssa1030_out,
        conv_i_i_i2390871_lcssa1030_out_ap_vld,
        conv_i_i_i2390868_lcssa1028_out,
        conv_i_i_i2390868_lcssa1028_out_ap_vld,
        conv_i_i_i2390865_lcssa1026_out,
        conv_i_i_i2390865_lcssa1026_out_ap_vld,
        p_0_0_03278862_lcssa1024_out,
        p_0_0_03278862_lcssa1024_out_ap_vld,
        p_0_0_03278859_lcssa1022_out,
        p_0_0_03278859_lcssa1022_out_ap_vld,
        p_0_0_03278856_lcssa1020_out,
        p_0_0_03278856_lcssa1020_out_ap_vld,
        p_0_0_03278853_lcssa1018_out,
        p_0_0_03278853_lcssa1018_out_ap_vld,
        p_0_0_03278851_lcssa1016_out,
        p_0_0_03278851_lcssa1016_out_ap_vld,
        p_0_0_03278848_lcssa1014_out,
        p_0_0_03278848_lcssa1014_out_ap_vld,
        p_0_0_03278845_lcssa1012_out,
        p_0_0_03278845_lcssa1012_out_ap_vld,
        p_0_0_03278842_lcssa1010_out,
        p_0_0_03278842_lcssa1010_out_ap_vld,
        p_0_0_03278838_lcssa1008_out,
        p_0_0_03278838_lcssa1008_out_ap_vld,
        p_0_0_03278835_lcssa1006_out,
        p_0_0_03278835_lcssa1006_out_ap_vld,
        p_0_0_03278832_lcssa1004_out,
        p_0_0_03278832_lcssa1004_out_ap_vld,
        p_0_0_03278829_lcssa1002_out,
        p_0_0_03278829_lcssa1002_out_ap_vld,
        p_0_0_03278826_lcssa1000_out,
        p_0_0_03278826_lcssa1000_out_ap_vld,
        p_0_0_03278823_lcssa998_out,
        p_0_0_03278823_lcssa998_out_ap_vld,
        p_0_0_03278820_lcssa996_out,
        p_0_0_03278820_lcssa996_out_ap_vld,
        p_0_0_03278817_lcssa994_out,
        p_0_0_03278817_lcssa994_out_ap_vld,
        p_0_0_03279814_lcssa992_out,
        p_0_0_03279814_lcssa992_out_ap_vld,
        p_0_0_03279811_lcssa990_out,
        p_0_0_03279811_lcssa990_out_ap_vld,
        p_0_0_03279808_lcssa988_out,
        p_0_0_03279808_lcssa988_out_ap_vld,
        p_0_0_03279805_lcssa986_out,
        p_0_0_03279805_lcssa986_out_ap_vld,
        p_0_0_03279803_lcssa984_out,
        p_0_0_03279803_lcssa984_out_ap_vld,
        p_0_0_03279800_lcssa982_out,
        p_0_0_03279800_lcssa982_out_ap_vld,
        p_0_0_03279797_lcssa980_out,
        p_0_0_03279797_lcssa980_out_ap_vld,
        p_0_0_03279794_lcssa978_out,
        p_0_0_03279794_lcssa978_out_ap_vld,
        p_0_0_03279790_lcssa976_out,
        p_0_0_03279790_lcssa976_out_ap_vld,
        p_0_0_03279787_lcssa974_out,
        p_0_0_03279787_lcssa974_out_ap_vld,
        p_0_0_03279784_lcssa972_out,
        p_0_0_03279784_lcssa972_out_ap_vld,
        p_0_0_03279781_lcssa970_out,
        p_0_0_03279781_lcssa970_out_ap_vld,
        p_0_0_03279778_lcssa968_out,
        p_0_0_03279778_lcssa968_out_ap_vld,
        p_0_0_03279775_lcssa966_out,
        p_0_0_03279775_lcssa966_out_ap_vld,
        p_0_0_03279772_lcssa964_out,
        p_0_0_03279772_lcssa964_out_ap_vld,
        p_0_0_03279769_lcssa962_out,
        p_0_0_03279769_lcssa962_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] select_ln580_20;
input  [15:0] select_ln580_25;
input  [15:0] select_ln580_35;
input  [15:0] select_ln580_45;
input  [15:0] HH_2_0_2;
input  [15:0] select_ln580_123;
input  [15:0] select_ln580_128;
input  [15:0] select_ln580_138;
input  [15:0] select_ln580_164;
input  [15:0] select_ln580_169;
input  [15:0] HH_6_0_2;
input  [15:0] select_ln580_189;
input  [15:0] HH_1_0_0;
input  [15:0] select_ln580_55;
input  [15:0] select_ln580_61;
input  [15:0] select_ln580_71;
input  [15:0] HH_3_0_0;
input  [15:0] HH_3_1_4;
input  [15:0] select_ln580_148;
input  [15:0] select_ln580_158;
input  [15:0] HH_5_0_0;
input  [15:0] mux_case_1118;
input  [15:0] mux_case_581;
input  [15:0] select_ln580_179;
input  [15:0] HH_7_0_0;
input  [15:0] HH_7_1_4;
input  [15:0] mux_case_782;
output  [15:0] p_0_0_03279958_lcssa1088_out;
output   p_0_0_03279958_lcssa1088_out_ap_vld;
output  [15:0] p_0_0_03279955_lcssa1086_out;
output   p_0_0_03279955_lcssa1086_out_ap_vld;
output  [15:0] p_0_0_03279952_lcssa1084_out;
output   p_0_0_03279952_lcssa1084_out_ap_vld;
output  [15:0] p_0_0_03279949_lcssa1082_out;
output   p_0_0_03279949_lcssa1082_out_ap_vld;
output  [15:0] p_0_0_03279947_lcssa1080_out;
output   p_0_0_03279947_lcssa1080_out_ap_vld;
output  [15:0] p_0_0_03279944_lcssa1078_out;
output   p_0_0_03279944_lcssa1078_out_ap_vld;
output  [15:0] p_0_0_03279941_lcssa1076_out;
output   p_0_0_03279941_lcssa1076_out_ap_vld;
output  [15:0] p_0_0_03279938_lcssa1074_out;
output   p_0_0_03279938_lcssa1074_out_ap_vld;
output  [15:0] p_0_0_03279934_lcssa1072_out;
output   p_0_0_03279934_lcssa1072_out_ap_vld;
output  [15:0] p_0_0_03279931_lcssa1070_out;
output   p_0_0_03279931_lcssa1070_out_ap_vld;
output  [15:0] p_0_0_03279928_lcssa1068_out;
output   p_0_0_03279928_lcssa1068_out_ap_vld;
output  [15:0] p_0_0_03279925_lcssa1066_out;
output   p_0_0_03279925_lcssa1066_out_ap_vld;
output  [15:0] p_0_0_03279922_lcssa1064_out;
output   p_0_0_03279922_lcssa1064_out_ap_vld;
output  [15:0] p_0_0_03279919_lcssa1062_out;
output   p_0_0_03279919_lcssa1062_out_ap_vld;
output  [15:0] p_0_0_03279916_lcssa1060_out;
output   p_0_0_03279916_lcssa1060_out_ap_vld;
output  [15:0] p_0_0_03279913_lcssa1058_out;
output   p_0_0_03279913_lcssa1058_out_ap_vld;
output  [15:0] conv_i_i_i2390910_lcssa1056_out;
output   conv_i_i_i2390910_lcssa1056_out_ap_vld;
output  [15:0] conv_i_i_i2390907_lcssa1054_out;
output   conv_i_i_i2390907_lcssa1054_out_ap_vld;
output  [15:0] conv_i_i_i2390904_lcssa1052_out;
output   conv_i_i_i2390904_lcssa1052_out_ap_vld;
output  [15:0] conv_i_i_i2390901_lcssa1050_out;
output   conv_i_i_i2390901_lcssa1050_out_ap_vld;
output  [15:0] conv_i_i_i2390899_lcssa1048_out;
output   conv_i_i_i2390899_lcssa1048_out_ap_vld;
output  [15:0] conv_i_i_i2390896_lcssa1046_out;
output   conv_i_i_i2390896_lcssa1046_out_ap_vld;
output  [15:0] conv_i_i_i2390893_lcssa1044_out;
output   conv_i_i_i2390893_lcssa1044_out_ap_vld;
output  [15:0] conv_i_i_i2390890_lcssa1042_out;
output   conv_i_i_i2390890_lcssa1042_out_ap_vld;
output  [15:0] conv_i_i_i2390886_lcssa1040_out;
output   conv_i_i_i2390886_lcssa1040_out_ap_vld;
output  [15:0] conv_i_i_i2390883_lcssa1038_out;
output   conv_i_i_i2390883_lcssa1038_out_ap_vld;
output  [15:0] conv_i_i_i2390880_lcssa1036_out;
output   conv_i_i_i2390880_lcssa1036_out_ap_vld;
output  [15:0] conv_i_i_i2390877_lcssa1034_out;
output   conv_i_i_i2390877_lcssa1034_out_ap_vld;
output  [15:0] conv_i_i_i2390874_lcssa1032_out;
output   conv_i_i_i2390874_lcssa1032_out_ap_vld;
output  [15:0] conv_i_i_i2390871_lcssa1030_out;
output   conv_i_i_i2390871_lcssa1030_out_ap_vld;
output  [15:0] conv_i_i_i2390868_lcssa1028_out;
output   conv_i_i_i2390868_lcssa1028_out_ap_vld;
output  [15:0] conv_i_i_i2390865_lcssa1026_out;
output   conv_i_i_i2390865_lcssa1026_out_ap_vld;
output  [15:0] p_0_0_03278862_lcssa1024_out;
output   p_0_0_03278862_lcssa1024_out_ap_vld;
output  [15:0] p_0_0_03278859_lcssa1022_out;
output   p_0_0_03278859_lcssa1022_out_ap_vld;
output  [15:0] p_0_0_03278856_lcssa1020_out;
output   p_0_0_03278856_lcssa1020_out_ap_vld;
output  [15:0] p_0_0_03278853_lcssa1018_out;
output   p_0_0_03278853_lcssa1018_out_ap_vld;
output  [15:0] p_0_0_03278851_lcssa1016_out;
output   p_0_0_03278851_lcssa1016_out_ap_vld;
output  [15:0] p_0_0_03278848_lcssa1014_out;
output   p_0_0_03278848_lcssa1014_out_ap_vld;
output  [15:0] p_0_0_03278845_lcssa1012_out;
output   p_0_0_03278845_lcssa1012_out_ap_vld;
output  [15:0] p_0_0_03278842_lcssa1010_out;
output   p_0_0_03278842_lcssa1010_out_ap_vld;
output  [15:0] p_0_0_03278838_lcssa1008_out;
output   p_0_0_03278838_lcssa1008_out_ap_vld;
output  [15:0] p_0_0_03278835_lcssa1006_out;
output   p_0_0_03278835_lcssa1006_out_ap_vld;
output  [15:0] p_0_0_03278832_lcssa1004_out;
output   p_0_0_03278832_lcssa1004_out_ap_vld;
output  [15:0] p_0_0_03278829_lcssa1002_out;
output   p_0_0_03278829_lcssa1002_out_ap_vld;
output  [15:0] p_0_0_03278826_lcssa1000_out;
output   p_0_0_03278826_lcssa1000_out_ap_vld;
output  [15:0] p_0_0_03278823_lcssa998_out;
output   p_0_0_03278823_lcssa998_out_ap_vld;
output  [15:0] p_0_0_03278820_lcssa996_out;
output   p_0_0_03278820_lcssa996_out_ap_vld;
output  [15:0] p_0_0_03278817_lcssa994_out;
output   p_0_0_03278817_lcssa994_out_ap_vld;
output  [15:0] p_0_0_03279814_lcssa992_out;
output   p_0_0_03279814_lcssa992_out_ap_vld;
output  [15:0] p_0_0_03279811_lcssa990_out;
output   p_0_0_03279811_lcssa990_out_ap_vld;
output  [15:0] p_0_0_03279808_lcssa988_out;
output   p_0_0_03279808_lcssa988_out_ap_vld;
output  [15:0] p_0_0_03279805_lcssa986_out;
output   p_0_0_03279805_lcssa986_out_ap_vld;
output  [15:0] p_0_0_03279803_lcssa984_out;
output   p_0_0_03279803_lcssa984_out_ap_vld;
output  [15:0] p_0_0_03279800_lcssa982_out;
output   p_0_0_03279800_lcssa982_out_ap_vld;
output  [15:0] p_0_0_03279797_lcssa980_out;
output   p_0_0_03279797_lcssa980_out_ap_vld;
output  [15:0] p_0_0_03279794_lcssa978_out;
output   p_0_0_03279794_lcssa978_out_ap_vld;
output  [15:0] p_0_0_03279790_lcssa976_out;
output   p_0_0_03279790_lcssa976_out_ap_vld;
output  [15:0] p_0_0_03279787_lcssa974_out;
output   p_0_0_03279787_lcssa974_out_ap_vld;
output  [15:0] p_0_0_03279784_lcssa972_out;
output   p_0_0_03279784_lcssa972_out_ap_vld;
output  [15:0] p_0_0_03279781_lcssa970_out;
output   p_0_0_03279781_lcssa970_out_ap_vld;
output  [15:0] p_0_0_03279778_lcssa968_out;
output   p_0_0_03279778_lcssa968_out_ap_vld;
output  [15:0] p_0_0_03279775_lcssa966_out;
output   p_0_0_03279775_lcssa966_out_ap_vld;
output  [15:0] p_0_0_03279772_lcssa964_out;
output   p_0_0_03279772_lcssa964_out_ap_vld;
output  [15:0] p_0_0_03279769_lcssa962_out;
output   p_0_0_03279769_lcssa962_out_ap_vld;

reg ap_idle;
reg p_0_0_03279958_lcssa1088_out_ap_vld;
reg p_0_0_03279955_lcssa1086_out_ap_vld;
reg p_0_0_03279952_lcssa1084_out_ap_vld;
reg p_0_0_03279949_lcssa1082_out_ap_vld;
reg p_0_0_03279947_lcssa1080_out_ap_vld;
reg p_0_0_03279944_lcssa1078_out_ap_vld;
reg p_0_0_03279941_lcssa1076_out_ap_vld;
reg p_0_0_03279938_lcssa1074_out_ap_vld;
reg p_0_0_03279934_lcssa1072_out_ap_vld;
reg p_0_0_03279931_lcssa1070_out_ap_vld;
reg p_0_0_03279928_lcssa1068_out_ap_vld;
reg p_0_0_03279925_lcssa1066_out_ap_vld;
reg p_0_0_03279922_lcssa1064_out_ap_vld;
reg p_0_0_03279919_lcssa1062_out_ap_vld;
reg p_0_0_03279916_lcssa1060_out_ap_vld;
reg p_0_0_03279913_lcssa1058_out_ap_vld;
reg conv_i_i_i2390910_lcssa1056_out_ap_vld;
reg conv_i_i_i2390907_lcssa1054_out_ap_vld;
reg conv_i_i_i2390904_lcssa1052_out_ap_vld;
reg conv_i_i_i2390901_lcssa1050_out_ap_vld;
reg conv_i_i_i2390899_lcssa1048_out_ap_vld;
reg conv_i_i_i2390896_lcssa1046_out_ap_vld;
reg conv_i_i_i2390893_lcssa1044_out_ap_vld;
reg conv_i_i_i2390890_lcssa1042_out_ap_vld;
reg conv_i_i_i2390886_lcssa1040_out_ap_vld;
reg conv_i_i_i2390883_lcssa1038_out_ap_vld;
reg conv_i_i_i2390880_lcssa1036_out_ap_vld;
reg conv_i_i_i2390877_lcssa1034_out_ap_vld;
reg conv_i_i_i2390874_lcssa1032_out_ap_vld;
reg conv_i_i_i2390871_lcssa1030_out_ap_vld;
reg conv_i_i_i2390868_lcssa1028_out_ap_vld;
reg conv_i_i_i2390865_lcssa1026_out_ap_vld;
reg p_0_0_03278862_lcssa1024_out_ap_vld;
reg p_0_0_03278859_lcssa1022_out_ap_vld;
reg p_0_0_03278856_lcssa1020_out_ap_vld;
reg p_0_0_03278853_lcssa1018_out_ap_vld;
reg p_0_0_03278851_lcssa1016_out_ap_vld;
reg p_0_0_03278848_lcssa1014_out_ap_vld;
reg p_0_0_03278845_lcssa1012_out_ap_vld;
reg p_0_0_03278842_lcssa1010_out_ap_vld;
reg p_0_0_03278838_lcssa1008_out_ap_vld;
reg p_0_0_03278835_lcssa1006_out_ap_vld;
reg p_0_0_03278832_lcssa1004_out_ap_vld;
reg p_0_0_03278829_lcssa1002_out_ap_vld;
reg p_0_0_03278826_lcssa1000_out_ap_vld;
reg p_0_0_03278823_lcssa998_out_ap_vld;
reg p_0_0_03278820_lcssa996_out_ap_vld;
reg p_0_0_03278817_lcssa994_out_ap_vld;
reg p_0_0_03279814_lcssa992_out_ap_vld;
reg p_0_0_03279811_lcssa990_out_ap_vld;
reg p_0_0_03279808_lcssa988_out_ap_vld;
reg p_0_0_03279805_lcssa986_out_ap_vld;
reg p_0_0_03279803_lcssa984_out_ap_vld;
reg p_0_0_03279800_lcssa982_out_ap_vld;
reg p_0_0_03279797_lcssa980_out_ap_vld;
reg p_0_0_03279794_lcssa978_out_ap_vld;
reg p_0_0_03279790_lcssa976_out_ap_vld;
reg p_0_0_03279787_lcssa974_out_ap_vld;
reg p_0_0_03279784_lcssa972_out_ap_vld;
reg p_0_0_03279781_lcssa970_out_ap_vld;
reg p_0_0_03279778_lcssa968_out_ap_vld;
reg p_0_0_03279775_lcssa966_out_ap_vld;
reg p_0_0_03279772_lcssa964_out_ap_vld;
reg p_0_0_03279769_lcssa962_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] tmp_43_fu_1104_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [3:0] i_fu_226;
wire   [3:0] add_ln240_fu_1582_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_4;
reg   [15:0] p_0_0_03279769_lcssa962_fu_230;
wire   [15:0] tmp_2_fu_1154_p6;
wire   [2:0] empty_288_fu_1112_p1;
reg   [15:0] p_0_0_03279772_lcssa964_fu_234;
reg   [15:0] p_0_0_03279775_lcssa966_fu_238;
reg   [15:0] p_0_0_03279778_lcssa968_fu_242;
reg   [15:0] p_0_0_03279781_lcssa970_fu_246;
wire   [15:0] tmp_1_fu_1140_p6;
reg   [15:0] p_0_0_03279784_lcssa972_fu_250;
reg   [15:0] p_0_0_03279787_lcssa974_fu_254;
reg   [15:0] p_0_0_03279790_lcssa976_fu_258;
reg   [15:0] p_0_0_03279794_lcssa978_fu_262;
wire   [15:0] tmp_s_fu_1126_p6;
reg   [15:0] p_0_0_03279797_lcssa980_fu_266;
reg   [15:0] p_0_0_03279800_lcssa982_fu_270;
reg   [15:0] p_0_0_03279803_lcssa984_fu_274;
reg   [15:0] p_0_0_03279805_lcssa986_fu_278;
wire   [15:0] tmp_3_fu_1168_p6;
reg   [15:0] p_0_0_03279808_lcssa988_fu_282;
reg   [15:0] p_0_0_03279811_lcssa990_fu_286;
reg   [15:0] p_0_0_03279814_lcssa992_fu_290;
reg   [15:0] p_0_0_03278817_lcssa994_fu_294;
wire   [15:0] tmp_6_fu_1210_p6;
reg   [15:0] p_0_0_03278820_lcssa996_fu_298;
reg   [15:0] p_0_0_03278823_lcssa998_fu_302;
reg   [15:0] p_0_0_03278826_lcssa1000_fu_306;
reg   [15:0] p_0_0_03278829_lcssa1002_fu_310;
wire   [15:0] tmp_5_fu_1196_p6;
reg   [15:0] p_0_0_03278832_lcssa1004_fu_314;
reg   [15:0] p_0_0_03278835_lcssa1006_fu_318;
reg   [15:0] p_0_0_03278838_lcssa1008_fu_322;
reg   [15:0] p_0_0_03278842_lcssa1010_fu_326;
wire   [15:0] tmp_4_fu_1182_p6;
reg   [15:0] p_0_0_03278845_lcssa1012_fu_330;
reg   [15:0] p_0_0_03278848_lcssa1014_fu_334;
reg   [15:0] p_0_0_03278851_lcssa1016_fu_338;
reg   [15:0] p_0_0_03278853_lcssa1018_fu_342;
wire   [15:0] tmp_7_fu_1224_p6;
reg   [15:0] p_0_0_03278856_lcssa1020_fu_346;
reg   [15:0] p_0_0_03278859_lcssa1022_fu_350;
reg   [15:0] p_0_0_03278862_lcssa1024_fu_354;
reg   [15:0] conv_i_i_i2390865_lcssa1026_fu_358;
wire   [15:0] sub_ln712_2_fu_1410_p2;
reg   [15:0] conv_i_i_i2390868_lcssa1028_fu_362;
reg   [15:0] conv_i_i_i2390871_lcssa1030_fu_366;
reg   [15:0] conv_i_i_i2390874_lcssa1032_fu_370;
reg   [15:0] conv_i_i_i2390877_lcssa1034_fu_374;
wire   [15:0] sub_ln712_1_fu_1324_p2;
reg   [15:0] conv_i_i_i2390880_lcssa1036_fu_378;
reg   [15:0] conv_i_i_i2390883_lcssa1038_fu_382;
reg   [15:0] conv_i_i_i2390886_lcssa1040_fu_386;
reg   [15:0] conv_i_i_i2390890_lcssa1042_fu_390;
wire   [15:0] sub_ln712_fu_1238_p2;
reg   [15:0] conv_i_i_i2390893_lcssa1044_fu_394;
reg   [15:0] conv_i_i_i2390896_lcssa1046_fu_398;
reg   [15:0] conv_i_i_i2390899_lcssa1048_fu_402;
reg   [15:0] conv_i_i_i2390901_lcssa1050_fu_406;
wire   [15:0] sub_ln712_3_fu_1496_p2;
reg   [15:0] conv_i_i_i2390904_lcssa1052_fu_410;
reg   [15:0] conv_i_i_i2390907_lcssa1054_fu_414;
reg   [15:0] conv_i_i_i2390910_lcssa1056_fu_418;
reg   [15:0] p_0_0_03279913_lcssa1058_fu_422;
reg   [15:0] p_0_0_03279916_lcssa1060_fu_426;
reg   [15:0] p_0_0_03279919_lcssa1062_fu_430;
reg   [15:0] p_0_0_03279922_lcssa1064_fu_434;
reg   [15:0] p_0_0_03279925_lcssa1066_fu_438;
reg   [15:0] p_0_0_03279928_lcssa1068_fu_442;
reg   [15:0] p_0_0_03279931_lcssa1070_fu_446;
reg   [15:0] p_0_0_03279934_lcssa1072_fu_450;
reg   [15:0] p_0_0_03279938_lcssa1074_fu_454;
reg   [15:0] p_0_0_03279941_lcssa1076_fu_458;
reg   [15:0] p_0_0_03279944_lcssa1078_fu_462;
reg   [15:0] p_0_0_03279947_lcssa1080_fu_466;
reg   [15:0] p_0_0_03279949_lcssa1082_fu_470;
reg   [15:0] p_0_0_03279952_lcssa1084_fu_474;
reg   [15:0] p_0_0_03279955_lcssa1086_fu_478;
reg   [15:0] p_0_0_03279958_lcssa1088_fu_482;
wire   [1:0] tmp_s_fu_1126_p5;
wire   [1:0] tmp_1_fu_1140_p5;
wire   [1:0] tmp_2_fu_1154_p5;
wire   [1:0] tmp_3_fu_1168_p5;
wire   [1:0] tmp_4_fu_1182_p5;
wire   [1:0] tmp_5_fu_1196_p5;
wire   [1:0] tmp_6_fu_1210_p5;
wire   [1:0] tmp_7_fu_1224_p5;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

TOP_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U204(
    .din0(select_ln580_20),
    .din1(select_ln580_25),
    .din2(select_ln580_35),
    .din3(select_ln580_45),
    .din4(tmp_s_fu_1126_p5),
    .dout(tmp_s_fu_1126_p6)
);

TOP_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U205(
    .din0(HH_2_0_2),
    .din1(select_ln580_123),
    .din2(select_ln580_128),
    .din3(select_ln580_138),
    .din4(tmp_1_fu_1140_p5),
    .dout(tmp_1_fu_1140_p6)
);

TOP_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U206(
    .din0(16'd0),
    .din1(16'd0),
    .din2(select_ln580_164),
    .din3(select_ln580_169),
    .din4(tmp_2_fu_1154_p5),
    .dout(tmp_2_fu_1154_p6)
);

TOP_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U207(
    .din0(HH_6_0_2),
    .din1(16'd0),
    .din2(16'd0),
    .din3(select_ln580_189),
    .din4(tmp_3_fu_1168_p5),
    .dout(tmp_3_fu_1168_p6)
);

TOP_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U208(
    .din0(HH_1_0_0),
    .din1(select_ln580_55),
    .din2(select_ln580_61),
    .din3(select_ln580_71),
    .din4(tmp_4_fu_1182_p5),
    .dout(tmp_4_fu_1182_p6)
);

TOP_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U209(
    .din0(HH_3_0_0),
    .din1(HH_3_1_4),
    .din2(select_ln580_148),
    .din3(select_ln580_158),
    .din4(tmp_5_fu_1196_p5),
    .dout(tmp_5_fu_1196_p6)
);

TOP_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U210(
    .din0(HH_5_0_0),
    .din1(mux_case_1118),
    .din2(mux_case_581),
    .din3(select_ln580_179),
    .din4(tmp_6_fu_1210_p5),
    .dout(tmp_6_fu_1210_p6)
);

TOP_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U211(
    .din0(HH_7_0_0),
    .din1(HH_7_1_4),
    .din2(mux_case_782),
    .din3(16'd0),
    .din4(tmp_7_fu_1224_p5),
    .dout(tmp_7_fu_1224_p6)
);

TOP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_start_int == 1'b1) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((tmp_43_fu_1104_p3 == 1'd0)) begin
            i_fu_226 <= add_ln240_fu_1582_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_226 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd0) & (empty_288_fu_1112_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390865_lcssa1026_fu_358 <= sub_ln712_2_fu_1410_p2;
        conv_i_i_i2390877_lcssa1034_fu_374 <= sub_ln712_1_fu_1324_p2;
        conv_i_i_i2390890_lcssa1042_fu_390 <= sub_ln712_fu_1238_p2;
        conv_i_i_i2390901_lcssa1050_fu_406 <= sub_ln712_3_fu_1496_p2;
        p_0_0_03278817_lcssa994_fu_294 <= tmp_6_fu_1210_p6;
        p_0_0_03278829_lcssa1002_fu_310 <= tmp_5_fu_1196_p6;
        p_0_0_03278842_lcssa1010_fu_326 <= tmp_4_fu_1182_p6;
        p_0_0_03278853_lcssa1018_fu_342 <= tmp_7_fu_1224_p6;
        p_0_0_03279769_lcssa962_fu_230 <= tmp_2_fu_1154_p6;
        p_0_0_03279781_lcssa970_fu_246 <= tmp_1_fu_1140_p6;
        p_0_0_03279794_lcssa978_fu_262 <= tmp_s_fu_1126_p6;
        p_0_0_03279805_lcssa986_fu_278 <= tmp_3_fu_1168_p6;
        p_0_0_03279913_lcssa1058_fu_422 <= tmp_2_fu_1154_p6;
        p_0_0_03279925_lcssa1066_fu_438 <= tmp_1_fu_1140_p6;
        p_0_0_03279938_lcssa1074_fu_454 <= tmp_s_fu_1126_p6;
        p_0_0_03279949_lcssa1082_fu_470 <= tmp_3_fu_1168_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd0) & (empty_288_fu_1112_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390868_lcssa1028_fu_362 <= sub_ln712_2_fu_1410_p2;
        conv_i_i_i2390880_lcssa1036_fu_378 <= sub_ln712_1_fu_1324_p2;
        conv_i_i_i2390893_lcssa1044_fu_394 <= sub_ln712_fu_1238_p2;
        conv_i_i_i2390904_lcssa1052_fu_410 <= sub_ln712_3_fu_1496_p2;
        p_0_0_03278820_lcssa996_fu_298 <= tmp_6_fu_1210_p6;
        p_0_0_03278832_lcssa1004_fu_314 <= tmp_5_fu_1196_p6;
        p_0_0_03278845_lcssa1012_fu_330 <= tmp_4_fu_1182_p6;
        p_0_0_03278856_lcssa1020_fu_346 <= tmp_7_fu_1224_p6;
        p_0_0_03279772_lcssa964_fu_234 <= tmp_2_fu_1154_p6;
        p_0_0_03279784_lcssa972_fu_250 <= tmp_1_fu_1140_p6;
        p_0_0_03279797_lcssa980_fu_266 <= tmp_s_fu_1126_p6;
        p_0_0_03279808_lcssa988_fu_282 <= tmp_3_fu_1168_p6;
        p_0_0_03279916_lcssa1060_fu_426 <= tmp_2_fu_1154_p6;
        p_0_0_03279928_lcssa1068_fu_442 <= tmp_1_fu_1140_p6;
        p_0_0_03279941_lcssa1076_fu_458 <= tmp_s_fu_1126_p6;
        p_0_0_03279952_lcssa1084_fu_474 <= tmp_3_fu_1168_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd0) & (empty_288_fu_1112_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390871_lcssa1030_fu_366 <= sub_ln712_2_fu_1410_p2;
        conv_i_i_i2390883_lcssa1038_fu_382 <= sub_ln712_1_fu_1324_p2;
        conv_i_i_i2390896_lcssa1046_fu_398 <= sub_ln712_fu_1238_p2;
        conv_i_i_i2390907_lcssa1054_fu_414 <= sub_ln712_3_fu_1496_p2;
        p_0_0_03278823_lcssa998_fu_302 <= tmp_6_fu_1210_p6;
        p_0_0_03278835_lcssa1006_fu_318 <= tmp_5_fu_1196_p6;
        p_0_0_03278848_lcssa1014_fu_334 <= tmp_4_fu_1182_p6;
        p_0_0_03278859_lcssa1022_fu_350 <= tmp_7_fu_1224_p6;
        p_0_0_03279775_lcssa966_fu_238 <= tmp_2_fu_1154_p6;
        p_0_0_03279787_lcssa974_fu_254 <= tmp_1_fu_1140_p6;
        p_0_0_03279800_lcssa982_fu_270 <= tmp_s_fu_1126_p6;
        p_0_0_03279811_lcssa990_fu_286 <= tmp_3_fu_1168_p6;
        p_0_0_03279919_lcssa1062_fu_430 <= tmp_2_fu_1154_p6;
        p_0_0_03279931_lcssa1070_fu_446 <= tmp_1_fu_1140_p6;
        p_0_0_03279944_lcssa1078_fu_462 <= tmp_s_fu_1126_p6;
        p_0_0_03279955_lcssa1086_fu_478 <= tmp_3_fu_1168_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(empty_288_fu_1112_p1 == 3'd0) & ~(empty_288_fu_1112_p1 == 3'd2) & ~(empty_288_fu_1112_p1 == 3'd4) & (ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390874_lcssa1032_fu_370 <= sub_ln712_2_fu_1410_p2;
        conv_i_i_i2390886_lcssa1040_fu_386 <= sub_ln712_1_fu_1324_p2;
        conv_i_i_i2390899_lcssa1048_fu_402 <= sub_ln712_fu_1238_p2;
        conv_i_i_i2390910_lcssa1056_fu_418 <= sub_ln712_3_fu_1496_p2;
        p_0_0_03278826_lcssa1000_fu_306 <= tmp_6_fu_1210_p6;
        p_0_0_03278838_lcssa1008_fu_322 <= tmp_5_fu_1196_p6;
        p_0_0_03278851_lcssa1016_fu_338 <= tmp_4_fu_1182_p6;
        p_0_0_03278862_lcssa1024_fu_354 <= tmp_7_fu_1224_p6;
        p_0_0_03279778_lcssa968_fu_242 <= tmp_2_fu_1154_p6;
        p_0_0_03279790_lcssa976_fu_258 <= tmp_1_fu_1140_p6;
        p_0_0_03279803_lcssa984_fu_274 <= tmp_s_fu_1126_p6;
        p_0_0_03279814_lcssa992_fu_290 <= tmp_3_fu_1168_p6;
        p_0_0_03279922_lcssa1064_fu_434 <= tmp_2_fu_1154_p6;
        p_0_0_03279934_lcssa1072_fu_450 <= tmp_1_fu_1140_p6;
        p_0_0_03279947_lcssa1080_fu_466 <= tmp_s_fu_1126_p6;
        p_0_0_03279958_lcssa1088_fu_482 <= tmp_3_fu_1168_p6;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_4 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_4 = i_fu_226;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390865_lcssa1026_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390865_lcssa1026_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390868_lcssa1028_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390868_lcssa1028_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390871_lcssa1030_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390871_lcssa1030_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390874_lcssa1032_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390874_lcssa1032_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390877_lcssa1034_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390877_lcssa1034_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390880_lcssa1036_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390880_lcssa1036_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390883_lcssa1038_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390883_lcssa1038_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390886_lcssa1040_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390886_lcssa1040_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390890_lcssa1042_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390890_lcssa1042_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390893_lcssa1044_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390893_lcssa1044_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390896_lcssa1046_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390896_lcssa1046_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390899_lcssa1048_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390899_lcssa1048_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390901_lcssa1050_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390901_lcssa1050_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390904_lcssa1052_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390904_lcssa1052_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390907_lcssa1054_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390907_lcssa1054_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_i_i_i2390910_lcssa1056_out_ap_vld = 1'b1;
    end else begin
        conv_i_i_i2390910_lcssa1056_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278817_lcssa994_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278817_lcssa994_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278820_lcssa996_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278820_lcssa996_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278823_lcssa998_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278823_lcssa998_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278826_lcssa1000_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278826_lcssa1000_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278829_lcssa1002_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278829_lcssa1002_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278832_lcssa1004_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278832_lcssa1004_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278835_lcssa1006_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278835_lcssa1006_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278838_lcssa1008_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278838_lcssa1008_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278842_lcssa1010_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278842_lcssa1010_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278845_lcssa1012_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278845_lcssa1012_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278848_lcssa1014_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278848_lcssa1014_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278851_lcssa1016_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278851_lcssa1016_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278853_lcssa1018_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278853_lcssa1018_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278856_lcssa1020_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278856_lcssa1020_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278859_lcssa1022_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278859_lcssa1022_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03278862_lcssa1024_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03278862_lcssa1024_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279769_lcssa962_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279769_lcssa962_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279772_lcssa964_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279772_lcssa964_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279775_lcssa966_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279775_lcssa966_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279778_lcssa968_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279778_lcssa968_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279781_lcssa970_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279781_lcssa970_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279784_lcssa972_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279784_lcssa972_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279787_lcssa974_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279787_lcssa974_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279790_lcssa976_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279790_lcssa976_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279794_lcssa978_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279794_lcssa978_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279797_lcssa980_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279797_lcssa980_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279800_lcssa982_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279800_lcssa982_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279803_lcssa984_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279803_lcssa984_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279805_lcssa986_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279805_lcssa986_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279808_lcssa988_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279808_lcssa988_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279811_lcssa990_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279811_lcssa990_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279814_lcssa992_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279814_lcssa992_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279913_lcssa1058_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279913_lcssa1058_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279916_lcssa1060_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279916_lcssa1060_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279919_lcssa1062_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279919_lcssa1062_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279922_lcssa1064_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279922_lcssa1064_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279925_lcssa1066_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279925_lcssa1066_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279928_lcssa1068_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279928_lcssa1068_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279931_lcssa1070_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279931_lcssa1070_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279934_lcssa1072_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279934_lcssa1072_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279938_lcssa1074_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279938_lcssa1074_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279941_lcssa1076_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279941_lcssa1076_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279944_lcssa1078_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279944_lcssa1078_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279947_lcssa1080_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279947_lcssa1080_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279949_lcssa1082_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279949_lcssa1082_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279952_lcssa1084_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279952_lcssa1084_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279955_lcssa1086_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279955_lcssa1086_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (tmp_43_fu_1104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0_0_03279958_lcssa1088_out_ap_vld = 1'b1;
    end else begin
        p_0_0_03279958_lcssa1088_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln240_fu_1582_p2 = (ap_sig_allocacmp_i_4 + 4'd2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign conv_i_i_i2390865_lcssa1026_out = conv_i_i_i2390865_lcssa1026_fu_358;

assign conv_i_i_i2390868_lcssa1028_out = conv_i_i_i2390868_lcssa1028_fu_362;

assign conv_i_i_i2390871_lcssa1030_out = conv_i_i_i2390871_lcssa1030_fu_366;

assign conv_i_i_i2390874_lcssa1032_out = conv_i_i_i2390874_lcssa1032_fu_370;

assign conv_i_i_i2390877_lcssa1034_out = conv_i_i_i2390877_lcssa1034_fu_374;

assign conv_i_i_i2390880_lcssa1036_out = conv_i_i_i2390880_lcssa1036_fu_378;

assign conv_i_i_i2390883_lcssa1038_out = conv_i_i_i2390883_lcssa1038_fu_382;

assign conv_i_i_i2390886_lcssa1040_out = conv_i_i_i2390886_lcssa1040_fu_386;

assign conv_i_i_i2390890_lcssa1042_out = conv_i_i_i2390890_lcssa1042_fu_390;

assign conv_i_i_i2390893_lcssa1044_out = conv_i_i_i2390893_lcssa1044_fu_394;

assign conv_i_i_i2390896_lcssa1046_out = conv_i_i_i2390896_lcssa1046_fu_398;

assign conv_i_i_i2390899_lcssa1048_out = conv_i_i_i2390899_lcssa1048_fu_402;

assign conv_i_i_i2390901_lcssa1050_out = conv_i_i_i2390901_lcssa1050_fu_406;

assign conv_i_i_i2390904_lcssa1052_out = conv_i_i_i2390904_lcssa1052_fu_410;

assign conv_i_i_i2390907_lcssa1054_out = conv_i_i_i2390907_lcssa1054_fu_414;

assign conv_i_i_i2390910_lcssa1056_out = conv_i_i_i2390910_lcssa1056_fu_418;

assign empty_288_fu_1112_p1 = ap_sig_allocacmp_i_4[2:0];

assign p_0_0_03278817_lcssa994_out = p_0_0_03278817_lcssa994_fu_294;

assign p_0_0_03278820_lcssa996_out = p_0_0_03278820_lcssa996_fu_298;

assign p_0_0_03278823_lcssa998_out = p_0_0_03278823_lcssa998_fu_302;

assign p_0_0_03278826_lcssa1000_out = p_0_0_03278826_lcssa1000_fu_306;

assign p_0_0_03278829_lcssa1002_out = p_0_0_03278829_lcssa1002_fu_310;

assign p_0_0_03278832_lcssa1004_out = p_0_0_03278832_lcssa1004_fu_314;

assign p_0_0_03278835_lcssa1006_out = p_0_0_03278835_lcssa1006_fu_318;

assign p_0_0_03278838_lcssa1008_out = p_0_0_03278838_lcssa1008_fu_322;

assign p_0_0_03278842_lcssa1010_out = p_0_0_03278842_lcssa1010_fu_326;

assign p_0_0_03278845_lcssa1012_out = p_0_0_03278845_lcssa1012_fu_330;

assign p_0_0_03278848_lcssa1014_out = p_0_0_03278848_lcssa1014_fu_334;

assign p_0_0_03278851_lcssa1016_out = p_0_0_03278851_lcssa1016_fu_338;

assign p_0_0_03278853_lcssa1018_out = p_0_0_03278853_lcssa1018_fu_342;

assign p_0_0_03278856_lcssa1020_out = p_0_0_03278856_lcssa1020_fu_346;

assign p_0_0_03278859_lcssa1022_out = p_0_0_03278859_lcssa1022_fu_350;

assign p_0_0_03278862_lcssa1024_out = p_0_0_03278862_lcssa1024_fu_354;

assign p_0_0_03279769_lcssa962_out = p_0_0_03279769_lcssa962_fu_230;

assign p_0_0_03279772_lcssa964_out = p_0_0_03279772_lcssa964_fu_234;

assign p_0_0_03279775_lcssa966_out = p_0_0_03279775_lcssa966_fu_238;

assign p_0_0_03279778_lcssa968_out = p_0_0_03279778_lcssa968_fu_242;

assign p_0_0_03279781_lcssa970_out = p_0_0_03279781_lcssa970_fu_246;

assign p_0_0_03279784_lcssa972_out = p_0_0_03279784_lcssa972_fu_250;

assign p_0_0_03279787_lcssa974_out = p_0_0_03279787_lcssa974_fu_254;

assign p_0_0_03279790_lcssa976_out = p_0_0_03279790_lcssa976_fu_258;

assign p_0_0_03279794_lcssa978_out = p_0_0_03279794_lcssa978_fu_262;

assign p_0_0_03279797_lcssa980_out = p_0_0_03279797_lcssa980_fu_266;

assign p_0_0_03279800_lcssa982_out = p_0_0_03279800_lcssa982_fu_270;

assign p_0_0_03279803_lcssa984_out = p_0_0_03279803_lcssa984_fu_274;

assign p_0_0_03279805_lcssa986_out = p_0_0_03279805_lcssa986_fu_278;

assign p_0_0_03279808_lcssa988_out = p_0_0_03279808_lcssa988_fu_282;

assign p_0_0_03279811_lcssa990_out = p_0_0_03279811_lcssa990_fu_286;

assign p_0_0_03279814_lcssa992_out = p_0_0_03279814_lcssa992_fu_290;

assign p_0_0_03279913_lcssa1058_out = p_0_0_03279913_lcssa1058_fu_422;

assign p_0_0_03279916_lcssa1060_out = p_0_0_03279916_lcssa1060_fu_426;

assign p_0_0_03279919_lcssa1062_out = p_0_0_03279919_lcssa1062_fu_430;

assign p_0_0_03279922_lcssa1064_out = p_0_0_03279922_lcssa1064_fu_434;

assign p_0_0_03279925_lcssa1066_out = p_0_0_03279925_lcssa1066_fu_438;

assign p_0_0_03279928_lcssa1068_out = p_0_0_03279928_lcssa1068_fu_442;

assign p_0_0_03279931_lcssa1070_out = p_0_0_03279931_lcssa1070_fu_446;

assign p_0_0_03279934_lcssa1072_out = p_0_0_03279934_lcssa1072_fu_450;

assign p_0_0_03279938_lcssa1074_out = p_0_0_03279938_lcssa1074_fu_454;

assign p_0_0_03279941_lcssa1076_out = p_0_0_03279941_lcssa1076_fu_458;

assign p_0_0_03279944_lcssa1078_out = p_0_0_03279944_lcssa1078_fu_462;

assign p_0_0_03279947_lcssa1080_out = p_0_0_03279947_lcssa1080_fu_466;

assign p_0_0_03279949_lcssa1082_out = p_0_0_03279949_lcssa1082_fu_470;

assign p_0_0_03279952_lcssa1084_out = p_0_0_03279952_lcssa1084_fu_474;

assign p_0_0_03279955_lcssa1086_out = p_0_0_03279955_lcssa1086_fu_478;

assign p_0_0_03279958_lcssa1088_out = p_0_0_03279958_lcssa1088_fu_482;

assign sub_ln712_1_fu_1324_p2 = (16'd0 - tmp_5_fu_1196_p6);

assign sub_ln712_2_fu_1410_p2 = (16'd0 - tmp_6_fu_1210_p6);

assign sub_ln712_3_fu_1496_p2 = (16'd0 - tmp_7_fu_1224_p6);

assign sub_ln712_fu_1238_p2 = (16'd0 - tmp_4_fu_1182_p6);

assign tmp_1_fu_1140_p5 = {{ap_sig_allocacmp_i_4[2:1]}};

assign tmp_2_fu_1154_p5 = {{ap_sig_allocacmp_i_4[2:1]}};

assign tmp_3_fu_1168_p5 = {{ap_sig_allocacmp_i_4[2:1]}};

assign tmp_43_fu_1104_p3 = ap_sig_allocacmp_i_4[32'd3];

assign tmp_4_fu_1182_p5 = {{ap_sig_allocacmp_i_4[2:1]}};

assign tmp_5_fu_1196_p5 = {{ap_sig_allocacmp_i_4[2:1]}};

assign tmp_6_fu_1210_p5 = {{ap_sig_allocacmp_i_4[2:1]}};

assign tmp_7_fu_1224_p5 = {{ap_sig_allocacmp_i_4[2:1]}};

assign tmp_s_fu_1126_p5 = {{ap_sig_allocacmp_i_4[2:1]}};

endmodule //TOP_QRD_Pipeline_LOOP_01
