/* PRIORI.H: definitions of interrupt priotiries for 5202 */

#define EX0INTLVL 0x0F   /* defines priority level for external interrupt 0 */
#define RX1INTLVL 0x0E   /* defines priority level for receive  1 */
#define RX0INTLVL 0x0D   /* defines priority level for receive  0 */

#define EX0REGBANK 1
#define RX1REGBANK 2
#define RX0REGBANK 3

#define SYSMODE    0x80

