# Tiny Tapeout project information
project:
  title:        ""      # Project title
  author:       "allan rodas"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  ""      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_allanrodas74"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_user_module.v"
    - "tt_prefixx_adder_8bit.v"
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "A[0]"    # Bit 0 de entrada A
  ui[1]: "A[1]"    # Bit 1 de entrada A
  ui[2]: "A[2]"    # Bit 2 de entrada A
  ui[3]: "A[3]"    # Bit 3 de entrada A
  ui[4]: "A[4]"    # Bit 4 de entrada A
  ui[5]: "A[5]"    # Bit 5 de entrada A
  ui[6]: "A[6]"    # Bit 6 de entrada A
  ui[7]: "A[7]"    # Bit 7 de entrada A

  # Outputs (resultado de 8 bits)
  uo[0]: "RESULT[0]"  # Bit 0 del resultado
  uo[1]: "RESULT[1]"  # Bit 1 del resultado
  uo[2]: "RESULT[2]"  # Bit 2 del resultado
  uo[3]: "RESULT[3]"  # Bit 3 del resultado
  uo[4]: "RESULT[4]"  # Bit 4 del resultado
  uo[5]: "RESULT[5]"  # Bit 5 del resultado
  uo[6]: "RESULT[6]"  # Bit 6 del resultado
  uo[7]: "RESULT[7]"  # Bit 7 del resultado

  # Bidirectional pins (usaremos 3 para la operación y 5 para B)
  uio[0]: ""     # Bit 0 de entrada B
  uio[1]: ""     # Bit 1 de entrada B
  uio[2]: ""     # Bit 2 de entrada B
  uio[3]: ""     # Bit 3 de entrada B
  uio[4]: ""     # Bit 4 de entrada B
  uio[5]: ""    # Bit 0 de código de operación
  uio[6]: ""    # Bit 1 de código de operación
  uio[7]: ""    # Bit 2 de código de operación

# Do not change!
yaml_version: 6
