ARM GAS  F:\msys64\tmp\ccIjfROL.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_TIM_PWM_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_TIM_PWM_MspInit:
  27              	.LVL0:
  28              	.LFB659:
  29              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM3 init function */
ARM GAS  F:\msys64\tmp\ccIjfROL.s 			page 2


  30:Core/Src/tim.c **** void MX_TIM3_Init(void)
  31:Core/Src/tim.c **** {
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  43:Core/Src/tim.c ****   htim3.Instance = TIM3;
  44:Core/Src/tim.c ****   htim3.Init.Prescaler = 84 - 1;
  45:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  46:Core/Src/tim.c ****   htim3.Init.Period = 100 - 1;
  47:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  48:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  49:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  54:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  55:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  60:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  61:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  62:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  70:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** }
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
  75:Core/Src/tim.c **** {
  30              		.loc 1 75 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
  34              		.loc 1 77 3 view .LVU1
  35              		.loc 1 77 19 is_stmt 0 view .LVU2
  36 0000 0268     		ldr	r2, [r0]
  37              		.loc 1 77 5 view .LVU3
  38 0002 0E4B     		ldr	r3, .L8
ARM GAS  F:\msys64\tmp\ccIjfROL.s 			page 3


  39 0004 9A42     		cmp	r2, r3
  40 0006 00D0     		beq	.L7
  41 0008 7047     		bx	lr
  42              	.L7:
  75:Core/Src/tim.c **** 
  43              		.loc 1 75 1 view .LVU4
  44 000a 00B5     		push	{lr}
  45              	.LCFI0:
  46              		.cfi_def_cfa_offset 4
  47              		.cfi_offset 14, -4
  48 000c 83B0     		sub	sp, sp, #12
  49              	.LCFI1:
  50              		.cfi_def_cfa_offset 16
  78:Core/Src/tim.c ****   {
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
  82:Core/Src/tim.c ****     /* TIM3 clock enable */
  83:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
  51              		.loc 1 83 5 is_stmt 1 view .LVU5
  52              	.LBB2:
  53              		.loc 1 83 5 view .LVU6
  54 000e 0022     		movs	r2, #0
  55 0010 0192     		str	r2, [sp, #4]
  56              		.loc 1 83 5 view .LVU7
  57 0012 03F50D33 		add	r3, r3, #144384
  58 0016 196C     		ldr	r1, [r3, #64]
  59 0018 41F00201 		orr	r1, r1, #2
  60 001c 1964     		str	r1, [r3, #64]
  61              		.loc 1 83 5 view .LVU8
  62 001e 1B6C     		ldr	r3, [r3, #64]
  63 0020 03F00203 		and	r3, r3, #2
  64 0024 0193     		str	r3, [sp, #4]
  65              		.loc 1 83 5 view .LVU9
  66 0026 019B     		ldr	r3, [sp, #4]
  67              	.LBE2:
  68              		.loc 1 83 5 view .LVU10
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****     /* TIM3 interrupt Init */
  86:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
  69              		.loc 1 86 5 view .LVU11
  70 0028 0521     		movs	r1, #5
  71 002a 1D20     		movs	r0, #29
  72              	.LVL1:
  73              		.loc 1 86 5 is_stmt 0 view .LVU12
  74 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  75              	.LVL2:
  87:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
  76              		.loc 1 87 5 is_stmt 1 view .LVU13
  77 0030 1D20     		movs	r0, #29
  78 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  79              	.LVL3:
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
  91:Core/Src/tim.c ****   }
  92:Core/Src/tim.c **** }
ARM GAS  F:\msys64\tmp\ccIjfROL.s 			page 4


  80              		.loc 1 92 1 is_stmt 0 view .LVU14
  81 0036 03B0     		add	sp, sp, #12
  82              	.LCFI2:
  83              		.cfi_def_cfa_offset 4
  84              		@ sp needed
  85 0038 5DF804FB 		ldr	pc, [sp], #4
  86              	.L9:
  87              		.align	2
  88              	.L8:
  89 003c 00040040 		.word	1073742848
  90              		.cfi_endproc
  91              	.LFE659:
  93              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_TIM_MspPostInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	HAL_TIM_MspPostInit:
 101              	.LVL4:
 102              	.LFB660:
  93:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
  94:Core/Src/tim.c **** {
 103              		.loc 1 94 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 24
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		.loc 1 94 1 is_stmt 0 view .LVU16
 108 0000 00B5     		push	{lr}
 109              	.LCFI3:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 14, -4
 112 0002 87B0     		sub	sp, sp, #28
 113              	.LCFI4:
 114              		.cfi_def_cfa_offset 32
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 115              		.loc 1 96 3 is_stmt 1 view .LVU17
 116              		.loc 1 96 20 is_stmt 0 view .LVU18
 117 0004 0023     		movs	r3, #0
 118 0006 0193     		str	r3, [sp, #4]
 119 0008 0293     		str	r3, [sp, #8]
 120 000a 0393     		str	r3, [sp, #12]
 121 000c 0493     		str	r3, [sp, #16]
 122 000e 0593     		str	r3, [sp, #20]
  97:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 123              		.loc 1 97 3 is_stmt 1 view .LVU19
 124              		.loc 1 97 15 is_stmt 0 view .LVU20
 125 0010 0268     		ldr	r2, [r0]
 126              		.loc 1 97 5 view .LVU21
 127 0012 0E4B     		ldr	r3, .L14
 128 0014 9A42     		cmp	r2, r3
 129 0016 02D0     		beq	.L13
 130              	.LVL5:
 131              	.L10:
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
ARM GAS  F:\msys64\tmp\ccIjfROL.s 			page 5


 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 105:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 106:Core/Src/tim.c ****     */
 107:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 108:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 109:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 111:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 112:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 117:Core/Src/tim.c ****   }
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c **** }
 132              		.loc 1 119 1 view .LVU22
 133 0018 07B0     		add	sp, sp, #28
 134              	.LCFI5:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 4
 137              		@ sp needed
 138 001a 5DF804FB 		ldr	pc, [sp], #4
 139              	.LVL6:
 140              	.L13:
 141              	.LCFI6:
 142              		.cfi_restore_state
 103:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 143              		.loc 1 103 5 is_stmt 1 view .LVU23
 144              	.LBB3:
 103:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 145              		.loc 1 103 5 view .LVU24
 146 001e 0023     		movs	r3, #0
 147 0020 0093     		str	r3, [sp]
 103:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 148              		.loc 1 103 5 view .LVU25
 149 0022 0B4B     		ldr	r3, .L14+4
 150 0024 1A6B     		ldr	r2, [r3, #48]
 151 0026 42F00102 		orr	r2, r2, #1
 152 002a 1A63     		str	r2, [r3, #48]
 103:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 153              		.loc 1 103 5 view .LVU26
 154 002c 1B6B     		ldr	r3, [r3, #48]
 155 002e 03F00103 		and	r3, r3, #1
 156 0032 0093     		str	r3, [sp]
 103:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 157              		.loc 1 103 5 view .LVU27
 158 0034 009B     		ldr	r3, [sp]
 159              	.LBE3:
 103:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 160              		.loc 1 103 5 view .LVU28
 107:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161              		.loc 1 107 5 view .LVU29
ARM GAS  F:\msys64\tmp\ccIjfROL.s 			page 6


 107:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 162              		.loc 1 107 25 is_stmt 0 view .LVU30
 163 0036 4023     		movs	r3, #64
 164 0038 0193     		str	r3, [sp, #4]
 108:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 165              		.loc 1 108 5 is_stmt 1 view .LVU31
 108:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 166              		.loc 1 108 26 is_stmt 0 view .LVU32
 167 003a 0223     		movs	r3, #2
 168 003c 0293     		str	r3, [sp, #8]
 109:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 169              		.loc 1 109 5 is_stmt 1 view .LVU33
 110:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 170              		.loc 1 110 5 view .LVU34
 111:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 171              		.loc 1 111 5 view .LVU35
 111:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 172              		.loc 1 111 31 is_stmt 0 view .LVU36
 173 003e 0593     		str	r3, [sp, #20]
 112:Core/Src/tim.c **** 
 174              		.loc 1 112 5 is_stmt 1 view .LVU37
 175 0040 01A9     		add	r1, sp, #4
 176 0042 0448     		ldr	r0, .L14+8
 177              	.LVL7:
 112:Core/Src/tim.c **** 
 178              		.loc 1 112 5 is_stmt 0 view .LVU38
 179 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL8:
 181              		.loc 1 119 1 view .LVU39
 182 0048 E6E7     		b	.L10
 183              	.L15:
 184 004a 00BF     		.align	2
 185              	.L14:
 186 004c 00040040 		.word	1073742848
 187 0050 00380240 		.word	1073887232
 188 0054 00000240 		.word	1073872896
 189              		.cfi_endproc
 190              	.LFE660:
 192              		.section	.text.MX_TIM3_Init,"ax",%progbits
 193              		.align	1
 194              		.global	MX_TIM3_Init
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	MX_TIM3_Init:
 200              	.LFB658:
  31:Core/Src/tim.c **** 
 201              		.loc 1 31 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 40
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205 0000 00B5     		push	{lr}
 206              	.LCFI7:
 207              		.cfi_def_cfa_offset 4
 208              		.cfi_offset 14, -4
 209 0002 8BB0     		sub	sp, sp, #44
 210              	.LCFI8:
ARM GAS  F:\msys64\tmp\ccIjfROL.s 			page 7


 211              		.cfi_def_cfa_offset 48
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 212              		.loc 1 37 3 view .LVU41
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 213              		.loc 1 37 27 is_stmt 0 view .LVU42
 214 0004 0023     		movs	r3, #0
 215 0006 0893     		str	r3, [sp, #32]
 216 0008 0993     		str	r3, [sp, #36]
  38:Core/Src/tim.c **** 
 217              		.loc 1 38 3 is_stmt 1 view .LVU43
  38:Core/Src/tim.c **** 
 218              		.loc 1 38 22 is_stmt 0 view .LVU44
 219 000a 0193     		str	r3, [sp, #4]
 220 000c 0293     		str	r3, [sp, #8]
 221 000e 0393     		str	r3, [sp, #12]
 222 0010 0493     		str	r3, [sp, #16]
 223 0012 0593     		str	r3, [sp, #20]
 224 0014 0693     		str	r3, [sp, #24]
 225 0016 0793     		str	r3, [sp, #28]
  43:Core/Src/tim.c ****   htim3.Init.Prescaler = 84 - 1;
 226              		.loc 1 43 3 is_stmt 1 view .LVU45
  43:Core/Src/tim.c ****   htim3.Init.Prescaler = 84 - 1;
 227              		.loc 1 43 18 is_stmt 0 view .LVU46
 228 0018 1748     		ldr	r0, .L24
 229 001a 184A     		ldr	r2, .L24+4
 230 001c 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 231              		.loc 1 44 3 is_stmt 1 view .LVU47
  44:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 232              		.loc 1 44 24 is_stmt 0 view .LVU48
 233 001e 5322     		movs	r2, #83
 234 0020 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim3.Init.Period = 100 - 1;
 235              		.loc 1 45 3 is_stmt 1 view .LVU49
  45:Core/Src/tim.c ****   htim3.Init.Period = 100 - 1;
 236              		.loc 1 45 26 is_stmt 0 view .LVU50
 237 0022 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 238              		.loc 1 46 3 is_stmt 1 view .LVU51
  46:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 239              		.loc 1 46 21 is_stmt 0 view .LVU52
 240 0024 6322     		movs	r2, #99
 241 0026 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 242              		.loc 1 47 3 is_stmt 1 view .LVU53
  47:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 243              		.loc 1 47 28 is_stmt 0 view .LVU54
 244 0028 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 245              		.loc 1 48 3 is_stmt 1 view .LVU55
  48:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 246              		.loc 1 48 32 is_stmt 0 view .LVU56
 247 002a 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   {
 248              		.loc 1 49 3 is_stmt 1 view .LVU57
  49:Core/Src/tim.c ****   {
 249              		.loc 1 49 7 is_stmt 0 view .LVU58
ARM GAS  F:\msys64\tmp\ccIjfROL.s 			page 8


 250 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 251              	.LVL9:
  49:Core/Src/tim.c ****   {
 252              		.loc 1 49 6 view .LVU59
 253 0030 C0B9     		cbnz	r0, .L21
 254              	.L17:
  53:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 255              		.loc 1 53 3 is_stmt 1 view .LVU60
  53:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 256              		.loc 1 53 37 is_stmt 0 view .LVU61
 257 0032 0023     		movs	r3, #0
 258 0034 0893     		str	r3, [sp, #32]
  54:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 259              		.loc 1 54 3 is_stmt 1 view .LVU62
  54:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 260              		.loc 1 54 33 is_stmt 0 view .LVU63
 261 0036 0993     		str	r3, [sp, #36]
  55:Core/Src/tim.c ****   {
 262              		.loc 1 55 3 is_stmt 1 view .LVU64
  55:Core/Src/tim.c ****   {
 263              		.loc 1 55 7 is_stmt 0 view .LVU65
 264 0038 08A9     		add	r1, sp, #32
 265 003a 0F48     		ldr	r0, .L24
 266 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 267              	.LVL10:
  55:Core/Src/tim.c ****   {
 268              		.loc 1 55 6 view .LVU66
 269 0040 98B9     		cbnz	r0, .L22
 270              	.L18:
  59:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 271              		.loc 1 59 3 is_stmt 1 view .LVU67
  59:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 272              		.loc 1 59 20 is_stmt 0 view .LVU68
 273 0042 6023     		movs	r3, #96
 274 0044 0193     		str	r3, [sp, #4]
  60:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 275              		.loc 1 60 3 is_stmt 1 view .LVU69
  60:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 276              		.loc 1 60 19 is_stmt 0 view .LVU70
 277 0046 0022     		movs	r2, #0
 278 0048 0292     		str	r2, [sp, #8]
  61:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 279              		.loc 1 61 3 is_stmt 1 view .LVU71
  61:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 280              		.loc 1 61 24 is_stmt 0 view .LVU72
 281 004a 0392     		str	r2, [sp, #12]
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 282              		.loc 1 62 3 is_stmt 1 view .LVU73
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 283              		.loc 1 62 24 is_stmt 0 view .LVU74
 284 004c 0592     		str	r2, [sp, #20]
  63:Core/Src/tim.c ****   {
 285              		.loc 1 63 3 is_stmt 1 view .LVU75
  63:Core/Src/tim.c ****   {
 286              		.loc 1 63 7 is_stmt 0 view .LVU76
 287 004e 01A9     		add	r1, sp, #4
 288 0050 0948     		ldr	r0, .L24
ARM GAS  F:\msys64\tmp\ccIjfROL.s 			page 9


 289 0052 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 290              	.LVL11:
  63:Core/Src/tim.c ****   {
 291              		.loc 1 63 6 view .LVU77
 292 0056 58B9     		cbnz	r0, .L23
 293              	.L19:
  70:Core/Src/tim.c **** 
 294              		.loc 1 70 3 is_stmt 1 view .LVU78
 295 0058 0748     		ldr	r0, .L24
 296 005a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 297              	.LVL12:
  72:Core/Src/tim.c **** 
 298              		.loc 1 72 1 is_stmt 0 view .LVU79
 299 005e 0BB0     		add	sp, sp, #44
 300              	.LCFI9:
 301              		.cfi_remember_state
 302              		.cfi_def_cfa_offset 4
 303              		@ sp needed
 304 0060 5DF804FB 		ldr	pc, [sp], #4
 305              	.L21:
 306              	.LCFI10:
 307              		.cfi_restore_state
  51:Core/Src/tim.c ****   }
 308              		.loc 1 51 5 is_stmt 1 view .LVU80
 309 0064 FFF7FEFF 		bl	Error_Handler
 310              	.LVL13:
 311 0068 E3E7     		b	.L17
 312              	.L22:
  57:Core/Src/tim.c ****   }
 313              		.loc 1 57 5 view .LVU81
 314 006a FFF7FEFF 		bl	Error_Handler
 315              	.LVL14:
 316 006e E8E7     		b	.L18
 317              	.L23:
  65:Core/Src/tim.c ****   }
 318              		.loc 1 65 5 view .LVU82
 319 0070 FFF7FEFF 		bl	Error_Handler
 320              	.LVL15:
 321 0074 F0E7     		b	.L19
 322              	.L25:
 323 0076 00BF     		.align	2
 324              	.L24:
 325 0078 00000000 		.word	.LANCHOR0
 326 007c 00040040 		.word	1073742848
 327              		.cfi_endproc
 328              	.LFE658:
 330              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 331              		.align	1
 332              		.global	HAL_TIM_PWM_MspDeInit
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 337              	HAL_TIM_PWM_MspDeInit:
 338              	.LVL16:
 339              	.LFB661:
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
ARM GAS  F:\msys64\tmp\ccIjfROL.s 			page 10


 122:Core/Src/tim.c **** {
 340              		.loc 1 122 1 view -0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 0
 343              		@ frame_needed = 0, uses_anonymous_args = 0
 344              		.loc 1 122 1 is_stmt 0 view .LVU84
 345 0000 08B5     		push	{r3, lr}
 346              	.LCFI11:
 347              		.cfi_def_cfa_offset 8
 348              		.cfi_offset 3, -8
 349              		.cfi_offset 14, -4
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 350              		.loc 1 124 3 is_stmt 1 view .LVU85
 351              		.loc 1 124 19 is_stmt 0 view .LVU86
 352 0002 0268     		ldr	r2, [r0]
 353              		.loc 1 124 5 view .LVU87
 354 0004 064B     		ldr	r3, .L30
 355 0006 9A42     		cmp	r2, r3
 356 0008 00D0     		beq	.L29
 357              	.LVL17:
 358              	.L26:
 125:Core/Src/tim.c ****   {
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 129:Core/Src/tim.c ****     /* Peripheral clock disable */
 130:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 133:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 134:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 135:Core/Src/tim.c **** 
 136:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c **** }
 359              		.loc 1 138 1 view .LVU88
 360 000a 08BD     		pop	{r3, pc}
 361              	.LVL18:
 362              	.L29:
 130:Core/Src/tim.c **** 
 363              		.loc 1 130 5 is_stmt 1 view .LVU89
 364 000c 054A     		ldr	r2, .L30+4
 365 000e 136C     		ldr	r3, [r2, #64]
 366 0010 23F00203 		bic	r3, r3, #2
 367 0014 1364     		str	r3, [r2, #64]
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 368              		.loc 1 133 5 view .LVU90
 369 0016 1D20     		movs	r0, #29
 370              	.LVL19:
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 371              		.loc 1 133 5 is_stmt 0 view .LVU91
 372 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 373              	.LVL20:
 374              		.loc 1 138 1 view .LVU92
 375 001c F5E7     		b	.L26
 376              	.L31:
ARM GAS  F:\msys64\tmp\ccIjfROL.s 			page 11


 377 001e 00BF     		.align	2
 378              	.L30:
 379 0020 00040040 		.word	1073742848
 380 0024 00380240 		.word	1073887232
 381              		.cfi_endproc
 382              	.LFE661:
 384              		.global	htim3
 385              		.section	.bss.htim3,"aw",%nobits
 386              		.align	2
 387              		.set	.LANCHOR0,. + 0
 390              	htim3:
 391 0000 00000000 		.space	72
 391      00000000 
 391      00000000 
 391      00000000 
 391      00000000 
 392              		.text
 393              	.Letext0:
 394              		.file 2 "f:\\stm32\\win-dev-tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_default_ty
 395              		.file 3 "f:\\stm32\\win-dev-tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 396              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 397              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 398              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 399              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 400              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 401              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h"
 402              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 403              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 404              		.file 12 "Core/Inc/main.h"
 405              		.file 13 "Core/Inc/tim.h"
ARM GAS  F:\msys64\tmp\ccIjfROL.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
F:\msys64\tmp\ccIjfROL.s:20     .text.HAL_TIM_PWM_MspInit:00000000 $t
F:\msys64\tmp\ccIjfROL.s:26     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
F:\msys64\tmp\ccIjfROL.s:89     .text.HAL_TIM_PWM_MspInit:0000003c $d
F:\msys64\tmp\ccIjfROL.s:94     .text.HAL_TIM_MspPostInit:00000000 $t
F:\msys64\tmp\ccIjfROL.s:100    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
F:\msys64\tmp\ccIjfROL.s:186    .text.HAL_TIM_MspPostInit:0000004c $d
F:\msys64\tmp\ccIjfROL.s:193    .text.MX_TIM3_Init:00000000 $t
F:\msys64\tmp\ccIjfROL.s:199    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
F:\msys64\tmp\ccIjfROL.s:325    .text.MX_TIM3_Init:00000078 $d
F:\msys64\tmp\ccIjfROL.s:331    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
F:\msys64\tmp\ccIjfROL.s:337    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
F:\msys64\tmp\ccIjfROL.s:379    .text.HAL_TIM_PWM_MspDeInit:00000020 $d
F:\msys64\tmp\ccIjfROL.s:390    .bss.htim3:00000000 htim3
F:\msys64\tmp\ccIjfROL.s:386    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
HAL_NVIC_DisableIRQ
