<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="MNIST" solutionName="solution1" date="2024-11-30T23:59:25.352+0330"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="MNIST" solutionName="solution1" date="2024-11-30T23:55:53.179+0330"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="MNIST" solutionName="solution1" date="2024-11-30T23:40:38.572+0330"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('img_in_load_2', MNIST/src/convolution.cpp:21) on array 'img_in' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'img_in'.&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="MNIST" solutionName="solution1" date="2024-11-30T23:19:22.434+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('img_in_load_7', MNIST/src/convolution.cpp:21) on array 'img_in' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'img_in'.&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="MNIST" solutionName="solution1" date="2024-11-30T23:19:22.390+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('img_in_load_5', MNIST/src/convolution.cpp:21) on array 'img_in' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'img_in'.&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="MNIST" solutionName="solution1" date="2024-11-30T23:19:22.374+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('img_in_load', MNIST/src/convolution.cpp:21) on array 'img_in' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'img_in'.&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="MNIST" solutionName="solution1" date="2024-11-30T23:19:22.365+0330" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
