// Automatically generated by PRGA's RTL generator
module halfsel_array (
    inout wire [N:0] rows,
    inout wire [N:0] cols,
    );

    // lef/macro defined

endmodule
