# RISC-V-simulator
================================================
Functional Simulator for RISCV Processor
================================================

README

### Team Members' names:
        Bellam Jayanth	                       2019CSB1080
        Sagina Jaya Govinda Venkata Sai Teja       2019CSB1114
        Rohit Dagar	                                2019EEB1186
        Satia	                               2019CSB1118
        Keshav Goyal	                       2019CSB1165


### Directory Structure: 
      CS204-Project
        |
        |- phase 1
             |- factorial.mc
             |- fibonacci.mc
             |- Simulator.py
             |- main.py
             |- simple_add.mc
        |- phase 2
             |- Simulator.py
             |- main.py
             |- factorial.mc
             |- fibonacci.mc     
        |- README.md
        |- design doc.docx
        
             

### How to execute: 
Use the following command in cmd: 
    python .\main.py .\test\file_name
    
----------
Phase 1: Implemented all stages i.e. Fetch, Decode, Execute, Memory Access, Writeback

Phase 2: Implemented pipeline structure with and without data forwarding


Phase 3: 

 
