// Seed: 425595323
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output uwire id_9,
    input tri0 id_10,
    output wor id_11,
    output tri1 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input supply1 id_15,
    output supply0 id_16
);
  supply1 id_18 = 1;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_18,
      id_18
  );
endmodule
