

================================================================
== Vivado HLS Report for 'fft5'
================================================================
* Date:           Tue May 26 00:34:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_re_addr_1 = getelementptr [100 x i32]* %in_re, i64 0, i64 3" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 7 'getelementptr' 'in_re_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.66ns)   --->   "%in_re_load = load i32* %in_re_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 8 'load' 'in_re_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_re_addr_2 = getelementptr [100 x i32]* %in_re, i64 0, i64 12" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 9 'getelementptr' 'in_re_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (2.66ns)   --->   "%in_re_load_1 = load i32* %in_re_addr_2, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 10 'load' 'in_re_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_im_addr_1 = getelementptr [100 x i32]* %in_im, i64 0, i64 3" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 11 'getelementptr' 'in_im_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.66ns)   --->   "%in_im_load = load i32* %in_im_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 12 'load' 'in_im_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_im_addr_2 = getelementptr [100 x i32]* %in_im, i64 0, i64 12" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 13 'getelementptr' 'in_im_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.66ns)   --->   "%in_im_load_1 = load i32* %in_im_addr_2, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 14 'load' 'in_im_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%exptab_im_addr = getelementptr [2 x i32]* %exptab_im, i64 0, i64 0" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:18]   --->   Operation 15 'getelementptr' 'exptab_im_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%exptab_re_addr = getelementptr [2 x i32]* %exptab_re, i64 0, i64 0" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:18]   --->   Operation 16 'getelementptr' 'exptab_re_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (2.66ns)   --->   "%in_re_load = load i32* %in_re_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 17 'load' 'in_re_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 18 [1/2] (2.66ns)   --->   "%in_re_load_1 = load i32* %in_re_addr_2, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 18 'load' 'in_re_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 19 [1/2] (2.66ns)   --->   "%in_im_load = load i32* %in_im_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 19 'load' 'in_im_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 20 [1/2] (2.66ns)   --->   "%in_im_load_1 = load i32* %in_im_addr_2, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 20 'load' 'in_im_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in_re_addr_3 = getelementptr [100 x i32]* %in_re, i64 0, i64 6" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 21 'getelementptr' 'in_re_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.66ns)   --->   "%in_re_load_2 = load i32* %in_re_addr_3, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 22 'load' 'in_re_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_re_addr_4 = getelementptr [100 x i32]* %in_re, i64 0, i64 9" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 23 'getelementptr' 'in_re_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.66ns)   --->   "%in_re_load_3 = load i32* %in_re_addr_4, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 24 'load' 'in_re_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in_im_addr_3 = getelementptr [100 x i32]* %in_im, i64 0, i64 6" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 25 'getelementptr' 'in_im_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.66ns)   --->   "%in_im_load_2 = load i32* %in_im_addr_3, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 26 'load' 'in_im_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%in_im_addr_4 = getelementptr [100 x i32]* %in_im, i64 0, i64 9" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 27 'getelementptr' 'in_im_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.66ns)   --->   "%in_im_load_3 = load i32* %in_im_addr_4, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 28 'load' 'in_im_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 29 [2/2] (1.42ns)   --->   "%exptab_re_load = load i32* %exptab_re_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 29 'load' 'exptab_re_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%exptab_re_addr_1 = getelementptr [2 x i32]* %exptab_re, i64 0, i64 1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 30 'getelementptr' 'exptab_re_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.42ns)   --->   "%exptab_re_load_1 = load i32* %exptab_re_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 31 'load' 'exptab_re_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 32 [2/2] (1.42ns)   --->   "%exptab_im_load = load i32* %exptab_im_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 32 'load' 'exptab_im_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%exptab_im_addr_1 = getelementptr [2 x i32]* %exptab_im, i64 0, i64 1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 33 'getelementptr' 'exptab_im_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.42ns)   --->   "%exptab_im_load_1 = load i32* %exptab_im_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 34 'load' 'exptab_im_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 5.44>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%in_im_addr = getelementptr [100 x i32]* %in_im, i64 0, i64 0" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:18]   --->   Operation 35 'getelementptr' 'in_im_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_re_addr = getelementptr [100 x i32]* %in_re, i64 0, i64 0" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:18]   --->   Operation 36 'getelementptr' 'in_re_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln22 = add nsw i32 %in_re_load_1, %in_re_load" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:22]   --->   Operation 37 'add' 'add_ln22' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln23 = add nsw i32 %in_im_load_1, %in_im_load" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:23]   --->   Operation 38 'add' 'add_ln23' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.78ns)   --->   "%sub_ln24 = sub nsw i32 %in_re_load, %in_re_load_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:24]   --->   Operation 39 'sub' 'sub_ln24' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.78ns)   --->   "%sub_ln25 = sub nsw i32 %in_im_load, %in_im_load_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:25]   --->   Operation 40 'sub' 'sub_ln25' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (2.66ns)   --->   "%in_re_load_2 = load i32* %in_re_addr_3, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 41 'load' 'in_re_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 42 [1/2] (2.66ns)   --->   "%in_re_load_3 = load i32* %in_re_addr_4, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 42 'load' 'in_re_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 43 [1/1] (1.78ns)   --->   "%add_ln26 = add nsw i32 %in_re_load_3, %in_re_load_2" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:26]   --->   Operation 43 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/2] (2.66ns)   --->   "%in_im_load_2 = load i32* %in_im_addr_3, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 44 'load' 'in_im_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 45 [1/2] (2.66ns)   --->   "%in_im_load_3 = load i32* %in_im_addr_4, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 45 'load' 'in_im_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 46 [1/1] (1.78ns)   --->   "%add_ln27 = add nsw i32 %in_im_load_3, %in_im_load_2" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:27]   --->   Operation 46 'add' 'add_ln27' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.78ns)   --->   "%sub_ln28 = sub nsw i32 %in_re_load_2, %in_re_load_3" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:28]   --->   Operation 47 'sub' 'sub_ln28' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.78ns)   --->   "%sub_ln29 = sub nsw i32 %in_im_load_2, %in_im_load_3" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:29]   --->   Operation 48 'sub' 'sub_ln29' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (2.66ns)   --->   "%in_re_load_4 = load i32* %in_re_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:31]   --->   Operation 49 'load' 'in_re_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 50 [2/2] (2.66ns)   --->   "%in_im_load_4 = load i32* %in_im_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 50 'load' 'in_im_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_1 = add i32 %in_im_load_3, %in_im_load_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 51 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln32_2 = add i32 %add_ln32_1, %in_im_load_2" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 52 'add' 'add_ln32_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/2] (1.42ns)   --->   "%exptab_re_load = load i32* %exptab_re_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 53 'load' 'exptab_re_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 54 [1/2] (1.42ns)   --->   "%exptab_re_load_1 = load i32* %exptab_re_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 54 'load' 'exptab_re_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 55 [1/2] (1.42ns)   --->   "%exptab_im_load = load i32* %exptab_im_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 55 'load' 'exptab_im_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 56 [1/2] (1.42ns)   --->   "%exptab_im_load_1 = load i32* %exptab_im_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 56 'load' 'exptab_im_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 8.36>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%out_im_addr = getelementptr [100 x i32]* %out_im, i64 0, i64 0" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:18]   --->   Operation 57 'getelementptr' 'out_im_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%out_re_addr = getelementptr [100 x i32]* %out_re, i64 0, i64 0" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:18]   --->   Operation 58 'getelementptr' 'out_re_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (2.66ns)   --->   "%in_re_load_4 = load i32* %in_re_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:31]   --->   Operation 59 'load' 'in_re_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31 = add i32 %in_re_load_4, %add_ln22" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:31]   --->   Operation 60 'add' 'add_ln31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln31_1 = add i32 %add_ln31, %add_ln26" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:31]   --->   Operation 61 'add' 'add_ln31_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (2.66ns)   --->   "store i32 %add_ln31_1, i32* %out_re_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:31]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 63 [1/2] (2.66ns)   --->   "%in_im_load_4 = load i32* %in_im_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 63 'load' 'in_im_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32 = add i32 %in_im_load, %in_im_load_4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 64 'add' 'add_ln32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln32_3 = add i32 %add_ln32_2, %add_ln32" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 65 'add' 'add_ln32_3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (2.66ns)   --->   "store i32 %add_ln32_3, i32* %out_im_addr, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:32]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 67 [1/1] (6.58ns)   --->   "%mul_ln34 = mul nsw i32 %exptab_re_load, %add_ln26" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 67 'mul' 'mul_ln34' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (6.58ns)   --->   "%mul_ln34_1 = mul nsw i32 %exptab_re_load_1, %add_ln22" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 68 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.78ns)   --->   "%sub_ln34 = sub nsw i32 %mul_ln34, %mul_ln34_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:34]   --->   Operation 69 'sub' 'sub_ln34' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (6.58ns)   --->   "%mul_ln35 = mul nsw i32 %exptab_re_load, %add_ln27" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:35]   --->   Operation 70 'mul' 'mul_ln35' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (6.58ns)   --->   "%mul_ln35_1 = mul nsw i32 %exptab_re_load_1, %add_ln23" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:35]   --->   Operation 71 'mul' 'mul_ln35_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.78ns)   --->   "%sub_ln35 = sub nsw i32 %mul_ln35, %mul_ln35_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:35]   --->   Operation 72 'sub' 'sub_ln35' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (6.58ns)   --->   "%mul_ln36 = mul nsw i32 %exptab_re_load, %add_ln22" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:36]   --->   Operation 73 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (6.58ns)   --->   "%mul_ln36_1 = mul nsw i32 %exptab_re_load_1, %add_ln26" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:36]   --->   Operation 74 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.78ns)   --->   "%sub_ln36 = sub nsw i32 %mul_ln36, %mul_ln36_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:36]   --->   Operation 75 'sub' 'sub_ln36' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (6.58ns)   --->   "%mul_ln37 = mul nsw i32 %exptab_re_load, %add_ln23" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:37]   --->   Operation 76 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (6.58ns)   --->   "%mul_ln37_1 = mul nsw i32 %exptab_re_load_1, %add_ln27" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:37]   --->   Operation 77 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.78ns)   --->   "%sub_ln37 = sub nsw i32 %mul_ln37, %mul_ln37_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:37]   --->   Operation 78 'sub' 'sub_ln37' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (6.58ns)   --->   "%mul_ln38 = mul nsw i32 %exptab_im_load, %sub_ln29" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 79 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (6.58ns)   --->   "%mul_ln38_1 = mul nsw i32 %exptab_im_load_1, %sub_ln25" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 80 'mul' 'mul_ln38_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.78ns)   --->   "%sub_ln38 = sub nsw i32 %mul_ln38, %mul_ln38_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:38]   --->   Operation 81 'sub' 'sub_ln38' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (6.58ns)   --->   "%mul_ln39 = mul nsw i32 %exptab_im_load, %sub_ln28" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:39]   --->   Operation 82 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (6.58ns)   --->   "%mul_ln39_1 = mul nsw i32 %exptab_im_load_1, %sub_ln24" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:39]   --->   Operation 83 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.78ns)   --->   "%sub_ln39 = sub nsw i32 %mul_ln39, %mul_ln39_1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:39]   --->   Operation 84 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (6.58ns)   --->   "%mul_ln40 = mul nsw i32 %exptab_im_load, %sub_ln25" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:40]   --->   Operation 85 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (6.58ns)   --->   "%mul_ln40_1 = mul nsw i32 %exptab_im_load_1, %sub_ln29" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:40]   --->   Operation 86 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln40 = add nsw i32 %mul_ln40_1, %mul_ln40" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:40]   --->   Operation 87 'add' 'add_ln40' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (6.58ns)   --->   "%mul_ln41 = mul nsw i32 %exptab_im_load, %sub_ln24" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:41]   --->   Operation 88 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (6.58ns)   --->   "%mul_ln41_1 = mul nsw i32 %exptab_im_load_1, %sub_ln28" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:41]   --->   Operation 89 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.78ns)   --->   "%add_ln41 = add nsw i32 %mul_ln41_1, %mul_ln41" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:41]   --->   Operation 90 'add' 'add_ln41' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.44>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln43 = sub nsw i32 %sub_ln36, %add_ln40" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:43]   --->   Operation 91 'sub' 'sub_ln43' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln44 = sub nsw i32 %sub_ln37, %add_ln41" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:44]   --->   Operation 92 'sub' 'sub_ln44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48 = sub nsw i32 %sub_ln34, %sub_ln38" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:48]   --->   Operation 93 'sub' 'sub_ln48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49 = sub nsw i32 %sub_ln35, %sub_ln39" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:49]   --->   Operation 94 'sub' 'sub_ln49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1 = add i32 %add_ln40, %sub_ln36" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:53]   --->   Operation 95 'add' 'add_ln53_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln53 = add nsw i32 %add_ln53_1, %in_re_load_4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:53]   --->   Operation 96 'add' 'add_ln53' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%out_re_addr_1 = getelementptr [100 x i32]* %out_re, i64 0, i64 1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:53]   --->   Operation 97 'getelementptr' 'out_re_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (2.66ns)   --->   "store i32 %add_ln53, i32* %out_re_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:53]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 99 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln54 = add nsw i32 %in_im_load_4, %sub_ln44" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:54]   --->   Operation 99 'add' 'add_ln54' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%out_im_addr_1 = getelementptr [100 x i32]* %out_im, i64 0, i64 1" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:54]   --->   Operation 100 'getelementptr' 'out_im_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (2.66ns)   --->   "store i32 %add_ln54, i32* %out_im_addr_1, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:54]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 102 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln55 = add nsw i32 %in_re_load_4, %sub_ln48" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:55]   --->   Operation 102 'add' 'add_ln55' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%out_re_addr_2 = getelementptr [100 x i32]* %out_re, i64 0, i64 2" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:55]   --->   Operation 103 'getelementptr' 'out_re_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.66ns)   --->   "store i32 %add_ln55, i32* %out_re_addr_2, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:55]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_1 = add i32 %sub_ln39, %sub_ln35" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:56]   --->   Operation 105 'add' 'add_ln56_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln56 = add nsw i32 %add_ln56_1, %in_im_load_4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:56]   --->   Operation 106 'add' 'add_ln56' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%out_im_addr_2 = getelementptr [100 x i32]* %out_im, i64 0, i64 2" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:56]   --->   Operation 107 'getelementptr' 'out_im_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (2.66ns)   --->   "store i32 %add_ln56, i32* %out_im_addr_2, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:56]   --->   Operation 108 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_1 = add i32 %sub_ln38, %sub_ln34" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:57]   --->   Operation 109 'add' 'add_ln57_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln57 = add nsw i32 %add_ln57_1, %in_re_load_4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:57]   --->   Operation 110 'add' 'add_ln57' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln58 = add nsw i32 %in_im_load_4, %sub_ln49" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:58]   --->   Operation 111 'add' 'add_ln58' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln59 = add nsw i32 %in_re_load_4, %sub_ln43" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:59]   --->   Operation 112 'add' 'add_ln59' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_1 = add i32 %add_ln41, %sub_ln37" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:60]   --->   Operation 113 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln60 = add nsw i32 %add_ln60_1, %in_im_load_4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:60]   --->   Operation 114 'add' 'add_ln60' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_re), !map !13"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_im), !map !19"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in_re), !map !23"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in_im), !map !27"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %exptab_re), !map !31"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %exptab_im), !map !37"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @fft5_str) nounwind"   --->   Operation 121 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%out_re_addr_3 = getelementptr [100 x i32]* %out_re, i64 0, i64 3" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:57]   --->   Operation 122 'getelementptr' 'out_re_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (2.66ns)   --->   "store i32 %add_ln57, i32* %out_re_addr_3, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:57]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%out_im_addr_3 = getelementptr [100 x i32]* %out_im, i64 0, i64 3" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:58]   --->   Operation 124 'getelementptr' 'out_im_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (2.66ns)   --->   "store i32 %add_ln58, i32* %out_im_addr_3, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:58]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%out_re_addr_4 = getelementptr [100 x i32]* %out_re, i64 0, i64 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:59]   --->   Operation 126 'getelementptr' 'out_re_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (2.66ns)   --->   "store i32 %add_ln59, i32* %out_re_addr_4, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:59]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%out_im_addr_4 = getelementptr [100 x i32]* %out_im, i64 0, i64 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:60]   --->   Operation 128 'getelementptr' 'out_im_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (2.66ns)   --->   "store i32 %add_ln60, i32* %out_im_addr_4, align 4" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:60]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "ret void" [extr_.FFmpeglibavcodecmdct15.c_fft5_with_main.c:61]   --->   Operation 130 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ out_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ in_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ exptab_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ exptab_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_re_addr_1      (getelementptr) [ 0010000]
in_re_addr_2      (getelementptr) [ 0010000]
in_im_addr_1      (getelementptr) [ 0010000]
in_im_addr_2      (getelementptr) [ 0010000]
exptab_im_addr    (getelementptr) [ 0001000]
exptab_re_addr    (getelementptr) [ 0001000]
in_re_load        (load         ) [ 0001000]
in_re_load_1      (load         ) [ 0001000]
in_im_load        (load         ) [ 0001100]
in_im_load_1      (load         ) [ 0001000]
in_re_addr_3      (getelementptr) [ 0001000]
in_re_addr_4      (getelementptr) [ 0001000]
in_im_addr_3      (getelementptr) [ 0001000]
in_im_addr_4      (getelementptr) [ 0001000]
exptab_re_addr_1  (getelementptr) [ 0001000]
exptab_im_addr_1  (getelementptr) [ 0001000]
in_im_addr        (getelementptr) [ 0000100]
in_re_addr        (getelementptr) [ 0000100]
add_ln22          (add          ) [ 0000100]
add_ln23          (add          ) [ 0000100]
sub_ln24          (sub          ) [ 0000100]
sub_ln25          (sub          ) [ 0000100]
in_re_load_2      (load         ) [ 0000000]
in_re_load_3      (load         ) [ 0000000]
add_ln26          (add          ) [ 0000100]
in_im_load_2      (load         ) [ 0000000]
in_im_load_3      (load         ) [ 0000000]
add_ln27          (add          ) [ 0000100]
sub_ln28          (sub          ) [ 0000100]
sub_ln29          (sub          ) [ 0000100]
add_ln32_1        (add          ) [ 0000000]
add_ln32_2        (add          ) [ 0000100]
exptab_re_load    (load         ) [ 0000100]
exptab_re_load_1  (load         ) [ 0000100]
exptab_im_load    (load         ) [ 0000100]
exptab_im_load_1  (load         ) [ 0000100]
out_im_addr       (getelementptr) [ 0000000]
out_re_addr       (getelementptr) [ 0000000]
in_re_load_4      (load         ) [ 0000010]
add_ln31          (add          ) [ 0000000]
add_ln31_1        (add          ) [ 0000000]
store_ln31        (store        ) [ 0000000]
in_im_load_4      (load         ) [ 0000010]
add_ln32          (add          ) [ 0000000]
add_ln32_3        (add          ) [ 0000000]
store_ln32        (store        ) [ 0000000]
mul_ln34          (mul          ) [ 0000000]
mul_ln34_1        (mul          ) [ 0000000]
sub_ln34          (sub          ) [ 0000010]
mul_ln35          (mul          ) [ 0000000]
mul_ln35_1        (mul          ) [ 0000000]
sub_ln35          (sub          ) [ 0000010]
mul_ln36          (mul          ) [ 0000000]
mul_ln36_1        (mul          ) [ 0000000]
sub_ln36          (sub          ) [ 0000010]
mul_ln37          (mul          ) [ 0000000]
mul_ln37_1        (mul          ) [ 0000000]
sub_ln37          (sub          ) [ 0000010]
mul_ln38          (mul          ) [ 0000000]
mul_ln38_1        (mul          ) [ 0000000]
sub_ln38          (sub          ) [ 0000010]
mul_ln39          (mul          ) [ 0000000]
mul_ln39_1        (mul          ) [ 0000000]
sub_ln39          (sub          ) [ 0000010]
mul_ln40          (mul          ) [ 0000000]
mul_ln40_1        (mul          ) [ 0000000]
add_ln40          (add          ) [ 0000010]
mul_ln41          (mul          ) [ 0000000]
mul_ln41_1        (mul          ) [ 0000000]
add_ln41          (add          ) [ 0000010]
sub_ln43          (sub          ) [ 0000000]
sub_ln44          (sub          ) [ 0000000]
sub_ln48          (sub          ) [ 0000000]
sub_ln49          (sub          ) [ 0000000]
add_ln53_1        (add          ) [ 0000000]
add_ln53          (add          ) [ 0000000]
out_re_addr_1     (getelementptr) [ 0000000]
store_ln53        (store        ) [ 0000000]
add_ln54          (add          ) [ 0000000]
out_im_addr_1     (getelementptr) [ 0000000]
store_ln54        (store        ) [ 0000000]
add_ln55          (add          ) [ 0000000]
out_re_addr_2     (getelementptr) [ 0000000]
store_ln55        (store        ) [ 0000000]
add_ln56_1        (add          ) [ 0000000]
add_ln56          (add          ) [ 0000000]
out_im_addr_2     (getelementptr) [ 0000000]
store_ln56        (store        ) [ 0000000]
add_ln57_1        (add          ) [ 0000000]
add_ln57          (add          ) [ 0000001]
add_ln58          (add          ) [ 0000001]
add_ln59          (add          ) [ 0000001]
add_ln60_1        (add          ) [ 0000000]
add_ln60          (add          ) [ 0000001]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
spectopmodule_ln0 (spectopmodule) [ 0000000]
out_re_addr_3     (getelementptr) [ 0000000]
store_ln57        (store        ) [ 0000000]
out_im_addr_3     (getelementptr) [ 0000000]
store_ln58        (store        ) [ 0000000]
out_re_addr_4     (getelementptr) [ 0000000]
store_ln59        (store        ) [ 0000000]
out_im_addr_4     (getelementptr) [ 0000000]
store_ln60        (store        ) [ 0000000]
ret_ln61          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_re"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_im"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_re">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_re"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_im">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_im"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="exptab_re">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exptab_re"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exptab_im">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exptab_im"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft5_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="in_re_addr_1_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="3" slack="0"/>
<pin id="38" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_re_addr_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_access_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="7" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="45" dir="0" index="2" bw="0" slack="0"/>
<pin id="56" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="57" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="46" dir="1" index="3" bw="32" slack="0"/>
<pin id="59" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_re_load/1 in_re_load_1/1 in_re_load_2/2 in_re_load_3/2 in_re_load_4/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="in_re_addr_2_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="5" slack="0"/>
<pin id="52" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_re_addr_2/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="in_im_addr_1_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="3" slack="0"/>
<pin id="65" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_im_addr_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="84" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
<pin id="86" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_im_load/1 in_im_load_1/1 in_im_load_2/2 in_im_load_3/2 in_im_load_4/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="in_im_addr_2_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_im_addr_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="exptab_im_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exptab_im_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="exptab_re_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exptab_re_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in_re_addr_3_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_re_addr_3/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="in_re_addr_4_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_re_addr_4/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in_im_addr_3_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_im_addr_3/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="in_im_addr_4_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_im_addr_4/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="154" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="155" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="1"/>
<pin id="157" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exptab_re_load/2 exptab_re_load_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="exptab_re_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exptab_re_addr_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="173" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="174" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="1"/>
<pin id="176" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exptab_im_load/2 exptab_im_load_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="exptab_im_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exptab_im_addr_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="in_im_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_im_addr/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="in_re_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_re_addr/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="out_im_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_im_addr/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="out_re_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_re_addr/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="250" dir="0" index="4" bw="7" slack="0"/>
<pin id="251" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="253" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/4 store_ln53/5 store_ln55/5 store_ln57/6 store_ln59/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="0"/>
<pin id="263" dir="0" index="4" bw="7" slack="0"/>
<pin id="264" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="266" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/4 store_ln54/5 store_ln56/5 store_ln58/6 store_ln60/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="out_re_addr_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_re_addr_1/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="out_im_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_im_addr_1/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="out_re_addr_2_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_re_addr_2/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="out_im_addr_2_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_im_addr_2/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="out_re_addr_3_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_re_addr_3/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="out_im_addr_3_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="3" slack="0"/>
<pin id="281" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_im_addr_3/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="out_re_addr_4_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_re_addr_4/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="out_im_addr_4_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_im_addr_4/6 "/>
</bind>
</comp>

<comp id="304" class="1005" name="reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_re_load in_re_load_4 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_im_load in_im_load_4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln22_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln23_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sub_ln24_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sub_ln25_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln26_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln27_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sub_ln28_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sub_ln29_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln32_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln32_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln31_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="1"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln31_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln32_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln32_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_3/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="mul_ln34_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="0" index="1" bw="32" slack="1"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mul_ln34_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="0" index="1" bw="32" slack="1"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_1/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sub_ln34_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="mul_ln35_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="1"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="mul_ln35_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_1/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sub_ln35_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln35/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mul_ln36_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mul_ln36_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="1"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36_1/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sub_ln36_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="mul_ln37_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mul_ln37_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_1/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sub_ln37_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="mul_ln38_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="mul_ln38_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_1/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln38_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="mul_ln39_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="mul_ln39_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="0" index="1" bw="32" slack="1"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_1/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sub_ln39_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="mul_ln40_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="0" index="1" bw="32" slack="1"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="mul_ln40_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="0" index="1" bw="32" slack="1"/>
<pin id="481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln40_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="mul_ln41_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="0" index="1" bw="32" slack="1"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="mul_ln41_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="0" index="1" bw="32" slack="1"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41_1/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln41_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sub_ln43_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="0" index="1" bw="32" slack="1"/>
<pin id="505" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln43/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sub_ln44_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sub_ln48_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sub_ln49_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="0" index="1" bw="32" slack="1"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln53_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="0" index="1" bw="32" slack="1"/>
<pin id="521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln53_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln54_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln55_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln56_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="0" index="1" bw="32" slack="1"/>
<pin id="546" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln56_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="1"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln57_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln57_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="1"/>
<pin id="561" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln58_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln59_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln60_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="1"/>
<pin id="579" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln60_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="1"/>
<pin id="583" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/5 "/>
</bind>
</comp>

<comp id="586" class="1005" name="in_re_addr_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="7" slack="1"/>
<pin id="588" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_re_addr_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="in_re_addr_2_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="1"/>
<pin id="593" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_re_addr_2 "/>
</bind>
</comp>

<comp id="596" class="1005" name="in_im_addr_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="1"/>
<pin id="598" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_im_addr_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="in_im_addr_2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="1"/>
<pin id="603" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_im_addr_2 "/>
</bind>
</comp>

<comp id="606" class="1005" name="exptab_im_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exptab_im_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="exptab_re_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exptab_re_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="in_re_load_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_re_load_1 "/>
</bind>
</comp>

<comp id="622" class="1005" name="in_im_load_1_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_im_load_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="in_re_addr_3_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="1"/>
<pin id="631" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_re_addr_3 "/>
</bind>
</comp>

<comp id="634" class="1005" name="in_re_addr_4_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="1"/>
<pin id="636" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_re_addr_4 "/>
</bind>
</comp>

<comp id="639" class="1005" name="in_im_addr_3_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="1"/>
<pin id="641" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_im_addr_3 "/>
</bind>
</comp>

<comp id="644" class="1005" name="in_im_addr_4_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="1"/>
<pin id="646" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_im_addr_4 "/>
</bind>
</comp>

<comp id="649" class="1005" name="exptab_re_addr_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exptab_re_addr_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="exptab_im_addr_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exptab_im_addr_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="in_im_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="7" slack="1"/>
<pin id="661" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_im_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="in_re_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="1"/>
<pin id="666" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_re_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="add_ln22_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="676" class="1005" name="add_ln23_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="682" class="1005" name="sub_ln24_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln24 "/>
</bind>
</comp>

<comp id="688" class="1005" name="sub_ln25_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln25 "/>
</bind>
</comp>

<comp id="694" class="1005" name="add_ln26_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="701" class="1005" name="add_ln27_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="707" class="1005" name="sub_ln28_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln28 "/>
</bind>
</comp>

<comp id="713" class="1005" name="sub_ln29_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln29 "/>
</bind>
</comp>

<comp id="719" class="1005" name="add_ln32_2_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_2 "/>
</bind>
</comp>

<comp id="724" class="1005" name="exptab_re_load_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exptab_re_load "/>
</bind>
</comp>

<comp id="732" class="1005" name="exptab_re_load_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exptab_re_load_1 "/>
</bind>
</comp>

<comp id="740" class="1005" name="exptab_im_load_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exptab_im_load "/>
</bind>
</comp>

<comp id="748" class="1005" name="exptab_im_load_1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exptab_im_load_1 "/>
</bind>
</comp>

<comp id="756" class="1005" name="sub_ln34_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="762" class="1005" name="sub_ln35_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln35 "/>
</bind>
</comp>

<comp id="768" class="1005" name="sub_ln36_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln36 "/>
</bind>
</comp>

<comp id="774" class="1005" name="sub_ln37_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln37 "/>
</bind>
</comp>

<comp id="780" class="1005" name="sub_ln38_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln38 "/>
</bind>
</comp>

<comp id="786" class="1005" name="sub_ln39_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln39 "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln40_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="798" class="1005" name="add_ln41_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="804" class="1005" name="add_ln57_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="809" class="1005" name="add_ln58_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="814" class="1005" name="add_ln59_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="819" class="1005" name="add_ln60_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="12" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="14" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="47"><net_src comp="34" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="74"><net_src comp="61" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="112"><net_src comp="104" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="121"><net_src comp="113" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="131" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="145"><net_src comp="96" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="164"><net_src comp="88" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="194"><net_src comp="186" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="195"><net_src comp="178" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="196" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="260"><net_src comp="2" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="273"><net_src comp="0" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="276"><net_src comp="268" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="14" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="277" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="294"><net_src comp="286" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="300"><net_src comp="2" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="295" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="307"><net_src comp="42" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="69" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="304" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="308" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="304" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="308" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="42" pin="7"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="42" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="69" pin="7"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="69" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="42" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="42" pin="7"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="69" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="69" pin="7"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="69" pin="7"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="69" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="42" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="372" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="382"><net_src comp="308" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="69" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="389"><net_src comp="384" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="402"><net_src comp="390" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="430"><net_src comp="418" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="444"><net_src comp="432" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="486"><net_src comp="478" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="474" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="500"><net_src comp="492" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="488" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="526"><net_src comp="518" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="304" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="522" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="533"><net_src comp="308" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="506" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="529" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="540"><net_src comp="304" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="510" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="536" pin="2"/><net_sink comp="212" pin=4"/></net>

<net id="551"><net_src comp="543" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="308" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="547" pin="2"/><net_sink comp="218" pin=4"/></net>

<net id="562"><net_src comp="554" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="304" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="308" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="514" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="304" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="502" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="584"><net_src comp="576" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="308" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="34" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="594"><net_src comp="48" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="599"><net_src comp="61" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="604"><net_src comp="75" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="609"><net_src comp="88" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="614"><net_src comp="96" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="619"><net_src comp="42" pin="7"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="625"><net_src comp="69" pin="7"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="632"><net_src comp="104" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="637"><net_src comp="113" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="642"><net_src comp="122" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="647"><net_src comp="131" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="652"><net_src comp="146" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="657"><net_src comp="165" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="662"><net_src comp="178" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="667"><net_src comp="186" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="672"><net_src comp="312" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="679"><net_src comp="317" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="685"><net_src comp="322" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="691"><net_src comp="327" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="697"><net_src comp="332" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="704"><net_src comp="338" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="710"><net_src comp="344" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="716"><net_src comp="350" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="722"><net_src comp="361" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="727"><net_src comp="140" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="735"><net_src comp="140" pin="7"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="739"><net_src comp="732" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="743"><net_src comp="159" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="751"><net_src comp="159" pin="7"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="759"><net_src comp="398" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="765"><net_src comp="412" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="771"><net_src comp="426" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="777"><net_src comp="440" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="783"><net_src comp="454" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="789"><net_src comp="468" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="795"><net_src comp="482" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="801"><net_src comp="496" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="807"><net_src comp="558" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="812"><net_src comp="564" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="817"><net_src comp="570" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="822"><net_src comp="580" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="218" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_re | {4 5 6 }
	Port: out_im | {4 5 6 }
 - Input state : 
	Port: fft5 : in_re | {1 2 3 4 }
	Port: fft5 : in_im | {1 2 3 4 }
	Port: fft5 : exptab_re | {2 3 }
	Port: fft5 : exptab_im | {2 3 }
  - Chain level:
	State 1
		in_re_load : 1
		in_re_load_1 : 1
		in_im_load : 1
		in_im_load_1 : 1
	State 2
		in_re_load_2 : 1
		in_re_load_3 : 1
		in_im_load_2 : 1
		in_im_load_3 : 1
		exptab_re_load : 1
		exptab_re_load_1 : 1
		exptab_im_load : 1
		exptab_im_load_1 : 1
	State 3
		add_ln26 : 1
		add_ln27 : 1
		sub_ln28 : 1
		sub_ln29 : 1
		in_re_load_4 : 1
		in_im_load_4 : 1
		add_ln32_1 : 1
		add_ln32_2 : 2
	State 4
		add_ln31 : 1
		add_ln31_1 : 2
		store_ln31 : 3
		add_ln32 : 1
		add_ln32_3 : 2
		store_ln32 : 3
		sub_ln34 : 1
		sub_ln35 : 1
		sub_ln36 : 1
		sub_ln37 : 1
		sub_ln38 : 1
		sub_ln39 : 1
		add_ln40 : 1
		add_ln41 : 1
	State 5
		add_ln53 : 1
		store_ln53 : 2
		add_ln54 : 1
		store_ln54 : 2
		add_ln55 : 1
		store_ln55 : 2
		add_ln56 : 1
		store_ln56 : 2
		add_ln57 : 1
		add_ln58 : 1
		add_ln59 : 1
		add_ln60 : 1
	State 6
		store_ln57 : 1
		store_ln58 : 1
		store_ln59 : 1
		store_ln60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |  add_ln22_fu_312  |    0    |    0    |    39   |
|          |  add_ln23_fu_317  |    0    |    0    |    39   |
|          |  add_ln26_fu_332  |    0    |    0    |    39   |
|          |  add_ln27_fu_338  |    0    |    0    |    39   |
|          | add_ln32_1_fu_356 |    0    |    0    |    32   |
|          | add_ln32_2_fu_361 |    0    |    0    |    32   |
|          |  add_ln31_fu_367  |    0    |    0    |    32   |
|          | add_ln31_1_fu_372 |    0    |    0    |    32   |
|          |  add_ln32_fu_378  |    0    |    0    |    32   |
|          | add_ln32_3_fu_384 |    0    |    0    |    32   |
|          |  add_ln40_fu_482  |    0    |    0    |    39   |
|    add   |  add_ln41_fu_496  |    0    |    0    |    39   |
|          | add_ln53_1_fu_518 |    0    |    0    |    32   |
|          |  add_ln53_fu_522  |    0    |    0    |    32   |
|          |  add_ln54_fu_529  |    0    |    0    |    32   |
|          |  add_ln55_fu_536  |    0    |    0    |    32   |
|          | add_ln56_1_fu_543 |    0    |    0    |    32   |
|          |  add_ln56_fu_547  |    0    |    0    |    32   |
|          | add_ln57_1_fu_554 |    0    |    0    |    32   |
|          |  add_ln57_fu_558  |    0    |    0    |    32   |
|          |  add_ln58_fu_564  |    0    |    0    |    32   |
|          |  add_ln59_fu_570  |    0    |    0    |    32   |
|          | add_ln60_1_fu_576 |    0    |    0    |    32   |
|          |  add_ln60_fu_580  |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|          |  sub_ln24_fu_322  |    0    |    0    |    39   |
|          |  sub_ln25_fu_327  |    0    |    0    |    39   |
|          |  sub_ln28_fu_344  |    0    |    0    |    39   |
|          |  sub_ln29_fu_350  |    0    |    0    |    39   |
|          |  sub_ln34_fu_398  |    0    |    0    |    39   |
|          |  sub_ln35_fu_412  |    0    |    0    |    39   |
|    sub   |  sub_ln36_fu_426  |    0    |    0    |    39   |
|          |  sub_ln37_fu_440  |    0    |    0    |    39   |
|          |  sub_ln38_fu_454  |    0    |    0    |    39   |
|          |  sub_ln39_fu_468  |    0    |    0    |    39   |
|          |  sub_ln43_fu_502  |    0    |    0    |    32   |
|          |  sub_ln44_fu_506  |    0    |    0    |    32   |
|          |  sub_ln48_fu_510  |    0    |    0    |    32   |
|          |  sub_ln49_fu_514  |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|          |  mul_ln34_fu_390  |    3    |    0    |    21   |
|          | mul_ln34_1_fu_394 |    3    |    0    |    21   |
|          |  mul_ln35_fu_404  |    3    |    0    |    21   |
|          | mul_ln35_1_fu_408 |    3    |    0    |    21   |
|          |  mul_ln36_fu_418  |    3    |    0    |    21   |
|          | mul_ln36_1_fu_422 |    3    |    0    |    21   |
|          |  mul_ln37_fu_432  |    3    |    0    |    21   |
|    mul   | mul_ln37_1_fu_436 |    3    |    0    |    21   |
|          |  mul_ln38_fu_446  |    3    |    0    |    21   |
|          | mul_ln38_1_fu_450 |    3    |    0    |    21   |
|          |  mul_ln39_fu_460  |    3    |    0    |    21   |
|          | mul_ln39_1_fu_464 |    3    |    0    |    21   |
|          |  mul_ln40_fu_474  |    3    |    0    |    21   |
|          | mul_ln40_1_fu_478 |    3    |    0    |    21   |
|          |  mul_ln41_fu_488  |    3    |    0    |    21   |
|          | mul_ln41_1_fu_492 |    3    |    0    |    21   |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    48   |    0    |   1664  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln22_reg_669    |   32   |
|    add_ln23_reg_676    |   32   |
|    add_ln26_reg_694    |   32   |
|    add_ln27_reg_701    |   32   |
|   add_ln32_2_reg_719   |   32   |
|    add_ln40_reg_792    |   32   |
|    add_ln41_reg_798    |   32   |
|    add_ln57_reg_804    |   32   |
|    add_ln58_reg_809    |   32   |
|    add_ln59_reg_814    |   32   |
|    add_ln60_reg_819    |   32   |
|exptab_im_addr_1_reg_654|    1   |
| exptab_im_addr_reg_606 |    1   |
|exptab_im_load_1_reg_748|   32   |
| exptab_im_load_reg_740 |   32   |
|exptab_re_addr_1_reg_649|    1   |
| exptab_re_addr_reg_611 |    1   |
|exptab_re_load_1_reg_732|   32   |
| exptab_re_load_reg_724 |   32   |
|  in_im_addr_1_reg_596  |    7   |
|  in_im_addr_2_reg_601  |    7   |
|  in_im_addr_3_reg_639  |    7   |
|  in_im_addr_4_reg_644  |    7   |
|   in_im_addr_reg_659   |    7   |
|  in_im_load_1_reg_622  |   32   |
|  in_re_addr_1_reg_586  |    7   |
|  in_re_addr_2_reg_591  |    7   |
|  in_re_addr_3_reg_629  |    7   |
|  in_re_addr_4_reg_634  |    7   |
|   in_re_addr_reg_664   |    7   |
|  in_re_load_1_reg_616  |   32   |
|         reg_304        |   32   |
|         reg_308        |   32   |
|    sub_ln24_reg_682    |   32   |
|    sub_ln25_reg_688    |   32   |
|    sub_ln28_reg_707    |   32   |
|    sub_ln29_reg_713    |   32   |
|    sub_ln34_reg_756    |   32   |
|    sub_ln35_reg_762    |   32   |
|    sub_ln36_reg_768    |   32   |
|    sub_ln37_reg_774    |   32   |
|    sub_ln38_reg_780    |   32   |
|    sub_ln39_reg_786    |   32   |
+------------------------+--------+
|          Total         |  1002  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_42 |  p0  |   6  |   7  |   42   ||    33   |
|  grp_access_fu_42 |  p2  |   4  |   0  |    0   ||    21   |
|  grp_access_fu_69 |  p0  |   6  |   7  |   42   ||    33   |
|  grp_access_fu_69 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_140 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_140 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_159 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_159 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_212 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_212 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_212 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_212 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_218 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_218 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_218 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_218 |  p4  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   350  ||  18.072 ||   240   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |    0   |  1664  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   240  |
|  Register |    -   |    -   |  1002  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   18   |  1002  |  1904  |
+-----------+--------+--------+--------+--------+
