INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sim_1/new/sim_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_main
