#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 31 16:01:35 2018
# Process ID: 20121
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/vivado.log
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Fri Aug 31 16:01:43 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 16:01:44 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log operator_float_div7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source operator_float_div7.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_float_div7.tcl -notrace
Command: synth_design -top operator_float_div7 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20226 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.355 ; gain = 80.895 ; free physical = 1658 ; free virtual = 9308
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'operator_float_div7' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:187]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:191]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:197]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:203]
INFO: [Synth 8-3491] module 'lut_div7_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk.vhd:12' bound to instance 'grp_lut_div7_chunk_fu_102' of component 'lut_div7_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:287]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk.vhd:62]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_r0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:76' bound to instance 'r0_U' of component 'lut_div7_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk.vhd:156]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_r0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:12' bound to instance 'lut_div7_chunk_r0_rom_U' of component 'lut_div7_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_r0_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_r0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_r1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:74' bound to instance 'r1_U' of component 'lut_div7_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk.vhd:168]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:87]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_r1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:12' bound to instance 'lut_div7_chunk_r1_rom_U' of component 'lut_div7_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:99]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_r1_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_r1' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:87]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_r2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:71' bound to instance 'r2_U' of component 'lut_div7_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk.vhd:180]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_r2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:12' bound to instance 'lut_div7_chunk_r2_rom_U' of component 'lut_div7_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:96]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_r2_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_r2' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_q0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:70' bound to instance 'q0_U' of component 'lut_div7_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk.vhd:192]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_q0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:12' bound to instance 'lut_div7_chunk_q0_rom_U' of component 'lut_div7_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_q0_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_q0' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_q1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:69' bound to instance 'q1_U' of component 'lut_div7_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk.vhd:204]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_q1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:12' bound to instance 'lut_div7_chunk_q1_rom_U' of component 'lut_div7_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_q1_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_q1' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_q2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:69' bound to instance 'q2_U' of component 'lut_div7_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk.vhd:216]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_q2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:12' bound to instance 'lut_div7_chunk_q2_rom_U' of component 'lut_div7_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_q2_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_q2' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/lut_div7_chunk.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'operator_float_dibkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_dibkb.vhd:13' bound to instance 'operator_float_dibkb_U9' of component 'operator_float_dibkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:300]
INFO: [Synth 8-638] synthesizing module 'operator_float_dibkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_dibkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_float_dibkb' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_dibkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'operator_float_dicud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_dicud.vhd:13' bound to instance 'operator_float_dicud_U10' of component 'operator_float_dicud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:316]
INFO: [Synth 8-638] synthesizing module 'operator_float_dicud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_dicud.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_float_dicud' (15#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_dicud.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'operator_float_div7' (16#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:25]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[31]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[30]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[29]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[28]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[27]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[26]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[25]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[24]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[23]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[22]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[21]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[20]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[19]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[18]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[17]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[16]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[15]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[14]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[13]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[12]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[11]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[10]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[9]
WARNING: [Synth 8-3331] design operator_float_dicud has unconnected port din1[8]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[22]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[21]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[20]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[19]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[18]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[17]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[16]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[15]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[14]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[13]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[12]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[11]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[10]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[9]
WARNING: [Synth 8-3331] design operator_float_dibkb has unconnected port din1[8]
WARNING: [Synth 8-3331] design lut_div7_chunk_q2 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div7_chunk_q1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div7_chunk_q0 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div7_chunk_r2 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div7_chunk_r1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div7_chunk_r0 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1673 ; free virtual = 9319
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1673 ; free virtual = 9319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1673 ; free virtual = 9319
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1655.457 ; gain = 0.000 ; free physical = 1400 ; free virtual = 9068
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1480 ; free virtual = 9147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1480 ; free virtual = 9147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1482 ; free virtual = 9149
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'call_ret2_i_i_reg_639_0_reg' and it is trimmed from '3' to '2' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.vhd:367]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_V_cast_cast_fu_162_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xf_V_fu_316_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1495 ; free virtual = 9140
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 3     
	               23 Bit    Registers := 5     
	                8 Bit    Registers := 11    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 3     
	  28 Input     27 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module operator_float_div7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               27 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 3     
	  28 Input     27 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module lut_div7_chunk_r0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div7_chunk_r1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div7_chunk_r2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div7_chunk_q0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div7_chunk_q1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div7_chunk_q2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div7_chunk 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
Module operator_float_dibkb 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 3     
Module operator_float_dicud 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'operator_float_dicud_U10/din1_cast_array_reg[0][7:0]' into 'operator_float_dibkb_U9/din1_cast_array_reg[0][7:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_dicud.vhd:62]
INFO: [Synth 8-4471] merging register 'operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][7:0]' into 'operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][7:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_dicud.vhd:84]
INFO: [Synth 8-4471] merging register 'operator_float_dicud_U10/dout_array_loop[2].din1_cast_array_reg[2][7:0]' into 'operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][7:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_dicud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_float_dicud_U10/din1_cast_array_reg[0] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_dicud.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_dicud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_float_dicud_U10/dout_array_loop[2].din1_cast_array_reg[2] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_dicud.vhd:84]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_5_fu_262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][25]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][27]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][28]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][29]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][30]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][31]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][24]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_float_dicud_U10/dout_array_reg[0][26]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\operator_float_dicud_U10/dout_array_reg[0][23] )
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/din1_cast_array_reg[0][7]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/din1_cast_array_reg[0][6]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][7]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][6]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][7]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][6]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][5]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][4]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_reg[0][23]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][31]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][30]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][29]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][28]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][27]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][31]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][30]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][29]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][28]) is unused and will be removed from module operator_float_div7.
WARNING: [Synth 8-3332] Sequential element (operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][27]) is unused and will be removed from module operator_float_div7.
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][0]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][1]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][2]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][3]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][4]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][5]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][6]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][7]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][8]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][9]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][10]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][11]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][12]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][13]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][14]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][15]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][16]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][17]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][18]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][19]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][20]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][21]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_reg[0][22]' (FDR) to 'operator_float_dicud_U10/dout_array_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][7]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][8]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][9]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][10]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][11]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][12]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][13]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][14]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][15]' (FDR) to 'operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1482 ; free virtual = 9129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+------------+---------------+----------------+
|Module Name           | RTL Object | Depth x Width | Implemented As | 
+----------------------+------------+---------------+----------------+
|lut_div7_chunk_r0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div7_chunk_r1_rom | p_0_out    | 64x1          | LUT            | 
|lut_div7_chunk_r2_rom | p_0_out    | 64x1          | LUT            | 
|lut_div7_chunk_q0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div7_chunk_q1_rom | p_0_out    | 64x1          | LUT            | 
|lut_div7_chunk_q2_rom | p_0_out    | 64x1          | LUT            | 
|operator_float_div7   | p_0_out    | 64x1          | LUT            | 
|operator_float_div7   | p_0_out    | 64x1          | LUT            | 
|operator_float_div7   | p_0_out    | 64x1          | LUT            | 
+----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1336 ; free virtual = 8998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1345 ; free virtual = 8992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1343 ; free virtual = 8991
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1339 ; free virtual = 8991
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1339 ; free virtual = 8991
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1339 ; free virtual = 8991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1339 ; free virtual = 8991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1339 ; free virtual = 8991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1339 ; free virtual = 8991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     3|
|3     |LUT2   |    13|
|4     |LUT3   |   117|
|5     |LUT4   |    41|
|6     |LUT5   |    37|
|7     |LUT6   |   133|
|8     |FDRE   |   354|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+----------------------+------+
|      |Instance                      |Module                |Cells |
+------+------------------------------+----------------------+------+
|1     |top                           |                      |   707|
|2     |  grp_lut_div7_chunk_fu_102   |lut_div7_chunk        |    98|
|3     |    q0_U                      |lut_div7_chunk_q0     |    20|
|4     |      lut_div7_chunk_q0_rom_U |lut_div7_chunk_q0_rom |    20|
|5     |    q1_U                      |lut_div7_chunk_q1     |    22|
|6     |      lut_div7_chunk_q1_rom_U |lut_div7_chunk_q1_rom |    22|
|7     |    q2_U                      |lut_div7_chunk_q2     |    11|
|8     |      lut_div7_chunk_q2_rom_U |lut_div7_chunk_q2_rom |    11|
|9     |    r0_U                      |lut_div7_chunk_r0     |     4|
|10    |      lut_div7_chunk_r0_rom_U |lut_div7_chunk_r0_rom |     4|
|11    |    r1_U                      |lut_div7_chunk_r1     |     4|
|12    |      lut_div7_chunk_r1_rom_U |lut_div7_chunk_r1_rom |     4|
|13    |    r2_U                      |lut_div7_chunk_r2     |     4|
|14    |      lut_div7_chunk_r2_rom_U |lut_div7_chunk_r2_rom |     4|
|15    |  operator_float_dibkb_U9     |operator_float_dibkb  |   127|
|16    |  operator_float_dicud_U10    |operator_float_dicud  |   163|
+------+------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1655.457 ; gain = 469.996 ; free physical = 1339 ; free virtual = 8991
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1655.457 ; gain = 127.520 ; free physical = 1395 ; free virtual = 9047
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1655.465 ; gain = 469.996 ; free physical = 1395 ; free virtual = 9047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
173 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1655.465 ; gain = 470.109 ; free physical = 1390 ; free virtual = 9042
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/project.runs/synth_1/operator_float_div7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file operator_float_div7_utilization_synth.rpt -pb operator_float_div7_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1679.469 ; gain = 0.000 ; free physical = 1392 ; free virtual = 9043
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 16:02:32 2018...
[Fri Aug 31 16:02:32 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1185.461 ; gain = 0.000 ; free physical = 1956 ; free virtual = 9604
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/operator_float_div7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1486.805 ; gain = 301.344 ; free physical = 1652 ; free virtual = 9306
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1486.805 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9304
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2012.387 ; gain = 525.582 ; free physical = 1209 ; free virtual = 8878
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 16:03:20 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 16:03:20 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log operator_float_div7.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source operator_float_div7.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_float_div7.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/project.runs/impl_1/operator_float_div7.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.344 ; gain = 0.000 ; free physical = 1067 ; free virtual = 8722
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1981.953 ; gain = 798.609 ; free physical = 265 ; free virtual = 7935
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2028.969 ; gain = 47.016 ; free physical = 270 ; free virtual = 7939

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 8b1efc94

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 270 ; free virtual = 7939

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8b1efc94

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 334 ; free virtual = 8003
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8b1efc94

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 334 ; free virtual = 8003
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11edadddb

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 334 ; free virtual = 8003
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11edadddb

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 334 ; free virtual = 8003
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15eee0ece

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 334 ; free virtual = 8003
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15eee0ece

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 334 ; free virtual = 8003
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 334 ; free virtual = 8003
Ending Logic Optimization Task | Checksum: 15eee0ece

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 334 ; free virtual = 8003

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15eee0ece

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 334 ; free virtual = 8003

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15eee0ece

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 334 ; free virtual = 8003
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/project.runs/impl_1/operator_float_div7_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_float_div7_drc_opted.rpt -pb operator_float_div7_drc_opted.pb -rpx operator_float_div7_drc_opted.rpx
Command: report_drc -file operator_float_div7_drc_opted.rpt -pb operator_float_div7_drc_opted.pb -rpx operator_float_div7_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/project.runs/impl_1/operator_float_div7_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 346 ; free virtual = 7998
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e7cacd0a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 346 ; free virtual = 7998
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 346 ; free virtual = 7998

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 88017518

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2028.969 ; gain = 0.000 ; free physical = 341 ; free virtual = 7991

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17c71799e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2055.992 ; gain = 27.023 ; free physical = 340 ; free virtual = 7991

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17c71799e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2055.992 ; gain = 27.023 ; free physical = 340 ; free virtual = 7991
Phase 1 Placer Initialization | Checksum: 17c71799e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2055.992 ; gain = 27.023 ; free physical = 340 ; free virtual = 7991

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fd728f78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2080.004 ; gain = 51.035 ; free physical = 341 ; free virtual = 7991

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.012 ; gain = 0.000 ; free physical = 326 ; free virtual = 7978

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: c0b4c19c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 327 ; free virtual = 7979
Phase 2 Global Placement | Checksum: 12e66bc72

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 326 ; free virtual = 7979

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12e66bc72

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 326 ; free virtual = 7979

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bf1ca27b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 326 ; free virtual = 7978

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bac7d376

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 326 ; free virtual = 7978

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fc1355c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 326 ; free virtual = 7978

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 206556304

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 322 ; free virtual = 7975

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a3c1333a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 322 ; free virtual = 7975

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a3c1333a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 322 ; free virtual = 7975
Phase 3 Detail Placement | Checksum: 1a3c1333a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 322 ; free virtual = 7975

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11923c6e6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11923c6e6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 324 ; free virtual = 7976
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.296. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13f5baaa8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 318 ; free virtual = 7973
Phase 4.1 Post Commit Optimization | Checksum: 13f5baaa8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 318 ; free virtual = 7973

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13f5baaa8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 318 ; free virtual = 7973

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13f5baaa8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 318 ; free virtual = 7972

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 109558ba5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 318 ; free virtual = 7972
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 109558ba5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 318 ; free virtual = 7972
Ending Placer Task | Checksum: 7df9699e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 336 ; free virtual = 7990
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.012 ; gain = 67.043 ; free physical = 336 ; free virtual = 7990
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2096.012 ; gain = 0.000 ; free physical = 333 ; free virtual = 7989
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/project.runs/impl_1/operator_float_div7_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file operator_float_div7_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2096.012 ; gain = 0.000 ; free physical = 321 ; free virtual = 7976
INFO: [runtcl-4] Executing : report_utilization -file operator_float_div7_utilization_placed.rpt -pb operator_float_div7_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2096.012 ; gain = 0.000 ; free physical = 331 ; free virtual = 7986
INFO: [runtcl-4] Executing : report_control_sets -verbose -file operator_float_div7_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2096.012 ; gain = 0.000 ; free physical = 333 ; free virtual = 7985
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2096.012 ; gain = 0.000 ; free physical = 330 ; free virtual = 7984
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/project.runs/impl_1/operator_float_div7_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 50ccfe37 ConstDB: 0 ShapeSum: 2d2c6b67 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 85d8da5e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2253.832 ; gain = 157.820 ; free physical = 155 ; free virtual = 7785
Post Restoration Checksum: NetGraph: 26e40403 NumContArr: 5ef4d65b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 85d8da5e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2253.832 ; gain = 157.820 ; free physical = 155 ; free virtual = 7785

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 85d8da5e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2268.832 ; gain = 172.820 ; free physical = 137 ; free virtual = 7767

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 85d8da5e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2268.832 ; gain = 172.820 ; free physical = 137 ; free virtual = 7767
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 117432c4e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 136 ; free virtual = 7766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.320  | TNS=0.000  | WHS=0.076  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15da1c717

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 135 ; free virtual = 7764

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f70e13fe

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 130 ; free virtual = 7760

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.282  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20c383489

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 129 ; free virtual = 7759
Phase 4 Rip-up And Reroute | Checksum: 20c383489

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 129 ; free virtual = 7759

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20c383489

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 129 ; free virtual = 7759

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20c383489

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 129 ; free virtual = 7759
Phase 5 Delay and Skew Optimization | Checksum: 20c383489

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 129 ; free virtual = 7759

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14695ed80

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 129 ; free virtual = 7759
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.282  | TNS=0.000  | WHS=0.081  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14695ed80

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 129 ; free virtual = 7759
Phase 6 Post Hold Fix | Checksum: 14695ed80

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 129 ; free virtual = 7759

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0255386 %
  Global Horizontal Routing Utilization  = 0.0366581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 210c574c9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 129 ; free virtual = 7759

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 210c574c9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 128 ; free virtual = 7758

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ecd4206d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 128 ; free virtual = 7758

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.282  | TNS=0.000  | WHS=0.081  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ecd4206d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 129 ; free virtual = 7759
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 149 ; free virtual = 7779

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2279.652 ; gain = 183.641 ; free physical = 149 ; free virtual = 7779
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2279.652 ; gain = 0.000 ; free physical = 145 ; free virtual = 7775
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/project.runs/impl_1/operator_float_div7_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_float_div7_drc_routed.rpt -pb operator_float_div7_drc_routed.pb -rpx operator_float_div7_drc_routed.rpx
Command: report_drc -file operator_float_div7_drc_routed.rpt -pb operator_float_div7_drc_routed.pb -rpx operator_float_div7_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/project.runs/impl_1/operator_float_div7_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file operator_float_div7_methodology_drc_routed.rpt -pb operator_float_div7_methodology_drc_routed.pb -rpx operator_float_div7_methodology_drc_routed.rpx
Command: report_methodology -file operator_float_div7_methodology_drc_routed.rpt -pb operator_float_div7_methodology_drc_routed.pb -rpx operator_float_div7_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div7/impl/vhdl/project.runs/impl_1/operator_float_div7_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file operator_float_div7_power_routed.rpt -pb operator_float_div7_power_summary_routed.pb -rpx operator_float_div7_power_routed.rpx
Command: report_power -file operator_float_div7_power_routed.rpt -pb operator_float_div7_power_summary_routed.pb -rpx operator_float_div7_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file operator_float_div7_route_status.rpt -pb operator_float_div7_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file operator_float_div7_timing_summary_routed.rpt -pb operator_float_div7_timing_summary_routed.pb -rpx operator_float_div7_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file operator_float_div7_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file operator_float_div7_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file operator_float_div7_bus_skew_routed.rpt -pb operator_float_div7_bus_skew_routed.pb -rpx operator_float_div7_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 16:04:54 2018...
[Fri Aug 31 16:04:54 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2059.551 ; gain = 4.000 ; free physical = 1275 ; free virtual = 8884
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2187.879 ; gain = 0.000 ; free physical = 1174 ; free virtual = 8779
Restored from archive | CPU: 0.050000 secs | Memory: 0.610458 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2187.879 ; gain = 0.000 ; free physical = 1174 ; free virtual = 8779
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2243.906 ; gain = 56.027 ; free physical = 1172 ; free virtual = 8777


Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_float_div
Solution:            div7
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 16:04:55 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          115
LUT:            340
FF:             356
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.639
CP achieved post-implementation:    2.216
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 16:04:55 2018...
