D_EN_6__SHIFT 0xf
#define PSX80_PIF0_LANE6_OVRD__CDREN_OVRD_EN_6_MASK 0x10000
#define PSX80_PIF0_LANE6_OVRD__CDREN_OVRD_EN_6__SHIFT 0x10
#define PSX80_PIF0_LANE6_OVRD__CDREN_OVRD_VAL_6_MASK 0x20000
#define PSX80_PIF0_LANE6_OVRD__CDREN_OVRD_VAL_6__SHIFT 0x11
#define PSX80_PIF0_LANE6_OVRD2__GANGMODE_6_MASK 0x7
#define PSX80_PIF0_LANE6_OVRD2__GANGMODE_6__SHIFT 0x0
#define PSX80_PIF0_LANE6_OVRD2__FREQDIV_6_MASK 0x18
#define PSX80_PIF0_LANE6_OVRD2__FREQDIV_6__SHIFT 0x3
#define PSX80_PIF0_LANE6_OVRD2__LINKSPEED_6_MASK 0x60
#define PSX80_PIF0_LANE6_OVRD2__LINKSPEED_6__SHIFT 0x5
#define PSX80_PIF0_LANE6_OVRD2__TWOSYMENABLE_6_MASK 0x80
#define PSX80_PIF0_LANE6_OVRD2__TWOSYMENABLE_6__SHIFT 0x7
#define PSX80_PIF0_LANE6_OVRD2__TXPWR_6_MASK 0x700
#define PSX80_PIF0_LANE6_OVRD2__TXPWR_6__SHIFT 0x8
#define PSX80_PIF0_LANE6_OVRD2__TXPGENABLE_6_MASK 0x1800
#define PSX80_PIF0_LANE6_OVRD2__TXPGENABLE_6__SHIFT 0xb
#define PSX80_PIF0_LANE6_OVRD2__RXPWR_6_MASK 0xe000
#define PSX80_PIF0_LANE6_OVRD2__RXPWR_6__SHIFT 0xd
#define PSX80_PIF0_LANE6_OVRD2__RXPGENABLE_6_MASK 0x30000
#define PSX80_PIF0_LANE6_OVRD2__RXPGENABLE_6__SHIFT 0x10
#define PSX80_PIF0_LANE6_OVRD2__ELECIDLEDETEN_6_MASK 0x40000
#define PSX80_PIF0_LANE6_OVRD2__ELECIDLEDETEN_6__SHIFT 0x12
#define PSX80_PIF0_LANE6_OVRD2__ENABLEFOM_6_MASK 0x80000
#define PSX80_PIF0_LANE6_OVRD2__ENABLEFOM_6__SHIFT 0x13
#define PSX80_PIF0_LANE6_OVRD2__REQUESTFOM_6_MASK 0x100000
#define PSX80_PIF0_LANE6_OVRD2__REQUESTFOM_6__SHIFT 0x14
#define PSX80_PIF0_LANE6_OVRD2__RESPONSEMODE_6_MASK 0x200000
#define PSX80_PIF0_LANE6_OVRD2__RESPONSEMODE_6__SHIFT 0x15
#define PSX80_PIF0_LANE6_OVRD2__REQUESTTRK_6_MASK 0x400000
#define PSX80_PIF0_LANE6_OVRD2__REQUESTTRK_6__SHIFT 0x16
#define PSX80_PIF0_LANE6_OVRD2__REQUESTTRN_6_MASK 0x800000
#define PSX80_PIF0_LANE6_OVRD2__REQUESTTRN_6__SHIFT 0x17
#define PSX80_PIF0_LANE6_OVRD2__COEFFICIENTID_6_MASK 0x3000000
#define PSX80_PIF0_LANE6_OVRD2__COEFFICIENTID_6__SHIFT 0x18
#define PSX80_PIF0_LANE6_OVRD2__COEFFICIENT_6_MASK 0xfc000000
#define PSX80_PIF0_LANE6_OVRD2__COEFFICIENT_6__SHIFT 0x1a
#define PSX80_PIF0_LANE7_OVRD__GANGMODE_OVRD_EN_7_MASK 0x1
#define PSX80_PIF0_LANE7_OVRD__GANGMODE_OVRD_EN_7__SHIFT 0x0
#define PSX80_PIF0_LANE7_OVRD__FREQDIV_OVRD_EN_7_MASK 0x2
#define PSX80_PIF0_LANE7_OVRD__FREQDIV_OVRD_EN_7__SHIFT 0x1
#define PSX80_PIF0_LANE7_OVRD__LINKSPEED_OVRD_EN_7_MASK 0x4
#define PSX80_PIF0_LANE7_OVRD__LINKSPEED_OVRD_EN_7__SHIFT 0x2
#define PSX80_PIF0_LANE7_OVRD__TWOSYMENABLE_OVRD_EN_7_MASK 0x8
#define PSX80_PIF0_LANE7_OVRD__TWOSYMENABLE_OVRD_EN_7__SHIFT 0x3
#define PSX80_PIF0_LANE7_OVRD__TXPWR_OVRD_EN_7_MASK 0x10
#define PSX80_PIF0_LANE7_OVRD__TXPWR_OVRD_EN_7__SHIFT 0x4
#define PSX80_PIF0_LANE7_OVRD__TXPGENABLE_OVRD_EN_7_MASK 0x20
#define PSX80_PIF0_LANE7_OVRD__TXPGENABLE_OVRD_EN_7__SHIFT 0x5
#define PSX80_PIF0_LANE7_OVRD__RXPWR_OVRD_EN_7_MASK 0x40
#define PSX80_PIF0_LANE7_OVRD__RXPWR_OVRD_EN_7__SHIFT 0x6
#define PSX80_PIF0_LANE7_OVRD__RXPGENABLE_OVRD_EN_7_MASK 0x80
#define PSX80_PIF0_LANE7_OVRD__RXPGENABLE_OVRD_EN_7__SHIFT 0x7
#define PSX80_PIF0_LANE7_OVRD__ELECIDLEDETEN_OVRD_EN_7_MASK 0x100
#define PSX80_PIF0_LANE7_OVRD__ELECIDLEDETEN_OVRD_EN_7__SHIFT 0x8
#define PSX80_PIF0_LANE7_OVRD__ENABLEFOM_OVRD_EN_7_MASK 0x200
#define PSX80_PIF0_LANE7_OVRD__ENABLEFOM_OVRD_EN_7__SHIFT 0x9
#define PSX80_PIF0_LANE7_OVRD__REQUESTFOM_OVRD_EN_7_MASK 0x400
#define PSX80_PIF0_LANE7_OVRD__REQUESTFOM_OVRD_EN_7__SHIFT 0xa
#define PSX80_PIF0_LANE7_OVRD__RESPONSEMODE_OVRD_EN_7_MASK 0x800
#define PSX80_PIF0_LANE7_OVRD__RESPONSEMODE_OVRD_EN_7__SHIFT 0xb
#define PSX80_PIF0_LANE7_OVRD__REQUESTTRK_OVRD_EN_7_MASK 0x1000
#define PSX80_PIF0_LANE7_OVRD__REQUESTTRK_OVRD_EN_7__SHIFT 0xc
#define PSX80_PIF0_LANE7_OVRD__REQUESTTRN_OVRD_EN_7_MASK 0x2000
#define PSX80_PIF0_LANE7_OVRD__REQUESTTRN_OVRD_EN_7__SHIFT 0xd
#define PSX80_PIF0_LANE7_OVRD__COEFFICIENTID_OVRD_EN_7_MASK 0x4000
#define PSX80_PIF0_LANE7_OVRD__COEFFICIENTID_OVRD_EN_7__SHIFT 0xe
#define PSX80_PIF0_LANE7_OVRD__COEFFICIENT_OVRD_EN_7_MASK 0x8000
#define PSX80_PIF0_LANE7_OVRD__COEFFICIENT_OVRD_EN_7__SHIFT 0xf
#define PSX80_PIF0_LANE7_OVRD__CDREN_OVRD_EN_7_MASK 0x10000
#define PSX80_PIF0_LANE7_OVRD__CDREN_OVRD_EN_7__SHIFT 0x10
#define PSX80_PIF0_LANE7_OVRD__CDREN_OVRD_VAL_7_MASK 0x20000
#define PSX80_PIF0_LANE7_OVRD__CDREN_OVRD_VAL_7__SHIFT 0x11
#define PSX80_PIF0_LANE7_OVRD2__GANGMODE_7_MASK 0x7
#define PSX80_PIF0_LANE7_OVRD2__GANGMODE_7__SHIFT 0x0
#define PSX80_PIF0_LANE7_OVRD2__FREQDIV_7_MASK 0x18
#define PSX80_PIF0_LANE7_OVRD2__FREQDIV_7__SHIFT 0x3
#define PSX80_PIF0_LANE7_OVRD2__LINKSPEED_7_MASK 0x60
#define PSX80_PIF0_LANE7_OVRD2__LINKSPEED_7__SHIFT 0x5
#define PSX80_PIF0_LANE7_OVRD2__TWOSYMENABLE_7_MASK 0x80
#define PSX80_PIF0_LANE7_OVRD2__TWOSYMENABLE_7__SHIFT 0x7
#define PSX80_PIF0_LANE7_OVRD2__TXPWR_7_MASK 0x700
#define PSX80_PIF0_LANE7_OVRD2__TXPWR_7__SHIFT 0x8
#define PSX80_PIF0_LANE7_OVRD2__TXPGENABLE_7_MASK 0x1800
#define PSX80_PIF0_LANE7_OVRD2__TXPGENABLE_7__SHIFT 0xb
#define PSX80_PIF0_LANE7_OVRD2__RXPWR_7_MASK 0xe000
#define PSX80_PIF0_LANE7_OVRD2__RXPWR_7__SHIFT 0xd
#define PSX80_PIF0_LANE7_OVRD2__RXPGENABLE_7_MASK 0x30000
#define PSX80_PIF0_LANE7_OVRD2__RXPGENABLE_7__SHIFT 0x10
#define PSX80_PIF0_LANE7_OVRD2__ELECIDLEDETEN_7_MASK 0x40000
#define PSX80_PIF0_LANE7_OVRD2__ELECIDLEDETEN_7__SHIFT 0x12
#define PSX80_PIF0_LANE7_OVRD2__ENABLEFOM_7_MASK 0x80000
#define PSX80_PIF0_LANE7_OVRD2__ENABLEFOM_7__SHIFT 0x13
#define PSX80_PIF0_LANE7_OVRD2__REQUESTFOM_7_MASK 0x100000
#define PSX80_PIF0_LANE7_OVRD2__REQUESTFOM_7__SHIFT 0x14
#define PSX80_PIF0_LANE7_OVRD2__RESPONSEMODE_7_MASK 0x200000
#define PSX80_PIF0_LANE7_OVRD2__RESPONSEMODE_7__SHIFT 0x15
#define PSX80_PIF0_LANE7_OVRD2__REQUESTTRK_7_MASK 0x400000
#define PSX80_PIF0_LANE7_OVRD2__REQUESTTRK_7__SHIFT 0x16
#define PSX80_PIF0_LANE7_OVRD2__REQUESTTRN_7_MASK 0x800000
#define PSX80_PIF0_LANE7_OVRD2__REQUESTTRN_7__SHIFT 0x17
#define PSX80_PIF0_LANE7_OVRD2__COEFFICIENTID_7_MASK 0x3000000
#define PSX80_PIF0_LANE7_OVRD2__COEFFICIENTID_7__SHIFT 0x18
#define PSX80_PIF0_LANE7_OVRD2__COEFFICIENT_7_MASK 0xfc000000
#define PSX80_PIF0_LANE7_OVRD2__COEFFICIENT_7__SHIFT 0x1a
#define PSX81_PIF0_SCRATCH__PIF_SCRATCH_MASK 0xffffffff
#define PSX81_PIF0_SCRATCH__PIF_SCRATCH__SHIFT 0x0
#define PSX81_PIF0_HW_DEBUG__HW_00_DEBUG_MASK 0x1
#define PSX81_PIF0_HW_DEBUG__HW_00_DEBUG__SHIFT 0x0
#define PSX81_PIF0_HW_DEBUG__HW_01_DEBUG_MASK 0x2
#define PSX81_PIF0_HW_DEBUG__HW_01_DEBUG__SHIFT 0x1
#define PSX81_PIF0_HW_DEBUG__HW_02_DEBUG_MASK 0x4
#define PSX81_PIF0_HW_DEBUG__HW_02_DEBUG__SHIFT 0x2
#define PSX81_PIF0_HW_DEBUG__HW_03_DEBUG_MASK 0x8
#define PSX81_PIF0_HW_DEBUG__HW_03_DEBUG__SHIFT 0x3
#define PSX81_PIF0_HW_DEBUG__HW_04_DEBUG_MASK 0x10
#define PSX81_PIF0_HW_DEBUG__HW_04_DEBUG__SHIFT 0x4
#define PSX81_PIF0_HW_DEBUG__HW_05_DEBUG_MASK 0x20
#define PSX81_PIF0_HW_DEBUG__HW_05_DEBUG__SHIFT 0x5
#define PSX81_PIF0_HW_DEBUG__HW_06_DEBUG_MASK 0x40
#define PSX81_PIF0_HW_DEBUG__HW_06_DEBUG__SHIFT 0x6
#define PSX81_PIF0_HW_DEBUG__HW_07_DEBUG_MASK 0x80
#define PSX81_PIF0_HW_DEBUG__HW_07_DEBUG__SHIFT 0x7
#define PSX81_PIF0_HW_DEBUG__HW_08_DEBUG_MASK 0x100
#define PSX81_PIF0_HW_DEBUG__HW_08_DEBUG__SHIFT 0x8
#define PSX81_PIF0_HW_DEBUG__HW_09_DEBUG_MASK 0x200
#define PSX81_PIF0_HW_DEBUG__HW_09_DEBUG__SHIFT 0x9
#define PSX81_PIF0_HW_DEBUG__HW_10_DEBUG_MASK 0x400
#define PSX81_PIF0_HW_DEBUG__HW_10_DEBUG__SHIFT 0xa
#define PSX81_PIF0_HW_DEBUG__HW_11_DEBUG_MASK 0x800
#define PSX81_PIF0_HW_DEBUG__HW_11_DEBUG__SHIFT 0xb
#define PSX81_PIF0_HW_DEBUG__HW_12_DEBUG_MASK 0x1000
#define PSX81_PIF0_HW_DEBUG__HW_12_DEBUG__SHIFT 0xc
#define PSX81_PIF0_HW_DEBUG__HW_13_DEBUG_MASK 0x2000
#define PSX81_PIF0_HW_DEBUG__HW_13_DEBUG__SHIFT 0xd
#define PSX81_PIF0_HW_DEBUG__HW_14_DEBUG_MASK 0x4000
#define PSX81_PIF0_HW_DEBUG__HW_14_DEBUG__SHIFT 0xe
#define PSX81_PIF0_HW_DEBUG__HW_15_DEBUG_MASK 0x8000
#define PSX81_PIF0_HW_DEBUG__HW_15_DEBUG__SHIFT 0xf
#define PSX81_PIF0_STRAP_0__STRAP_TX_RDY_XTND_DIS_MASK 0x2
#define PSX81_PIF0_STRAP_0__STRAP_TX_RDY_XTND_DIS__SHIFT 0x1
#define PSX81_PIF0_STRAP_0__STRAP_RX_RDY_XTND_DIS_MASK 0x4
#define PSX81_PIF0_STRAP_0__STRAP_RX_RDY_XTND_DIS__SHIFT 0x2
#define PSX81_PIF0_STRAP_0__STRAP_TX_STATUS_XTND_DIS_MASK 0x8
#define PSX81_PIF0_STRAP_0__STRAP_TX_STATUS_XTND_DIS__SHIFT 0x3
#define PSX81_PIF0_STRAP_0__STRAP_RX_STATUS_XTND_DIS_MASK 0x10
#define PSX81_PIF0_STRAP_0__STRAP_RX_STATUS_XTND_DIS__SHIFT 0x4
#define PSX81_PIF0_STRAP_0__STRAP_FORCE_OWN_MSTR_MASK 0x20
#define PSX81_PIF0_STRAP_0__STRAP_FORCE_OWN_MSTR__SHIFT 0x5
#define PSX81_PIF0_STRAP_0__STRAP_PIF_CDR_EN_MODE_MASK 0xc0
#define PSX81_PIF0_STRAP_0__STRAP_PIF_CDR_EN_MODE__SHIFT 0x6
#define PSX81_PIF0_STRAP_0__STRAP_RX_EI_FILTER_MASK 0x300
#define PSX81_PIF0_STRAP_0__STRAP_RX_EI_FILTER__SHIFT 0x8
#define PSX81_PIF0_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS1_MASK 0x400
#define PSX81_PIF0_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS1__SHIFT 0xa
#define PSX81_PIF0_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS2_MASK 0x800
#define PSX81_PIF0_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS2__SHIFT 0xb
#define PSX81_PIF0_STRAP_0__STRAP_PIF_BIT_12_MASK 0x1000
#define PSX81_PIF0_STRAP_0__STRAP_PIF_BIT_12__SHIFT 0xc
#define PSX81_PIF0_STRAP_0__STRAP_PIF_BIT_13_MASK 0x2000
#define PSX81_PIF0_STRAP_0__STRAP_PIF_BIT_13__SHIFT 0xd
#define PSX81_PIF0_STRAP_0__STRAP_PIF_BIT_14_MASK 0x4000
#define PSX81_PIF0_STRAP_0__STRAP_PIF_BIT_14__SHIFT 0xe
#define PSX81_PIF0_STRAP_0__STRAP_PIF_BIT_15_MASK 0x8000
#define PSX81_PIF0_STRAP_0__STRAP_PIF_BIT_15__SHIFT 0xf
#define PSX81_PIF0_STRAP_0__STRAP_PIF_BIT_16_MASK 0x10000
#define PSX81_PIF0_STRAP_0__STRAP_PIF_BIT_16__SHIFT 0x10
#define PSX81_PIF0_CTRL__PIF_PLL_PWRDN_EN_MASK 0x1
#define PSX81_PIF0_CTRL__PIF_PLL_PWRDN_EN__SHIFT 0x0
#define PSX81_PIF0_CTRL__DTM_FORCE_FREQDIV_X1_MASK 0x2
#define PSX81_PIF0_CTRL__DTM_FORCE_FREQDIV_X1__SHIFT 0x1
#define PSX81_PIF0_CTRL__PIF_PLL_HNDSHK_EARLY_ABORT_MASK 0x4
#define PSX81_PIF0_CTRL__PIF_PLL_HNDSHK_EARLY_ABORT__SHIFT 0x2
#define PSX81_PIF0_CTRL__PIF_PLL_PWRDN_EARLY_EXIT_MASK 0x8
#define PSX81_PIF0_CTRL__PIF_PLL_PWRDN_EARLY_EXIT__SHIFT 0x3
#define PSX81_PIF0_CTRL__PHY_RST_PWROK_VDD_MASK 0x10
#define PSX81_PIF0_CTRL__PHY_RST_PWROK_VDD__SHIFT 0x4
#define PSX81_PIF0_CTRL__PIF_PLL_STATUS_MASK 0xc0
#define PSX81_PIF0_CTRL__PIF_PLL_STATUS__SHIFT 0x6
#define PSX81_PIF0_CTRL__PIF_PLL_DEGRADE_OFF_VOTE_MASK 0x100
#define PSX81_PIF0_CTRL__PIF_PLL_DEGRADE_OFF_VOTE__SHIFT 0x8
#define PSX81_PIF0_CTRL__PIF_PLL_UNUSED_OFF_VOTE_MASK 0x200
#define PSX81_PIF0_CTRL__PIF_PLL_UNUSED_OFF_VOTE__SHIFT 0x9
#define PSX81_PIF0_CTRL__PIF_PLL_DEGRADE_S2_VOTE_MASK 0x400
#define PSX81_PIF0_CTRL__PIF_PLL_DEGRADE_S2_VOTE__SHIFT 0xa
#define PSX81_PIF0_CTRL__PIF_PG_EXIT_MODE_MASK 0x800
#define PSX81_PIF0_CTRL__PIF_PG_EXIT_MODE__SHIFT 0xb
#define PSX81_PIF0_CTRL__PIF_DEGRADE_PWR_PLL_MODE_MASK 0x1000
#define PSX81_PIF0_CTRL__PIF_DEGRADE_PWR_PLL_MODE__SHIFT 0xc
#define PSX81_PIF0_CTRL__PIF_LANEUNUSED_AFFECT_GANG_MASK 0x2000
#define PSX81_PIF0_CTRL__PIF_LANEUNUSED_AFFECT_GANG__SHIFT 0xd
#define PSX81_PIF0_CTRL__PIF_PG_ABORT_DISABLE_MASK 0x4000
#define PSX81_PIF0_CTRL__PIF_PG_ABORT_DISABLE__SHIFT 0xe
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_S2_MASK 0x7
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_S2__SHIFT 0x0
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_SPDCHNG_MASK 0x38
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_SPDCHNG__SHIFT 0x3
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_OFF_MASK 0x1c0
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_OFF__SHIFT 0x6
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_DEGRADE_MASK 0xe00
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_DEGRADE__SHIFT 0x9
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_UNUSED_MASK 0x7000
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_UNUSED__SHIFT 0xc
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_INIT_MASK 0x38000
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_INIT__SHIFT 0xf
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_PLL_OFF_MASK 0x1c0000
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_PLL_OFF__SHIFT 0x12
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_DEGRADE_MODE_MASK 0x200000
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_DEGRADE_MODE__SHIFT 0x15
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_UNUSED_MODE_MASK 0x400000
#define PSX81_PIF0_TX_CTRL__TXPWR_IN_UNUSED_MODE__SHIFT 0x16
#define PSX81_PIF0_TX_CTRL__TXPWR_GATING_IN_L1_MASK 0x800000
#define PSX81_PIF0_TX_CTRL__TXPWR_GATING_IN_L1__SHIFT 0x17
#define PSX81_PIF0_TX_CTRL__TXPWR_GATING_IN_UNUSED_MASK 0x1000000
#define PSX81_PIF0_TX_CTRL__TXPWR_GATING_IN_UNUSED__SHIFT 0x18
#define PSX81_PIF0_TX_CTRL2__TX_RDY_DASRT_COUNT_MASK 0x7
#define PSX81_PIF0_TX_CTRL2__TX_RDY_DASRT_COUNT__SHIFT 0x0
#define PSX81_PIF0_TX_CTRL2__TX_STATUS_DASRT_COUNT_MASK 0x38
#define PSX81_PIF0_TX_CTRL2__TX_STATUS_DASRT_COUNT__SHIFT 0x3
#define PSX81_PIF0_TX_CTRL2__TXPHYSTATUS_DELAY_MASK 0x1c0
#define PSX81_PIF0_TX_CTRL2__TXPHYSTATUS_DELAY__SHIFT 0x6
#define PSX81_PIF0_TX_CTRL2__TX_L1_PG_PHY_STATUS_MODE_MASK 0x200
#define PSX81_PIF0_TX_CTRL2__TX_L1_PG_PHY_STATUS_MODE__SHIFT 0x9
#define PSX81_PIF0_TX_CTRL2__TX_OFF_PG_PHY_STATUS_MODE_MASK 0x400
#define PSX81_PIF0_TX_CTRL2__TX_OFF_PG_PHY_STATUS_MODE__SHIFT 0xa
#define PSX81_PIF0_TX_CTRL2__TX_HIGH_IMP_STAG_MP_MASK 0x10000
#define PSX81_PIF0_TX_CTRL2__TX_HIGH_IMP_STAG_MP__SHIFT 0x10
#define PSX81_PIF0_TX_CTRL2__TX_HIGH_IMP_STAG_MODE_MASK 0x60000
#define PSX81_PIF0_TX_CTRL2__TX_HIGH_IMP_STAG_MODE__SHIFT 0x11
#define PSX81_PIF0_TX_CTRL2__TX_FORCE_DATA_VALID_MASK 0x200000
#define PSX81_PIF0_TX_CTRL2__TX_FORCE_DATA_VALID__SHIFT 0x15
#define PSX81_PIF0_TX_CTRL2__TX_L0_TO_HIZ_DLY_MASK 0x1c00000
#define PSX81_PIF0_TX_CTRL2__TX_L0_TO_HIZ_DLY__SHIFT 0x16
#define PSX81_PIF0_TX_CTRL2__TX_FIFO_INIT_UPCONFIG_MASK 0x2000000
#define PSX81_PIF0_TX_CTRL2__TX_FIFO_INIT_UPCONFIG__SHIFT 0x19
#define PSX81_PIF0_TX_CTRL2__TX_HIZ_TO_L0_DLY_MASK 0x1c000000
#define PSX81_PIF0_TX_CTRL2__TX_HIZ_TO_L0_DLY__SHIFT 0x1a
#define PSX81_PIF0_TX_CTRL2__TX_LINKSPEED_ACK_IN_S2_MASK 0x20000000
#define PSX81_PIF0_TX_CTRL2__TX_LINKSPEED_ACK_IN_S2__SHIFT 0x1d
#define PSX81_PIF0_TX_CTRL2__TX_DELAY_FIFO_INIT_IN_S1_MASK 0x40000000
#define PSX81_PIF0_TX_CTRL2__TX_DELAY_FIFO_INIT_IN_S1__SHIFT 0x1e
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_S2_MASK 0x7
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_S2__SHIFT 0x0
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_SPDCHNG_MASK 0x38
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_SPDCHNG__SHIFT 0x3
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_OFF_MASK 0x1c0
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_OFF__SHIFT 0x6
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_DEGRADE_MASK 0xe00
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_DEGRADE__SHIFT 0x9
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_UNUSED_MASK 0x7000
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_UNUSED__SHIFT 0xc
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_INIT_MASK 0x38000
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_INIT__SHIFT 0xf
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_PLL_OFF_MASK 0x1c0000
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_PLL_OFF__SHIFT 0x12
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_DEGRADE_MODE_MASK 0x200000
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_DEGRADE_MODE__SHIFT 0x15
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_UNUSED_MODE_MASK 0x400000
#define PSX81_PIF0_RX_CTRL__RXPWR_IN_UNUSED_MODE__SHIFT 0x16
#define PSX81_PIF0_RX_CTRL__RXPWR_GATING_IN_L1_MASK 0x800000
#define PSX81_PIF0_RX_CTRL__RXPWR_GATING_IN_L1__SHIFT 0x17
#define PSX81_PIF0_RX_CTRL__RXPWR_GATING_IN_UNUSED_MASK 0x1000000
#define PSX81_PIF0_RX_CTRL__RXPWR_GATING_IN_UNUSED__SHIFT 0x18
#define PSX81_PIF0_RX_CTRL__RX_HLD_EIE_COUNT_MASK 0x2000000
#define PSX81_PIF0_RX_CTRL__RX_HLD_EIE_COUNT__SHIFT 0x19
#define PSX81_PIF0_RX_CTRL__RX_EI_DET_IN_PS2_DEGRADE_MASK 0x4000000
#define PSX81_PIF0_RX_CTRL__RX_EI_DET_IN_PS2_DEGRADE__SHIFT 0x1a
#define PSX81_PIF0_RX_CTRL2__RX_RDY_DASRT_COUNT_MASK 0x7
#define PSX81_PIF0_RX_CTRL2__RX_RDY_DASRT_COUNT__SHIFT 0x0
#define PSX81_PIF0_RX_CTRL2__RX_STATUS_DASRT_COUNT_MASK 0x38
#define PSX81_PIF0_RX_CTRL2__RX_STATUS_DASRT_COUNT__SHIFT 0x3
#define PSX81_PIF0_RX_CTRL2__RXPHYSTATUS_DELAY_MASK 0x1c0
#define PSX81_PIF0_RX_CTRL2__RXPHYSTATUS_DELAY__SHIFT 0x6
#define PSX81_PIF0_RX_CTRL2__RX_L1_PG_PHY_STATUS_MODE_MASK 0x200
#define PSX81_PIF0_RX_CTRL2__RX_L1_PG_PHY_STATUS_MODE__SHIFT 0x9
#define PSX81_PIF0_RX_CTRL2__RX_OFF_PG_PHY_STATUS_MODE_MASK 0x400
#define PSX81_PIF0_RX_CTRL2__RX_OFF_PG_PHY_STATUS_MODE__SHIFT 0xa
#define PSX81_PIF0_RX_CTRL2__FORCE_CDREN_IN_L0S_MASK 0x10000
#define PSX81_PIF0_RX_CTRL2__FORCE_CDREN_IN_L0S__SHIFT 0x10
#define PSX81_PIF0_RX_CTRL2__EI_DET_CYCLE_MODE_MASK 0x60000
#define PSX81_PIF0_RX_CTRL2__EI_DET_CYCLE_MODE__SHIFT 0x11
#define PSX81_PIF0_RX_CTRL2__EI_DET_ON_TIME_MASK 0x180000
#define PSX81_PIF0_RX_CTRL2__EI_DET_ON_TIME__SHIFT 0x13
#define PSX81_PIF0_RX_CTRL2__EI_DET_OFF_TIME_MASK 0xe00000
#define PSX81_PIF0_RX_CTRL2__EI_DET_OFF_TIME__SHIFT 0x15
#define PSX81_PIF0_RX_CTRL2__EI_DET_CYCLE_DIS_IN_PS1_MASK 0x1000000
#define PSX81_PIF0_RX_CTRL2__EI_DET_CYCLE_DIS_IN_PS1__SHIFT 0x18
#define PSX81_PIF0_RX_CTRL2__RX_CDR_XTND_MODE_MASK 0x6000000
#define PSX81_PIF0_RX_CTRL2__RX_CDR_XTND_MODE__SHIFT 0x19
#define PSX81_PIF0_RX_CTRL2__RX_L0S_TO_L0_DETECT_EI_MASK 0x8000000
#define PSX81_PIF0_RX_CTRL2__RX_L0S_TO_L0_DETECT_EI__SHIFT 0x1b
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_0_MASK 0x1
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_0__SHIFT 0x0
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_1_MASK 0x2
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_1__SHIFT 0x1
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_2_MASK 0x4
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_2__SHIFT 0x2
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_3_MASK 0x8
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_3__SHIFT 0x3
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_4_MASK 0x10
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_4__SHIFT 0x4
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_5_MASK 0x20
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_5__SHIFT 0x5
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_6_MASK 0x40
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_6__SHIFT 0x6
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_7_MASK 0x80
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_VAL_7__SHIFT 0x7
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_EN_MASK 0x10000
#define PSX81_PIF0_GLB_OVRD__RXDETECT_OVERRIDE_EN__SHIFT 0x10
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_1_0_OVRD_MASK 0x1
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_1_0_OVRD__SHIFT 0x0
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_3_2_OVRD_MASK 0x2
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_3_2_OVRD__SHIFT 0x1
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_5_4_OVRD_MASK 0x4
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_5_4_OVRD__SHIFT 0x2
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_7_6_OVRD_MASK 0x8
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_7_6_OVRD__SHIFT 0x3
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_9_8_OVRD_MASK 0x10
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_9_8_OVRD__SHIFT 0x4
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_11_10_OVRD_MASK 0x20
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_11_10_OVRD__SHIFT 0x5
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_13_12_OVRD_MASK 0x40
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_13_12_OVRD__SHIFT 0x6
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_15_14_OVRD_MASK 0x80
#define PSX81_PIF0_GLB_OVRD2__X2_LANE_15_14_OVRD__SHIFT 0x7
#define PSX81_PIF0_GLB_OVRD2__X4_LANE_3_0_OVRD_MASK 0x100
#define PSX81_PIF0_GLB_OVRD2__X4