{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607671099789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607671099800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 15:18:19 2020 " "Processing started: Fri Dec 11 15:18:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607671099800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607671099800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_counter -c BCD_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_counter -c BCD_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607671099800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1607671100353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class4/rtl/bcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class4/rtl/bcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "../rtl/BCD_counter.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl/BCD_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607671109661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607671109661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class4/testbench/bcd_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class4/testbench/bcd_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter_tb " "Found entity 1: BCD_counter_tb" {  } { { "../testbench/BCD_counter_tb.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/testbench/BCD_counter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607671109664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607671109664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class4/rtl/bcd_counter_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class4/rtl/bcd_counter_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter_top " "Found entity 1: BCD_counter_top" {  } { { "../rtl/BCD_counter_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl/BCD_counter_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607671109666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607671109666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class4/testbench/bcd_counter_tb2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class4/testbench/bcd_counter_tb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter_tb2 " "Found entity 1: BCD_counter_tb2" {  } { { "../testbench/BCD_counter_tb2.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/testbench/BCD_counter_tb2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607671109669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607671109669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_counter_top " "Elaborating entity \"BCD_counter_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607671109711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_counter:BCD_counter0 " "Elaborating entity \"BCD_counter\" for hierarchy \"BCD_counter:BCD_counter0\"" {  } { { "../rtl/BCD_counter_top.v" "BCD_counter0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl/BCD_counter_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607671109713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1607671110208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607671110683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607671110683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607671110719 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607671110719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607671110719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607671110719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607671110736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 15:18:30 2020 " "Processing ended: Fri Dec 11 15:18:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607671110736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607671110736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607671110736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607671110736 ""}
