// Seed: 2922691475
module module_0 (
    output wire id_0
);
  wire id_2;
endmodule
macromodule module_1 #(
    parameter id_1 = 32'd89,
    parameter id_4 = 32'd56,
    parameter id_5 = 32'd47,
    parameter id_8 = 32'd95
) (
    input supply0 id_0,
    output uwire _id_1,
    input wire id_2,
    output uwire id_3,
    output wor _id_4,
    input tri0 _id_5,
    input wire id_6,
    input wor id_7,
    input wand _id_8
);
  logic [{  id_1  ,  -1  } : id_8] id_10[id_4 : -1];
  logic [7:0][1 : 1 'h0] id_11;
  wire id_12;
  assign id_11 = id_10;
  wire id_13;
  assign id_11[id_5] = -1;
  module_0 modCall_1 (id_3);
endmodule
