<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>'arith' Dialect - MLIR</title><meta name=description content="Multi-Level IR Compiler Framework"><meta name=generator content="Hugo 0.80.0"><link href=https://mlir.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://mlir.llvm.org/docs/Dialects/ArithmeticOps/><link rel=stylesheet href=https://mlir.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script><link rel=stylesheet href=https://mlir.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script><script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script><script src=https://mlir.llvm.org/js/bundle.js></script><script type=text/javascript src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script><script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><link rel=apple-touch-icon sizes=180x180 href="/apple-touch-icon.png?v=1"><link rel=icon type=image/png sizes=32x32 href="/favicon-32x32.png?v=1"><link rel=icon type=image/png sizes=16x16 href="/favicon-16x16.png?v=1"><link rel=manifest href="/site.webmanifest?v=1"><link rel=mask-icon href="/safari-pinned-tab.svg?v=1" color=#3775e0><link rel="shortcut icon" href="/favicon.ico?v=1"><meta name=msapplication-TileColor content="#2d89ef"><meta name=theme-color content="#ffffff"><link rel=icon href=/favicon.svg type=image/svg+xml sizes=any><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://mlir.llvm.org//mlir-logo.png width=40px align=absmiddle>
MLIR</div></h1><p class=description>Multi-Level IR Compiler Framework</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/mlir/31>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li><a href=/getting_started/Debugging/>Debugging Tips</a></li><li><a href=/getting_started/Faq/>FAQ</a></li><li class=parent><a href=https://github.com/llvm/llvm-project/tree/main/mlir>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/llvm-project/tree/main/mlir>GitHub</a></li></ul></li><li><a href="https://bugs.llvm.org/buglist.cgi?bug_status=__open__&list_id=177877&order=changeddate%20DESC%2Cpriority%2Cbug_severity&product=MLIR&query_format=specific">Bugs</a></li><li><a href=https://github.com/llvm/mlir-www/tree/main/website/static/LogoAssets>Logo Assets</a></li><li><a href=https://www.youtube.com/MLIRCompiler>Youtube Channel</a></li></ul></nav></div><div class=content-container><main><h1>'arith' Dialect</h1><p>The arithmetic dialect is intended to hold basic integer and floating point
mathematical operations. This includes unary, binary, and ternary arithmetic
ops, bitwise and shift ops, cast ops, and compare ops. Operations in this
dialect also accept vectors and tensors of integers or floats.</p><p><nav id=TableOfContents><ul><li><a href=#operation-definition>Operation definition</a><ul><li><a href=#arithaddf-mlirarithaddfop><code>arith.addf</code> (::mlir::arith::AddFOp)</a></li><li><a href=#arithaddi-mlirarithaddiop><code>arith.addi</code> (::mlir::arith::AddIOp)</a></li><li><a href=#arithandi-mlirarithandiop><code>arith.andi</code> (::mlir::arith::AndIOp)</a></li><li><a href=#arithbitcast-mlirarithbitcastop><code>arith.bitcast</code> (::mlir::arith::BitcastOp)</a></li><li><a href=#arithceildivsi-mlirarithceildivsiop><code>arith.ceildivsi</code> (::mlir::arith::CeilDivSIOp)</a></li><li><a href=#arithceildivui-mlirarithceildivuiop><code>arith.ceildivui</code> (::mlir::arith::CeilDivUIOp)</a></li><li><a href=#arithcmpf-mlirarithcmpfop><code>arith.cmpf</code> (::mlir::arith::CmpFOp)</a></li><li><a href=#arithcmpi-mlirarithcmpiop><code>arith.cmpi</code> (::mlir::arith::CmpIOp)</a></li><li><a href=#arithconstant-mlirarithconstantop><code>arith.constant</code> (::mlir::arith::ConstantOp)</a></li><li><a href=#arithdivf-mlirarithdivfop><code>arith.divf</code> (::mlir::arith::DivFOp)</a></li><li><a href=#arithdivsi-mlirarithdivsiop><code>arith.divsi</code> (::mlir::arith::DivSIOp)</a></li><li><a href=#arithdivui-mlirarithdivuiop><code>arith.divui</code> (::mlir::arith::DivUIOp)</a></li><li><a href=#arithextf-mlirarithextfop><code>arith.extf</code> (::mlir::arith::ExtFOp)</a></li><li><a href=#arithextsi-mlirarithextsiop><code>arith.extsi</code> (::mlir::arith::ExtSIOp)</a></li><li><a href=#arithextui-mlirarithextuiop><code>arith.extui</code> (::mlir::arith::ExtUIOp)</a></li><li><a href=#arithfptosi-mlirarithfptosiop><code>arith.fptosi</code> (::mlir::arith::FPToSIOp)</a></li><li><a href=#arithfptoui-mlirarithfptouiop><code>arith.fptoui</code> (::mlir::arith::FPToUIOp)</a></li><li><a href=#arithfloordivsi-mlirarithfloordivsiop><code>arith.floordivsi</code> (::mlir::arith::FloorDivSIOp)</a></li><li><a href=#arithindex_cast-mlirarithindexcastop><code>arith.index_cast</code> (::mlir::arith::IndexCastOp)</a></li><li><a href=#arithmaxf-mlirarithmaxfop><code>arith.maxf</code> (::mlir::arith::MaxFOp)</a></li><li><a href=#arithmaxsi-mlirarithmaxsiop><code>arith.maxsi</code> (::mlir::arith::MaxSIOp)</a></li><li><a href=#arithmaxui-mlirarithmaxuiop><code>arith.maxui</code> (::mlir::arith::MaxUIOp)</a></li><li><a href=#arithminf-mlirarithminfop><code>arith.minf</code> (::mlir::arith::MinFOp)</a></li><li><a href=#arithminsi-mlirarithminsiop><code>arith.minsi</code> (::mlir::arith::MinSIOp)</a></li><li><a href=#arithminui-mlirarithminuiop><code>arith.minui</code> (::mlir::arith::MinUIOp)</a></li><li><a href=#arithmulf-mlirarithmulfop><code>arith.mulf</code> (::mlir::arith::MulFOp)</a></li><li><a href=#arithmuli-mlirarithmuliop><code>arith.muli</code> (::mlir::arith::MulIOp)</a></li><li><a href=#arithnegf-mlirarithnegfop><code>arith.negf</code> (::mlir::arith::NegFOp)</a></li><li><a href=#arithori-mlirarithoriop><code>arith.ori</code> (::mlir::arith::OrIOp)</a></li><li><a href=#arithremf-mlirarithremfop><code>arith.remf</code> (::mlir::arith::RemFOp)</a></li><li><a href=#arithremsi-mlirarithremsiop><code>arith.remsi</code> (::mlir::arith::RemSIOp)</a></li><li><a href=#arithremui-mlirarithremuiop><code>arith.remui</code> (::mlir::arith::RemUIOp)</a></li><li><a href=#arithsitofp-mlirarithsitofpop><code>arith.sitofp</code> (::mlir::arith::SIToFPOp)</a></li><li><a href=#arithshli-mlirarithshliop><code>arith.shli</code> (::mlir::arith::ShLIOp)</a></li><li><a href=#arithshrsi-mlirarithshrsiop><code>arith.shrsi</code> (::mlir::arith::ShRSIOp)</a></li><li><a href=#arithshrui-mlirarithshruiop><code>arith.shrui</code> (::mlir::arith::ShRUIOp)</a></li><li><a href=#arithsubf-mlirarithsubfop><code>arith.subf</code> (::mlir::arith::SubFOp)</a></li><li><a href=#arithsubi-mlirarithsubiop><code>arith.subi</code> (::mlir::arith::SubIOp)</a></li><li><a href=#arithtruncf-mlirarithtruncfop><code>arith.truncf</code> (::mlir::arith::TruncFOp)</a></li><li><a href=#arithtrunci-mlirarithtrunciop><code>arith.trunci</code> (::mlir::arith::TruncIOp)</a></li><li><a href=#arithuitofp-mlirarithuitofpop><code>arith.uitofp</code> (::mlir::arith::UIToFPOp)</a></li><li><a href=#arithxori-mlirarithxoriop><code>arith.xori</code> (::mlir::arith::XOrIOp)</a></li><li><a href=#arithselect-mlirarithselectop><code>arith.select</code> (::mlir::arith::SelectOp)</a></li></ul></li></ul></nav><h2 id=operation-definition>Operation definition&nbsp;<a class=headline-hash href=#operation-definition>¶</a></h2><h3 id=arithaddf-mlirarithaddfop><code>arith.addf</code> (::mlir::arith::AddFOp)&nbsp;<a class=headline-hash href=#arithaddf-mlirarithaddfop>¶</a></h3><p>floating point addition operation</p><p>Syntax:</p><pre><code>operation ::= `arith.addf` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>The <code>addf</code> operation takes two operands and returns one result, each of
these is required to be the same type. This type may be a floating point
scalar type, a vector whose element type is a floating point type, or a
floating point tensor.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar addition.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>addf <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>f64</span>

<span class=c>// SIMD vector addition, e.g. for Intel SSE.
</span><span class=c></span><span class=nv>%f</span> <span class=p>=</span> arith<span class=p>.</span>addf <span class=nv>%g</span><span class=p>,</span> <span class=nv>%h</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>

<span class=c>// Tensor addition.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>addf <span class=nv>%y</span><span class=p>,</span> <span class=nv>%z</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>4x?x</span><span class=k>bf16</span><span class=p>&gt;</span>
</code></pre></div><p>TODO: In the distant future, this will accept optional attributes for fast
math, contraction, rounding mode, and other controls.</p><p>Traits: Commutative, Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands>Operands:&nbsp;<a class=headline-hash href=#operands>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>floating-point-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results>Results:&nbsp;<a class=headline-hash href=#results>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>floating-point-like</td></tr></tbody></table><h3 id=arithaddi-mlirarithaddiop><code>arith.addi</code> (::mlir::arith::AddIOp)&nbsp;<a class=headline-hash href=#arithaddi-mlirarithaddiop>¶</a></h3><p>integer addition operation</p><p>Syntax:</p><pre><code>operation ::= `arith.addi` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>The <code>addi</code> operation takes two operands and returns one result, each of
these is required to be the same type. This type may be an integer scalar
type, a vector whose element type is integer, or a tensor of integers. It
has no standard attributes.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar addition.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>addi <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>i64</span>

<span class=c>// SIMD vector element-wise addition, e.g. for Intel SSE.
</span><span class=c></span><span class=nv>%f</span> <span class=p>=</span> arith<span class=p>.</span>addi <span class=nv>%g</span><span class=p>,</span> <span class=nv>%h</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

<span class=c>// Tensor element-wise addition.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>addi <span class=nv>%y</span><span class=p>,</span> <span class=nv>%z</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>4x?x</span><span class=k>i8</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Commutative, Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-1>Operands:&nbsp;<a class=headline-hash href=#operands-1>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-1>Results:&nbsp;<a class=headline-hash href=#results-1>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithandi-mlirarithandiop><code>arith.andi</code> (::mlir::arith::AndIOp)&nbsp;<a class=headline-hash href=#arithandi-mlirarithandiop>¶</a></h3><p>integer binary and</p><p>Syntax:</p><pre><code>operation ::= `arith.andi` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>The <code>andi</code> operation takes two operands and returns one result, each of
these is required to be the same type. This type may be an integer scalar
type, a vector whose element type is integer, or a tensor of integers. It
has no standard attributes.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar integer bitwise and.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>andi <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>i64</span>

<span class=c>// SIMD vector element-wise bitwise integer and.
</span><span class=c></span><span class=nv>%f</span> <span class=p>=</span> arith<span class=p>.</span>andi <span class=nv>%g</span><span class=p>,</span> <span class=nv>%h</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

<span class=c>// Tensor element-wise bitwise integer and.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>andi <span class=nv>%y</span><span class=p>,</span> <span class=nv>%z</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>4x?x</span><span class=k>i8</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Commutative, Elementwise, Idempotent, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-2>Operands:&nbsp;<a class=headline-hash href=#operands-2>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-2>Results:&nbsp;<a class=headline-hash href=#results-2>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithbitcast-mlirarithbitcastop><code>arith.bitcast</code> (::mlir::arith::BitcastOp)&nbsp;<a class=headline-hash href=#arithbitcast-mlirarithbitcastop>¶</a></h3><p>bitcast between values of equal bit width</p><p>Syntax:</p><pre><code>operation ::= `arith.bitcast` $in attr-dict `:` type($in) `to` type($out)
</code></pre><p>Bitcast an integer or floating point value to an integer or floating point
value of equal bit width. When operating on vectors, casts elementwise.</p><p>Note that this implements a logical bitcast independent of target
endianness. This allows constant folding without target information and is
consitent with the bitcast constant folders in LLVM (see
<a href=https://github.com/llvm/llvm-project/blob/18c19414eb/llvm/lib/IR/ConstantFold.cpp#L168>https://github.com/llvm/llvm-project/blob/18c19414eb/llvm/lib/IR/ConstantFold.cpp#L168</a>)
For targets where the source and target type have the same endianness (which
is the standard), this cast will also change no bits at runtime, but it may
still require an operation, for example if the machine has different
floating point and integer register files. For targets that have a different
endianness for the source and target types (e.g. float is big-endian and
integer is little-endian) a proper lowering would add operations to swap the
order of words in addition to the bitcast.</p><p>Traits: Elementwise, SameOperandsAndResultShape, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: CastOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-3>Operands:&nbsp;<a class=headline-hash href=#operands-3>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>in</code></td><td>signless-integer-or-float-like or memref of signless-integer or float</td></tr></tbody></table><h4 id=results-3>Results:&nbsp;<a class=headline-hash href=#results-3>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>out</code></td><td>signless-integer-or-float-like or memref of signless-integer or float</td></tr></tbody></table><h3 id=arithceildivsi-mlirarithceildivsiop><code>arith.ceildivsi</code> (::mlir::arith::CeilDivSIOp)&nbsp;<a class=headline-hash href=#arithceildivsi-mlirarithceildivsiop>¶</a></h3><p>signed ceil integer division operation</p><p>Syntax:</p><pre><code>operation ::= `arith.ceildivsi` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Signed integer division. Rounds towards positive infinity, i.e. <code>7 / -2 = -3</code>.</p><p>Note: the semantics of division by zero or signed division overflow (minimum
value divided by -1) is TBD; do NOT assume any specific behavior.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar signed integer division.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>ceildivsi <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>i64</span>
</code></pre></div><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-4>Operands:&nbsp;<a class=headline-hash href=#operands-4>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-4>Results:&nbsp;<a class=headline-hash href=#results-4>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithceildivui-mlirarithceildivuiop><code>arith.ceildivui</code> (::mlir::arith::CeilDivUIOp)&nbsp;<a class=headline-hash href=#arithceildivui-mlirarithceildivuiop>¶</a></h3><p>unsigned ceil integer division operation</p><p>Syntax:</p><pre><code>operation ::= `arith.ceildivui` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Unsigned integer division. Rounds towards positive infinity. Treats the
leading bit as the most significant, i.e. for <code>i16</code> given two&rsquo;s complement
representation, <code>6 / -2 = 6 / (2^16 - 2) = 1</code>.</p><p>Note: the semantics of division by zero is TBD; do NOT assume any specific
behavior.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar unsigned integer division.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>ceildivui <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>i64</span>
</code></pre></div><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-5>Operands:&nbsp;<a class=headline-hash href=#operands-5>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-5>Results:&nbsp;<a class=headline-hash href=#results-5>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithcmpf-mlirarithcmpfop><code>arith.cmpf</code> (::mlir::arith::CmpFOp)&nbsp;<a class=headline-hash href=#arithcmpf-mlirarithcmpfop>¶</a></h3><p>floating-point comparison operation</p><p>Syntax:</p><pre><code>operation ::= `arith.cmpf` $predicate `,` $lhs `,` $rhs attr-dict `:` type($lhs)
</code></pre><p>The <code>cmpf</code> operation compares its two operands according to the float
comparison rules and the predicate specified by the respective attribute.
The predicate defines the type of comparison: (un)orderedness, (in)equality
and signed less/greater than (or equal to) as well as predicates that are
always true or false. The operands must have the same type, and this type
must be a float type, or a vector or tensor thereof. The result is an i1,
or a vector/tensor thereof having the same shape as the inputs. Unlike cmpi,
the operands are always treated as signed. The u prefix indicates
<em>unordered</em> comparison, not unsigned comparison, so &ldquo;une&rdquo; means unordered or
not equal. For the sake of readability by humans, custom assembly form for
the operation uses a string-typed attribute for the predicate. The value of
this attribute corresponds to lower-cased name of the predicate constant,
e.g., &ldquo;one&rdquo; means &ldquo;ordered not equal&rdquo;. The string representation of the
attribute is merely a syntactic sugar and is converted to an integer
attribute by the parser.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%r1</span> <span class=p>=</span> arith<span class=p>.</span>cmpf <span class=s>&#34;oeq&#34;</span> <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%r2</span> <span class=p>=</span> arith<span class=p>.</span>cmpf <span class=s>&#34;ult&#34;</span> <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>42x42x</span><span class=k>f64</span><span class=p>&gt;</span>
<span class=nv>%r3</span> <span class=p>=</span> <span class=s>&#34;arith.cmpf&#34;</span><span class=p>(</span><span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span><span class=p>)</span> <span class=p>{</span>predicate<span class=p>:</span> <span class=m>0</span><span class=p>}</span> <span class=p>:</span> <span class=p>(</span>f8<span class=p>,</span> f8<span class=p>)</span> <span class=p>-&gt;</span> <span class=k>i1</span>
</code></pre></div><p>Traits: Elementwise, SameTypeOperands, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes>Attributes:&nbsp;<a class=headline-hash href=#attributes>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>predicate</code></td><td style=text-align:center>::mlir::arith::CmpFPredicateAttr</td><td>allowed 64-bit signless integer cases: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15</td></tr></tbody></table><h4 id=operands-6>Operands:&nbsp;<a class=headline-hash href=#operands-6>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>floating-point-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results-6>Results:&nbsp;<a class=headline-hash href=#results-6>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>bool-like</td></tr></tbody></table><h3 id=arithcmpi-mlirarithcmpiop><code>arith.cmpi</code> (::mlir::arith::CmpIOp)&nbsp;<a class=headline-hash href=#arithcmpi-mlirarithcmpiop>¶</a></h3><p>integer comparison operation</p><p>Syntax:</p><pre><code>operation ::= `arith.cmpi` $predicate `,` $lhs `,` $rhs attr-dict `:` type($lhs)
</code></pre><p>The <code>cmpi</code> operation is a generic comparison for integer-like types. Its two
arguments can be integers, vectors or tensors thereof as long as their types
match. The operation produces an i1 for the former case, a vector or a
tensor of i1 with the same shape as inputs in the other cases.</p><p>Its first argument is an attribute that defines which type of comparison is
performed. The following comparisons are supported:</p><ul><li>equal (mnemonic: <code>"eq"</code>; integer value: <code>0</code>)</li><li>not equal (mnemonic: <code>"ne"</code>; integer value: <code>1</code>)</li><li>signed less than (mnemonic: <code>"slt"</code>; integer value: <code>2</code>)</li><li>signed less than or equal (mnemonic: <code>"sle"</code>; integer value: <code>3</code>)</li><li>signed greater than (mnemonic: <code>"sgt"</code>; integer value: <code>4</code>)</li><li>signed greater than or equal (mnemonic: <code>"sge"</code>; integer value: <code>5</code>)</li><li>unsigned less than (mnemonic: <code>"ult"</code>; integer value: <code>6</code>)</li><li>unsigned less than or equal (mnemonic: <code>"ule"</code>; integer value: <code>7</code>)</li><li>unsigned greater than (mnemonic: <code>"ugt"</code>; integer value: <code>8</code>)</li><li>unsigned greater than or equal (mnemonic: <code>"uge"</code>; integer value: <code>9</code>)</li></ul><p>The result is <code>1</code> if the comparison is true and <code>0</code> otherwise. For vector or
tensor operands, the comparison is performed elementwise and the element of
the result indicates whether the comparison is true for the operand elements
with the same indices as those of the result.</p><p>Note: while the custom assembly form uses strings, the actual underlying
attribute has integer type (or rather enum class in C++ code) as seen from
the generic assembly form. String literals are used to improve readability
of the IR by humans.</p><p>This operation only applies to integer-like operands, but not floats. The
main reason being that comparison operations have diverging sets of
attributes: integers require sign specification while floats require various
floating point-related particularities, e.g., <code>-ffast-math</code> behavior,
IEEE754 compliance, etc
(
<a href=/docs/Rationale/Rationale/>rationale</a>).
The type of comparison is specified as attribute to avoid introducing ten
similar operations, taking into account that they are often implemented
using the same operation downstream
(
<a href=/docs/Rationale/Rationale/>rationale</a>). The
separation between signed and unsigned order comparisons is necessary
because of integers being signless. The comparison operation must know how
to interpret values with the foremost bit being set: negatives in two&rsquo;s
complement or large positives
(
<a href=/docs/Rationale/Rationale/>rationale</a>).</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Custom form of scalar &#34;signed less than&#34; comparison.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>cmpi <span class=s>&#34;slt&#34;</span><span class=p>,</span> <span class=nv>%lhs</span><span class=p>,</span> <span class=nv>%rhs</span> <span class=p>:</span> <span class=k>i32</span>

<span class=c>// Generic form of the same operation.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> <span class=s>&#34;arith.cmpi&#34;</span><span class=p>(</span><span class=nv>%lhs</span><span class=p>,</span> <span class=nv>%rhs</span><span class=p>)</span> <span class=p>{</span><span class=nl>predicate =</span> <span class=m>2</span> <span class=p>:</span> <span class=k>i64</span><span class=p>}</span> <span class=p>:</span> <span class=p>(</span><span class=k>i32</span><span class=p>,</span> <span class=k>i32</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=k>i1</span>

<span class=c>// Custom form of vector equality comparison.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>cmpi <span class=s>&#34;eq&#34;</span><span class=p>,</span> <span class=nv>%lhs</span><span class=p>,</span> <span class=nv>%rhs</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i64</span><span class=p>&gt;</span>

<span class=c>// Generic form of the same operation.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> <span class=s>&#34;arith.cmpi&#34;</span><span class=p>(</span><span class=nv>%lhs</span><span class=p>,</span> <span class=nv>%rhs</span><span class=p>)</span> <span class=p>{</span><span class=nl>predicate =</span> <span class=m>0</span> <span class=p>:</span> <span class=k>i64</span><span class=p>}</span>
    <span class=p>:</span> <span class=p>(</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i64</span><span class=p>&gt;,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i64</span><span class=p>&gt;)</span> <span class=p>-&gt;</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i1</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Elementwise, SameTypeOperands, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-1>Attributes:&nbsp;<a class=headline-hash href=#attributes-1>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>predicate</code></td><td style=text-align:center>::mlir::arith::CmpIPredicateAttr</td><td>allowed 64-bit signless integer cases: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9</td></tr></tbody></table><h4 id=operands-7>Operands:&nbsp;<a class=headline-hash href=#operands-7>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-7>Results:&nbsp;<a class=headline-hash href=#results-7>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>bool-like</td></tr></tbody></table><h3 id=arithconstant-mlirarithconstantop><code>arith.constant</code> (::mlir::arith::ConstantOp)&nbsp;<a class=headline-hash href=#arithconstant-mlirarithconstantop>¶</a></h3><p>integer or floating point constant</p><p>Syntax:</p><pre><code>operation ::= `arith.constant` attr-dict $value
</code></pre><p>The <code>constant</code> operation produces an SSA value equal to some integer or
floating-point constant specified by an attribute. This is the way MLIR
forms simple integer and floating point constants.</p><p>Example:</p><pre><code>// Integer constant
%1 = arith.constant 42 : i32

// Equivalent generic form
%1 = &quot;arith.constant&quot;() {value = 42 : i32} : () -&gt; i32
</code></pre><p>Traits: ConstantLike</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), OpAsmOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-2>Attributes:&nbsp;<a class=headline-hash href=#attributes-2>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>value</code></td><td style=text-align:center>::mlir::Attribute</td><td>any attribute</td></tr></tbody></table><h4 id=results-8>Results:&nbsp;<a class=headline-hash href=#results-8>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>any type</td></tr></tbody></table><h3 id=arithdivf-mlirarithdivfop><code>arith.divf</code> (::mlir::arith::DivFOp)&nbsp;<a class=headline-hash href=#arithdivf-mlirarithdivfop>¶</a></h3><p>floating point division operation</p><p>Syntax:</p><pre><code>operation ::= `arith.divf` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-8>Operands:&nbsp;<a class=headline-hash href=#operands-8>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>floating-point-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results-9>Results:&nbsp;<a class=headline-hash href=#results-9>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>floating-point-like</td></tr></tbody></table><h3 id=arithdivsi-mlirarithdivsiop><code>arith.divsi</code> (::mlir::arith::DivSIOp)&nbsp;<a class=headline-hash href=#arithdivsi-mlirarithdivsiop>¶</a></h3><p>signed integer division operation</p><p>Syntax:</p><pre><code>operation ::= `arith.divsi` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Signed integer division. Rounds towards zero. Treats the leading bit as
sign, i.e. <code>6 / -2 = -3</code>.</p><p>Note: the semantics of division by zero or signed division overflow (minimum
value divided by -1) is TBD; do NOT assume any specific behavior.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar signed integer division.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>divsi <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>i64</span>

<span class=c>// SIMD vector element-wise division.
</span><span class=c></span><span class=nv>%f</span> <span class=p>=</span> arith<span class=p>.</span>divsi <span class=nv>%g</span><span class=p>,</span> <span class=nv>%h</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

<span class=c>// Tensor element-wise integer division.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>divsi <span class=nv>%y</span><span class=p>,</span> <span class=nv>%z</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>4x?x</span><span class=k>i8</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-9>Operands:&nbsp;<a class=headline-hash href=#operands-9>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-10>Results:&nbsp;<a class=headline-hash href=#results-10>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithdivui-mlirarithdivuiop><code>arith.divui</code> (::mlir::arith::DivUIOp)&nbsp;<a class=headline-hash href=#arithdivui-mlirarithdivuiop>¶</a></h3><p>unsigned integer division operation</p><p>Syntax:</p><pre><code>operation ::= `arith.divui` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Unsigned integer division. Rounds towards zero. Treats the leading bit as
the most significant, i.e. for <code>i16</code> given two&rsquo;s complement representation,
<code>6 / -2 = 6 / (2^16 - 2) = 0</code>.</p><p>Note: the semantics of division by zero is TBD; do NOT assume any specific
behavior.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar unsigned integer division.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>divui <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>i64</span>

<span class=c>// SIMD vector element-wise division.
</span><span class=c></span><span class=nv>%f</span> <span class=p>=</span> arith<span class=p>.</span>divui <span class=nv>%g</span><span class=p>,</span> <span class=nv>%h</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

<span class=c>// Tensor element-wise integer division.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>divui <span class=nv>%y</span><span class=p>,</span> <span class=nv>%z</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>4x?x</span><span class=k>i8</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-10>Operands:&nbsp;<a class=headline-hash href=#operands-10>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-11>Results:&nbsp;<a class=headline-hash href=#results-11>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithextf-mlirarithextfop><code>arith.extf</code> (::mlir::arith::ExtFOp)&nbsp;<a class=headline-hash href=#arithextf-mlirarithextfop>¶</a></h3><p>cast from floating-point to wider floating-point</p><p>Syntax:</p><pre><code>operation ::= `arith.extf` $in attr-dict `:` type($in) `to` type($out)
</code></pre><p>Cast a floating-point value to a larger floating-point-typed value.
The destination type must to be strictly wider than the source type.
When operating on vectors, casts elementwise.</p><p>Traits: Elementwise, SameOperandsAndResultShape, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: CastOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-11>Operands:&nbsp;<a class=headline-hash href=#operands-11>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>in</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results-12>Results:&nbsp;<a class=headline-hash href=#results-12>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>out</code></td><td>floating-point-like</td></tr></tbody></table><h3 id=arithextsi-mlirarithextsiop><code>arith.extsi</code> (::mlir::arith::ExtSIOp)&nbsp;<a class=headline-hash href=#arithextsi-mlirarithextsiop>¶</a></h3><p>integer sign extension operation</p><p>Syntax:</p><pre><code>operation ::= `arith.extsi` $in attr-dict `:` type($in) `to` type($out)
</code></pre><p>The integer sign extension operation takes an integer input of
width M and an integer destination type of width N. The destination
bit-width must be larger than the input bit-width (N > M).
The top-most (N - M) bits of the output are filled with copies
of the most-significant bit of the input.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>5</span> <span class=p>:</span> <span class=k>i3</span>      <span class=c>// %1 is 0b101
</span><span class=c></span><span class=nv>%2</span> <span class=p>=</span> arith<span class=p>.</span>extsi <span class=nv>%1</span> <span class=p>:</span> <span class=k>i3</span> to <span class=k>i6</span>  <span class=c>// %2 is 0b111101
</span><span class=c></span><span class=nv>%3</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>2</span> <span class=p>:</span> <span class=k>i3</span>      <span class=c>// %3 is 0b010
</span><span class=c></span><span class=nv>%4</span> <span class=p>=</span> arith<span class=p>.</span>extsi <span class=nv>%3</span> <span class=p>:</span> <span class=k>i3</span> to <span class=k>i6</span>  <span class=c>// %4 is 0b000010
</span><span class=c></span>
<span class=nv>%5</span> <span class=p>=</span> arith<span class=p>.</span>extsi <span class=nv>%0</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>2 x</span> <span class=k>i32</span><span class=p>&gt;</span> to <span class=kt>vector</span><span class=p>&lt;</span><span class=m>2 x</span> <span class=k>i64</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Elementwise, SameOperandsAndResultShape, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: CastOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-12>Operands:&nbsp;<a class=headline-hash href=#operands-12>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>in</code></td><td>signless-fixed-width-integer-like</td></tr></tbody></table><h4 id=results-13>Results:&nbsp;<a class=headline-hash href=#results-13>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>out</code></td><td>signless-fixed-width-integer-like</td></tr></tbody></table><h3 id=arithextui-mlirarithextuiop><code>arith.extui</code> (::mlir::arith::ExtUIOp)&nbsp;<a class=headline-hash href=#arithextui-mlirarithextuiop>¶</a></h3><p>integer zero extension operation</p><p>Syntax:</p><pre><code>operation ::= `arith.extui` $in attr-dict `:` type($in) `to` type($out)
</code></pre><p>The integer zero extension operation takes an integer input of
width M and an integer destination type of width N. The destination
bit-width must be larger than the input bit-width (N > M).
The top-most (N - M) bits of the output are filled with zeros.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>  <span class=nv>%1</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>5</span> <span class=p>:</span> <span class=k>i3</span>      <span class=c>// %1 is 0b101
</span><span class=c></span>  <span class=nv>%2</span> <span class=p>=</span> arith<span class=p>.</span>extui <span class=nv>%1</span> <span class=p>:</span> <span class=k>i3</span> to <span class=k>i6</span>  <span class=c>// %2 is 0b000101
</span><span class=c></span>  <span class=nv>%3</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>2</span> <span class=p>:</span> <span class=k>i3</span>      <span class=c>// %3 is 0b010
</span><span class=c></span>  <span class=nv>%4</span> <span class=p>=</span> arith<span class=p>.</span>extui <span class=nv>%3</span> <span class=p>:</span> <span class=k>i3</span> to <span class=k>i6</span>  <span class=c>// %4 is 0b000010
</span><span class=c></span>
  <span class=nv>%5</span> <span class=p>=</span> arith<span class=p>.</span>extui <span class=nv>%0</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>2 x</span> <span class=k>i32</span><span class=p>&gt;</span> to <span class=kt>vector</span><span class=p>&lt;</span><span class=m>2 x</span> <span class=k>i64</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Elementwise, SameOperandsAndResultShape, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: CastOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-13>Operands:&nbsp;<a class=headline-hash href=#operands-13>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>in</code></td><td>signless-fixed-width-integer-like</td></tr></tbody></table><h4 id=results-14>Results:&nbsp;<a class=headline-hash href=#results-14>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>out</code></td><td>signless-fixed-width-integer-like</td></tr></tbody></table><h3 id=arithfptosi-mlirarithfptosiop><code>arith.fptosi</code> (::mlir::arith::FPToSIOp)&nbsp;<a class=headline-hash href=#arithfptosi-mlirarithfptosiop>¶</a></h3><p>cast from floating-point type to integer type</p><p>Syntax:</p><pre><code>operation ::= `arith.fptosi` $in attr-dict `:` type($in) `to` type($out)
</code></pre><p>Cast from a value interpreted as floating-point to the nearest (rounding
towards zero) signed integer value. When operating on vectors, casts
elementwise.</p><p>Traits: Elementwise, SameOperandsAndResultShape, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: CastOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-14>Operands:&nbsp;<a class=headline-hash href=#operands-14>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>in</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results-15>Results:&nbsp;<a class=headline-hash href=#results-15>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>out</code></td><td>signless-fixed-width-integer-like</td></tr></tbody></table><h3 id=arithfptoui-mlirarithfptouiop><code>arith.fptoui</code> (::mlir::arith::FPToUIOp)&nbsp;<a class=headline-hash href=#arithfptoui-mlirarithfptouiop>¶</a></h3><p>cast from floating-point type to integer type</p><p>Syntax:</p><pre><code>operation ::= `arith.fptoui` $in attr-dict `:` type($in) `to` type($out)
</code></pre><p>Cast from a value interpreted as floating-point to the nearest (rounding
towards zero) unsigned integer value. When operating on vectors, casts
elementwise.</p><p>Traits: Elementwise, SameOperandsAndResultShape, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: CastOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-15>Operands:&nbsp;<a class=headline-hash href=#operands-15>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>in</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results-16>Results:&nbsp;<a class=headline-hash href=#results-16>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>out</code></td><td>signless-fixed-width-integer-like</td></tr></tbody></table><h3 id=arithfloordivsi-mlirarithfloordivsiop><code>arith.floordivsi</code> (::mlir::arith::FloorDivSIOp)&nbsp;<a class=headline-hash href=#arithfloordivsi-mlirarithfloordivsiop>¶</a></h3><p>signed floor integer division operation</p><p>Syntax:</p><pre><code>operation ::= `arith.floordivsi` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Signed integer division. Rounds towards negative infinity, i.e. <code>5 / -2 = -3</code>.</p><p>Note: the semantics of division by zero or signed division overflow (minimum
value divided by -1) is TBD; do NOT assume any specific behavior.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar signed integer division.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>floordivsi <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>i64</span>

</code></pre></div><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-16>Operands:&nbsp;<a class=headline-hash href=#operands-16>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-17>Results:&nbsp;<a class=headline-hash href=#results-17>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithindex_cast-mlirarithindexcastop><code>arith.index_cast</code> (::mlir::arith::IndexCastOp)&nbsp;<a class=headline-hash href=#arithindex_cast-mlirarithindexcastop>¶</a></h3><p>cast between index and integer types</p><p>Syntax:</p><pre><code>operation ::= `arith.index_cast` $in attr-dict `:` type($in) `to` type($out)
</code></pre><p>Casts between scalar or vector integers and corresponding &lsquo;index&rsquo; scalar or
vectors. Index is an integer of platform-specific bit width. If casting to
a wider integer, the value is sign-extended. If casting to a narrower
integer, the value is truncated.</p><p>Traits: Elementwise, SameOperandsAndResultShape, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: CastOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-17>Operands:&nbsp;<a class=headline-hash href=#operands-17>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>in</code></td><td>signless-integer-like or memref of signless-integer</td></tr></tbody></table><h4 id=results-18>Results:&nbsp;<a class=headline-hash href=#results-18>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>out</code></td><td>signless-integer-like or memref of signless-integer</td></tr></tbody></table><h3 id=arithmaxf-mlirarithmaxfop><code>arith.maxf</code> (::mlir::arith::MaxFOp)&nbsp;<a class=headline-hash href=#arithmaxf-mlirarithmaxfop>¶</a></h3><p>floating-point maximum operation</p><p>Syntax:</p><pre><code>operation ::= `arith.maxf` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Syntax:</p><pre><code>operation ::= ssa-id `=` `arith.maxf` ssa-use `,` ssa-use `:` type
</code></pre><p>Returns the maximum of the two arguments, treating -0.0 as less than +0.0.
If one of the arguments is NaN, then the result is also NaN.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar floating-point maximum.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>maxf <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>f64</span>
</code></pre></div><p>Traits: Commutative, Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-18>Operands:&nbsp;<a class=headline-hash href=#operands-18>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>floating-point-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results-19>Results:&nbsp;<a class=headline-hash href=#results-19>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>floating-point-like</td></tr></tbody></table><h3 id=arithmaxsi-mlirarithmaxsiop><code>arith.maxsi</code> (::mlir::arith::MaxSIOp)&nbsp;<a class=headline-hash href=#arithmaxsi-mlirarithmaxsiop>¶</a></h3><p>signed integer maximum operation</p><p>Syntax:</p><pre><code>operation ::= `arith.maxsi` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Traits: Commutative, Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-19>Operands:&nbsp;<a class=headline-hash href=#operands-19>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-20>Results:&nbsp;<a class=headline-hash href=#results-20>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithmaxui-mlirarithmaxuiop><code>arith.maxui</code> (::mlir::arith::MaxUIOp)&nbsp;<a class=headline-hash href=#arithmaxui-mlirarithmaxuiop>¶</a></h3><p>unsigned integer maximum operation</p><p>Syntax:</p><pre><code>operation ::= `arith.maxui` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Traits: Commutative, Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-20>Operands:&nbsp;<a class=headline-hash href=#operands-20>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-21>Results:&nbsp;<a class=headline-hash href=#results-21>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithminf-mlirarithminfop><code>arith.minf</code> (::mlir::arith::MinFOp)&nbsp;<a class=headline-hash href=#arithminf-mlirarithminfop>¶</a></h3><p>floating-point minimum operation</p><p>Syntax:</p><pre><code>operation ::= `arith.minf` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Syntax:</p><pre><code>operation ::= ssa-id `=` `arith.minf` ssa-use `,` ssa-use `:` type
</code></pre><p>Returns the minimum of the two arguments, treating -0.0 as less than +0.0.
If one of the arguments is NaN, then the result is also NaN.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar floating-point minimum.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>minf <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>f64</span>
</code></pre></div><p>Traits: Commutative, Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-21>Operands:&nbsp;<a class=headline-hash href=#operands-21>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>floating-point-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results-22>Results:&nbsp;<a class=headline-hash href=#results-22>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>floating-point-like</td></tr></tbody></table><h3 id=arithminsi-mlirarithminsiop><code>arith.minsi</code> (::mlir::arith::MinSIOp)&nbsp;<a class=headline-hash href=#arithminsi-mlirarithminsiop>¶</a></h3><p>signed integer minimum operation</p><p>Syntax:</p><pre><code>operation ::= `arith.minsi` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Traits: Commutative, Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-22>Operands:&nbsp;<a class=headline-hash href=#operands-22>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-23>Results:&nbsp;<a class=headline-hash href=#results-23>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithminui-mlirarithminuiop><code>arith.minui</code> (::mlir::arith::MinUIOp)&nbsp;<a class=headline-hash href=#arithminui-mlirarithminuiop>¶</a></h3><p>unsigned integer minimum operation</p><p>Syntax:</p><pre><code>operation ::= `arith.minui` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Traits: Commutative, Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-23>Operands:&nbsp;<a class=headline-hash href=#operands-23>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-24>Results:&nbsp;<a class=headline-hash href=#results-24>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithmulf-mlirarithmulfop><code>arith.mulf</code> (::mlir::arith::MulFOp)&nbsp;<a class=headline-hash href=#arithmulf-mlirarithmulfop>¶</a></h3><p>floating point multiplication operation</p><p>Syntax:</p><pre><code>operation ::= `arith.mulf` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>The <code>mulf</code> operation takes two operands and returns one result, each of
these is required to be the same type. This type may be a floating point
scalar type, a vector whose element type is a floating point type, or a
floating point tensor.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar multiplication.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>mulf <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>f64</span>

<span class=c>// SIMD pointwise vector multiplication, e.g. for Intel SSE.
</span><span class=c></span><span class=nv>%f</span> <span class=p>=</span> arith<span class=p>.</span>mulf <span class=nv>%g</span><span class=p>,</span> <span class=nv>%h</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>

<span class=c>// Tensor pointwise multiplication.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>mulf <span class=nv>%y</span><span class=p>,</span> <span class=nv>%z</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>4x?x</span><span class=k>bf16</span><span class=p>&gt;</span>
</code></pre></div><p>TODO: In the distant future, this will accept optional attributes for fast
math, contraction, rounding mode, and other controls.</p><p>Traits: Commutative, Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-24>Operands:&nbsp;<a class=headline-hash href=#operands-24>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>floating-point-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results-25>Results:&nbsp;<a class=headline-hash href=#results-25>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>floating-point-like</td></tr></tbody></table><h3 id=arithmuli-mlirarithmuliop><code>arith.muli</code> (::mlir::arith::MulIOp)&nbsp;<a class=headline-hash href=#arithmuli-mlirarithmuliop>¶</a></h3><p>integer multiplication operation</p><p>Syntax:</p><pre><code>operation ::= `arith.muli` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Traits: Commutative, Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-25>Operands:&nbsp;<a class=headline-hash href=#operands-25>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-26>Results:&nbsp;<a class=headline-hash href=#results-26>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithnegf-mlirarithnegfop><code>arith.negf</code> (::mlir::arith::NegFOp)&nbsp;<a class=headline-hash href=#arithnegf-mlirarithnegfop>¶</a></h3><p>floating point negation</p><p>Syntax:</p><pre><code>operation ::= `arith.negf` $operand attr-dict `:` type($result)
</code></pre><p>The <code>negf</code> operation computes the negation of a given value. It takes one
operand and returns one result of the same type. This type may be a float
scalar type, a vector whose element type is float, or a tensor of floats.
It has no standard attributes.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar negation value.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>negf <span class=nv>%b</span> <span class=p>:</span> <span class=k>f64</span>

<span class=c>// SIMD vector element-wise negation value.
</span><span class=c></span><span class=nv>%f</span> <span class=p>=</span> arith<span class=p>.</span>negf <span class=nv>%g</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>

<span class=c>// Tensor element-wise negation value.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>negf <span class=nv>%y</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>4x?x</span>f8<span class=p>&gt;</span>
</code></pre></div><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-26>Operands:&nbsp;<a class=headline-hash href=#operands-26>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>operand</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results-27>Results:&nbsp;<a class=headline-hash href=#results-27>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>floating-point-like</td></tr></tbody></table><h3 id=arithori-mlirarithoriop><code>arith.ori</code> (::mlir::arith::OrIOp)&nbsp;<a class=headline-hash href=#arithori-mlirarithoriop>¶</a></h3><p>integer binary or</p><p>Syntax:</p><pre><code>operation ::= `arith.ori` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>The <code>ori</code> operation takes two operands and returns one result, each of these
is required to be the same type. This type may be an integer scalar type, a
vector whose element type is integer, or a tensor of integers. It has no
standard attributes.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar integer bitwise or.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>ori <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>i64</span>

<span class=c>// SIMD vector element-wise bitwise integer or.
</span><span class=c></span><span class=nv>%f</span> <span class=p>=</span> arith<span class=p>.</span>ori <span class=nv>%g</span><span class=p>,</span> <span class=nv>%h</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

<span class=c>// Tensor element-wise bitwise integer or.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>ori <span class=nv>%y</span><span class=p>,</span> <span class=nv>%z</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>4x?x</span><span class=k>i8</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Commutative, Elementwise, Idempotent, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-27>Operands:&nbsp;<a class=headline-hash href=#operands-27>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-28>Results:&nbsp;<a class=headline-hash href=#results-28>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithremf-mlirarithremfop><code>arith.remf</code> (::mlir::arith::RemFOp)&nbsp;<a class=headline-hash href=#arithremf-mlirarithremfop>¶</a></h3><p>floating point division remainder operation</p><p>Syntax:</p><pre><code>operation ::= `arith.remf` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-28>Operands:&nbsp;<a class=headline-hash href=#operands-28>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>floating-point-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results-29>Results:&nbsp;<a class=headline-hash href=#results-29>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>floating-point-like</td></tr></tbody></table><h3 id=arithremsi-mlirarithremsiop><code>arith.remsi</code> (::mlir::arith::RemSIOp)&nbsp;<a class=headline-hash href=#arithremsi-mlirarithremsiop>¶</a></h3><p>signed integer division remainder operation</p><p>Syntax:</p><pre><code>operation ::= `arith.remsi` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Signed integer division remainder. Treats the leading bit as sign, i.e. <code>6 % -2 = 0</code>.</p><p>Note: the semantics of division by zero is TBD; do NOT assume any specific
behavior.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar signed integer division remainder.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>remsi <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>i64</span>

<span class=c>// SIMD vector element-wise division remainder.
</span><span class=c></span><span class=nv>%f</span> <span class=p>=</span> arith<span class=p>.</span>remsi <span class=nv>%g</span><span class=p>,</span> <span class=nv>%h</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

<span class=c>// Tensor element-wise integer division remainder.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>remsi <span class=nv>%y</span><span class=p>,</span> <span class=nv>%z</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>4x?x</span><span class=k>i8</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-29>Operands:&nbsp;<a class=headline-hash href=#operands-29>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-30>Results:&nbsp;<a class=headline-hash href=#results-30>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithremui-mlirarithremuiop><code>arith.remui</code> (::mlir::arith::RemUIOp)&nbsp;<a class=headline-hash href=#arithremui-mlirarithremuiop>¶</a></h3><p>unsigned integer division remainder operation</p><p>Syntax:</p><pre><code>operation ::= `arith.remui` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Unsigned integer division remainder. Treats the leading bit as the most
significant, i.e. for <code>i16</code>, <code>6 % -2 = 6 % (2^16 - 2) = 6</code>.</p><p>Note: the semantics of division by zero is TBD; do NOT assume any specific
behavior.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar unsigned integer division remainder.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>remui <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>i64</span>

<span class=c>// SIMD vector element-wise division remainder.
</span><span class=c></span><span class=nv>%f</span> <span class=p>=</span> arith<span class=p>.</span>remui <span class=nv>%g</span><span class=p>,</span> <span class=nv>%h</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

<span class=c>// Tensor element-wise integer division remainder.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>remui <span class=nv>%y</span><span class=p>,</span> <span class=nv>%z</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>4x?x</span><span class=k>i8</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-30>Operands:&nbsp;<a class=headline-hash href=#operands-30>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-31>Results:&nbsp;<a class=headline-hash href=#results-31>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithsitofp-mlirarithsitofpop><code>arith.sitofp</code> (::mlir::arith::SIToFPOp)&nbsp;<a class=headline-hash href=#arithsitofp-mlirarithsitofpop>¶</a></h3><p>cast from integer type to floating-point</p><p>Syntax:</p><pre><code>operation ::= `arith.sitofp` $in attr-dict `:` type($in) `to` type($out)
</code></pre><p>Cast from a value interpreted as a signed integer to the corresponding
floating-point value. If the value cannot be exactly represented, it is
rounded using the default rounding mode. When operating on vectors, casts
elementwise.</p><p>Traits: Elementwise, SameOperandsAndResultShape, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: CastOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-31>Operands:&nbsp;<a class=headline-hash href=#operands-31>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>in</code></td><td>signless-fixed-width-integer-like</td></tr></tbody></table><h4 id=results-32>Results:&nbsp;<a class=headline-hash href=#results-32>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>out</code></td><td>floating-point-like</td></tr></tbody></table><h3 id=arithshli-mlirarithshliop><code>arith.shli</code> (::mlir::arith::ShLIOp)&nbsp;<a class=headline-hash href=#arithshli-mlirarithshliop>¶</a></h3><p>integer left-shift</p><p>Syntax:</p><pre><code>operation ::= `arith.shli` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>The <code>shli</code> operation shifts an integer value to the left by a variable
amount. The low order bits are filled with zeros.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>5</span> <span class=p>:</span> <span class=k>i8</span>                 <span class=c>// %1 is 0b00000101
</span><span class=c></span><span class=nv>%2</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>3</span> <span class=p>:</span> <span class=k>i8</span>
<span class=nv>%3</span> <span class=p>=</span> arith<span class=p>.</span>shli <span class=nv>%1</span><span class=p>,</span> <span class=nv>%2</span> <span class=p>:</span> <span class=p>(</span><span class=k>i8</span><span class=p>,</span> <span class=k>i8</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=k>i8</span>    <span class=c>// %3 is 0b00101000
</span></code></pre></div><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-32>Operands:&nbsp;<a class=headline-hash href=#operands-32>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-33>Results:&nbsp;<a class=headline-hash href=#results-33>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithshrsi-mlirarithshrsiop><code>arith.shrsi</code> (::mlir::arith::ShRSIOp)&nbsp;<a class=headline-hash href=#arithshrsi-mlirarithshrsiop>¶</a></h3><p>signed integer right-shift</p><p>Syntax:</p><pre><code>operation ::= `arith.shrsi` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>The <code>shrsi</code> operation shifts an integer value to the right by a variable
amount. The integer is interpreted as signed. The high order bits in the
output are filled with copies of the most-significant bit of the shifted
value (which means that the sign of the value is preserved).</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>160</span> <span class=p>:</span> <span class=k>i8</span>               <span class=c>// %1 is 0b10100000
</span><span class=c></span><span class=nv>%2</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>3</span> <span class=p>:</span> <span class=k>i8</span>
<span class=nv>%3</span> <span class=p>=</span> arith<span class=p>.</span>shrsi <span class=nv>%1</span><span class=p>,</span> <span class=nv>%2</span> <span class=p>:</span> <span class=p>(</span><span class=k>i8</span><span class=p>,</span> <span class=k>i8</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=k>i8</span>   <span class=c>// %3 is 0b11110100
</span><span class=c></span><span class=nv>%4</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>96</span> <span class=p>:</span> <span class=k>i8</span>                   <span class=c>// %4 is 0b01100000
</span><span class=c></span><span class=nv>%5</span> <span class=p>=</span> arith<span class=p>.</span>shrsi <span class=nv>%4</span><span class=p>,</span> <span class=nv>%2</span> <span class=p>:</span> <span class=p>(</span><span class=k>i8</span><span class=p>,</span> <span class=k>i8</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=k>i8</span>   <span class=c>// %5 is 0b00001100
</span></code></pre></div><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-33>Operands:&nbsp;<a class=headline-hash href=#operands-33>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-34>Results:&nbsp;<a class=headline-hash href=#results-34>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithshrui-mlirarithshruiop><code>arith.shrui</code> (::mlir::arith::ShRUIOp)&nbsp;<a class=headline-hash href=#arithshrui-mlirarithshruiop>¶</a></h3><p>unsigned integer right-shift</p><p>Syntax:</p><pre><code>operation ::= `arith.shrui` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>The <code>shrui</code> operation shifts an integer value to the right by a variable
amount. The integer is interpreted as unsigned. The high order bits are
always filled with zeros.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>160</span> <span class=p>:</span> <span class=k>i8</span>               <span class=c>// %1 is 0b10100000
</span><span class=c></span><span class=nv>%2</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>3</span> <span class=p>:</span> <span class=k>i8</span>
<span class=nv>%3</span> <span class=p>=</span> arith<span class=p>.</span>shrui <span class=nv>%1</span><span class=p>,</span> <span class=nv>%2</span> <span class=p>:</span> <span class=p>(</span><span class=k>i8</span><span class=p>,</span> <span class=k>i8</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=k>i8</span>   <span class=c>// %3 is 0b00010100
</span></code></pre></div><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-34>Operands:&nbsp;<a class=headline-hash href=#operands-34>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-35>Results:&nbsp;<a class=headline-hash href=#results-35>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithsubf-mlirarithsubfop><code>arith.subf</code> (::mlir::arith::SubFOp)&nbsp;<a class=headline-hash href=#arithsubf-mlirarithsubfop>¶</a></h3><p>floating point subtraction operation</p><p>Syntax:</p><pre><code>operation ::= `arith.subf` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>The <code>subf</code> operation takes two operands and returns one result, each of
these is required to be the same type. This type may be a floating point
scalar type, a vector whose element type is a floating point type, or a
floating point tensor.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar subtraction.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>subf <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>f64</span>

<span class=c>// SIMD vector subtraction, e.g. for Intel SSE.
</span><span class=c></span><span class=nv>%f</span> <span class=p>=</span> arith<span class=p>.</span>subf <span class=nv>%g</span><span class=p>,</span> <span class=nv>%h</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>

<span class=c>// Tensor subtraction.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>subf <span class=nv>%y</span><span class=p>,</span> <span class=nv>%z</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>4x?x</span><span class=k>bf16</span><span class=p>&gt;</span>
</code></pre></div><p>TODO: In the distant future, this will accept optional attributes for fast
math, contraction, rounding mode, and other controls.</p><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-35>Operands:&nbsp;<a class=headline-hash href=#operands-35>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>floating-point-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results-36>Results:&nbsp;<a class=headline-hash href=#results-36>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>floating-point-like</td></tr></tbody></table><h3 id=arithsubi-mlirarithsubiop><code>arith.subi</code> (::mlir::arith::SubIOp)&nbsp;<a class=headline-hash href=#arithsubi-mlirarithsubiop>¶</a></h3><p>integer subtraction operation</p><p>Syntax:</p><pre><code>operation ::= `arith.subi` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>Traits: Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-36>Operands:&nbsp;<a class=headline-hash href=#operands-36>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-37>Results:&nbsp;<a class=headline-hash href=#results-37>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithtruncf-mlirarithtruncfop><code>arith.truncf</code> (::mlir::arith::TruncFOp)&nbsp;<a class=headline-hash href=#arithtruncf-mlirarithtruncfop>¶</a></h3><p>cast from floating-point to narrower floating-point</p><p>Syntax:</p><pre><code>operation ::= `arith.truncf` $in attr-dict `:` type($in) `to` type($out)
</code></pre><p>Truncate a floating-point value to a smaller floating-point-typed value.
The destination type must be strictly narrower than the source type.
If the value cannot be exactly represented, it is rounded using the default
rounding mode. When operating on vectors, casts elementwise.</p><p>Traits: Elementwise, SameOperandsAndResultShape, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: CastOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-37>Operands:&nbsp;<a class=headline-hash href=#operands-37>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>in</code></td><td>floating-point-like</td></tr></tbody></table><h4 id=results-38>Results:&nbsp;<a class=headline-hash href=#results-38>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>out</code></td><td>floating-point-like</td></tr></tbody></table><h3 id=arithtrunci-mlirarithtrunciop><code>arith.trunci</code> (::mlir::arith::TruncIOp)&nbsp;<a class=headline-hash href=#arithtrunci-mlirarithtrunciop>¶</a></h3><p>integer truncation operation</p><p>Syntax:</p><pre><code>operation ::= `arith.trunci` $in attr-dict `:` type($in) `to` type($out)
</code></pre><p>The integer truncation operation takes an integer input of
width M and an integer destination type of width N. The destination
bit-width must be smaller than the input bit-width (N &lt; M).
The top-most (N - M) bits of the input are discarded.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>  <span class=nv>%1</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>21</span> <span class=p>:</span> <span class=k>i5</span>     <span class=c>// %1 is 0b10101
</span><span class=c></span>  <span class=nv>%2</span> <span class=p>=</span> arith<span class=p>.</span>trunci <span class=nv>%1</span> <span class=p>:</span> <span class=k>i5</span> to <span class=k>i4</span> <span class=c>// %2 is 0b0101
</span><span class=c></span>  <span class=nv>%3</span> <span class=p>=</span> arith<span class=p>.</span>trunci <span class=nv>%1</span> <span class=p>:</span> <span class=k>i5</span> to <span class=k>i3</span> <span class=c>// %3 is 0b101
</span><span class=c></span>
  <span class=nv>%5</span> <span class=p>=</span> arith<span class=p>.</span>trunci <span class=nv>%0</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>2 x</span> <span class=k>i32</span><span class=p>&gt;</span> to <span class=kt>vector</span><span class=p>&lt;</span><span class=m>2 x</span> <span class=k>i16</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Elementwise, SameOperandsAndResultShape, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: CastOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-38>Operands:&nbsp;<a class=headline-hash href=#operands-38>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>in</code></td><td>signless-fixed-width-integer-like</td></tr></tbody></table><h4 id=results-39>Results:&nbsp;<a class=headline-hash href=#results-39>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>out</code></td><td>signless-fixed-width-integer-like</td></tr></tbody></table><h3 id=arithuitofp-mlirarithuitofpop><code>arith.uitofp</code> (::mlir::arith::UIToFPOp)&nbsp;<a class=headline-hash href=#arithuitofp-mlirarithuitofpop>¶</a></h3><p>cast from unsigned integer type to floating-point</p><p>Syntax:</p><pre><code>operation ::= `arith.uitofp` $in attr-dict `:` type($in) `to` type($out)
</code></pre><p>Cast from a value interpreted as unsigned integer to the corresponding
floating-point value. If the value cannot be exactly represented, it is
rounded using the default rounding mode. When operating on vectors, casts
elementwise.</p><p>Traits: Elementwise, SameOperandsAndResultShape, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: CastOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-39>Operands:&nbsp;<a class=headline-hash href=#operands-39>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>in</code></td><td>signless-fixed-width-integer-like</td></tr></tbody></table><h4 id=results-40>Results:&nbsp;<a class=headline-hash href=#results-40>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>out</code></td><td>floating-point-like</td></tr></tbody></table><h3 id=arithxori-mlirarithxoriop><code>arith.xori</code> (::mlir::arith::XOrIOp)&nbsp;<a class=headline-hash href=#arithxori-mlirarithxoriop>¶</a></h3><p>integer binary xor</p><p>Syntax:</p><pre><code>operation ::= `arith.xori` $lhs `,` $rhs attr-dict `:` type($result)
</code></pre><p>The <code>xori</code> operation takes two operands and returns one result, each of
these is required to be the same type. This type may be an integer scalar
type, a vector whose element type is integer, or a tensor of integers. It
has no standard attributes.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Scalar integer bitwise xor.
</span><span class=c></span><span class=nv>%a</span> <span class=p>=</span> arith<span class=p>.</span>xori <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span> <span class=p>:</span> <span class=k>i64</span>

<span class=c>// SIMD vector element-wise bitwise integer xor.
</span><span class=c></span><span class=nv>%f</span> <span class=p>=</span> arith<span class=p>.</span>xori <span class=nv>%g</span><span class=p>,</span> <span class=nv>%h</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

<span class=c>// Tensor element-wise bitwise integer xor.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>xori <span class=nv>%y</span><span class=p>,</span> <span class=nv>%z</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>4x?x</span><span class=k>i8</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Commutative, Elementwise, SameOperandsAndResultType, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-40>Operands:&nbsp;<a class=headline-hash href=#operands-40>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>signless-integer-like</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>signless-integer-like</td></tr></tbody></table><h4 id=results-41>Results:&nbsp;<a class=headline-hash href=#results-41>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>signless-integer-like</td></tr></tbody></table><h3 id=arithselect-mlirarithselectop><code>arith.select</code> (::mlir::arith::SelectOp)&nbsp;<a class=headline-hash href=#arithselect-mlirarithselectop>¶</a></h3><p>select operation</p><p>The <code>arith.select</code> operation chooses one value based on a binary condition
supplied as its first operand. If the value of the first operand is <code>1</code>,
the second operand is chosen, otherwise the third operand is chosen.
The second and the third operand must have the same type.</p><p>The operation applies to vectors and tensors elementwise given the <em>shape</em>
of all operands is identical. The choice is made for each element
individually based on the value at the same position as the element in the
condition operand. If an i1 is provided as the condition, the entire vector
or tensor is chosen.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Custom form of scalar selection.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> arith<span class=p>.</span>select <span class=nv>%cond</span><span class=p>,</span> <span class=nv>%true</span><span class=p>,</span> <span class=nv>%false</span> <span class=p>:</span> <span class=k>i32</span>

<span class=c>// Generic form of the same operation.
</span><span class=c></span><span class=nv>%x</span> <span class=p>=</span> <span class=s>&#34;arith.select&#34;</span><span class=p>(</span><span class=nv>%cond</span><span class=p>,</span> <span class=nv>%true</span><span class=p>,</span> <span class=nv>%false</span><span class=p>)</span> <span class=p>:</span> <span class=p>(</span><span class=k>i1</span><span class=p>,</span> <span class=k>i32</span><span class=p>,</span> <span class=k>i32</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=k>i32</span>

<span class=c>// Element-wise vector selection.
</span><span class=c></span><span class=nv>%vx</span> <span class=p>=</span> arith<span class=p>.</span>select <span class=nv>%vcond</span><span class=p>,</span> <span class=nv>%vtrue</span><span class=p>,</span> <span class=nv>%vfalse</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>42x</span><span class=k>i1</span><span class=p>&gt;,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>42x</span><span class=k>f32</span><span class=p>&gt;</span>

<span class=c>// Full vector selection.
</span><span class=c></span><span class=nv>%vx</span> <span class=p>=</span> arith<span class=p>.</span>select <span class=nv>%cond</span><span class=p>,</span> <span class=nv>%vtrue</span><span class=p>,</span> <span class=nv>%vfalse</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>42x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><p>Traits: Elementwise, Scalarizable, Tensorizable, Vectorizable</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VectorUnrollOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-41>Operands:&nbsp;<a class=headline-hash href=#operands-41>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>condition</code></td><td>bool-like</td></tr><tr><td style=text-align:center><code>true_value</code></td><td>any type</td></tr><tr><td style=text-align:center><code>false_value</code></td><td>any type</td></tr></tbody></table><h4 id=results-42>Results:&nbsp;<a class=headline-hash href=#results-42>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>any type</td></tr></tbody></table><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=/docs/Dialects/AMX/ title="'amx' Dialect"><i class="fas fa-arrow-left" aria-hidden=true></i>Prev - 'amx' Dialect</a>
<a class="nav nav-next" href=/docs/Dialects/ArmNeon/ title="'arm_neon' Dialect">Next - 'arm_neon' Dialect <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://mlir.llvm.org/>Home</a></li><li><a href=/pubs/>MLIR Related Publications</a></li><li><a href=/talks/>Talks</a></li><li><a href=/users/>Users of MLIR</a></li><li class=has-sub-menu><a href=/getting_started/>Getting Started<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/getting_started/Debugging/>Debugging Tips</a></li><li><a href=/getting_started/Faq/>FAQ</a></li><li><a href=/getting_started/Contributing/>How to Contribute</a></li><li><a href=/getting_started/DeveloperGuide/>Developer Guide</a></li><li><a href=/getting_started/openprojects/>Open Projects</a></li><li><a href=/getting_started/Glossary/>Glossary</a></li><li><a href=/getting_started/TestingGuide/>Testing Guide</a></li></ul></li><li class="parent has-sub-menu"><a href=/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=/docs/Bindings/>Bindings<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Bindings/Python/>MLIR Python Bindings</a></li></ul></li><li class=has-sub-menu><a href=/docs/Tools/>Tools<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tools/MLIRLSP/>MLIR : Language Server Protocol</a></li><li><a href=/docs/Tools/mlir-reduce/>MLIR Reduce</a></li></ul></li><li><a href=/docs/BufferDeallocationInternals/>Buffer Deallocation - Internals</a></li><li><a href=/docs/Bufferization/>Bufferization</a></li><li><a href=/docs/DataLayout/>Data Layout Modeling</a></li><li><a href=/docs/DebugActions/>Debug Actions</a></li><li><a href=/docs/AttributesAndTypes/>Defining Dialect Attributes and Types</a></li><li><a href=/docs/DefiningDialects/>Defining Dialects</a></li><li><a href=/docs/Diagnostics/>Diagnostic Infrastructure</a></li><li><a href=/docs/DialectConversion/>Dialect Conversion</a></li><li class="parent has-sub-menu"><a href=/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=/docs/Dialects/OpenACCDialect/>'acc' Dialect</a></li><li><a href=/docs/Dialects/Affine/>'affine' Dialect</a></li><li><a href=/docs/Dialects/AMX/>'amx' Dialect</a></li><li class=active><a href=/docs/Dialects/ArithmeticOps/>'arith' Dialect</a></li><li><a href=/docs/Dialects/ArmNeon/>'arm_neon' Dialect</a></li><li><a href=/docs/Dialects/ArmSVE/>'arm_sve' Dialect</a></li><li><a href=/docs/Dialects/AsyncDialect/>'async' Dialect</a></li><li><a href=/docs/Dialects/BufferizationOps/>'bufferization' Dialect</a></li><li><a href=/docs/Dialects/ControlFlowDialect/>'cf' Dialect</a></li><li><a href=/docs/Dialects/ComplexOps/>'complex' Dialect</a></li><li><a href=/docs/Dialects/DLTIDialect/>'dlti' Dialect</a></li><li><a href=/docs/Dialects/EmitC/>'emitc' Dialect</a></li><li><a href=/docs/Dialects/Func/>'func' Dialect</a></li><li><a href=/docs/Dialects/GPU/>'gpu' Dialect</a></li><li class=has-sub-menu><a href=/docs/Dialects/Linalg/>'linalg' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Dialects/Linalg/OpDSL/>Linalg OpDSL</a></li></ul></li><li><a href=/docs/Dialects/LLVM/>'llvm' Dialect</a></li><li><a href=/docs/Dialects/MathOps/>'math' Dialect</a></li><li><a href=/docs/Dialects/MemRef/>'memref' Dialect</a></li><li><a href=/docs/Dialects/MLProgramOps/>'ml_program' Dialect</a></li><li><a href=/docs/Dialects/NVGPU/>'nvgpu' Dialect</a></li><li><a href=/docs/Dialects/NVVMDialect/>'nvvm' Dialect</a></li><li><a href=/docs/Dialects/OpenMPDialect/>'omp' Dialect</a></li><li><a href=/docs/Dialects/PDLOps/>'pdl' Dialect</a></li><li><a href=/docs/Dialects/PDLInterpOps/>'pdl_interp' Dialect</a></li><li><a href=/docs/Dialects/QuantDialect/>'quant' Dialect</a></li><li><a href=/docs/Dialects/ROCDLDialect/>'rocdl' Dialect</a></li><li><a href=/docs/Dialects/SCFDialect/>'scf' Dialect</a></li><li><a href=/docs/Dialects/ShapeDialect/>'shape' Dialect</a></li><li><a href=/docs/Dialects/SparseTensorOps/>'sparse_tensor' Dialect</a></li><li><a href=/docs/Dialects/SPIR-V/>'spv' Dialect</a></li><li><a href=/docs/Dialects/TensorOps/>'tensor' Dialect</a></li><li><a href=/docs/Dialects/Vector/>'vector' Dialect</a></li><li><a href=/docs/Dialects/X86Vector/>'x86vector' Dialect</a></li><li><a href=/docs/Dialects/Builtin/>Builtin Dialect</a></li><li><a href=/docs/Dialects/TOSA/>Tensor Operator Set Architecture (TOSA) Dialect</a></li><li><a href=/docs/Dialects/Transform/>Transform Dialect</a></li></ul></li><li><a href=/docs/ExtensibleDialects/>Extensible dialects</a></li><li><a href=/docs/Interfaces/>Interfaces</a></li><li><a href=/docs/TargetLLVMIR/>LLVM IR Target</a></li><li><a href=/docs/CAPI/>MLIR C API</a></li><li><a href=/docs/LangRef/>MLIR Language Reference</a></li><li><a href=/docs/Canonicalization/>Operation Canonicalization</a></li><li><a href=/docs/OpDefinitions/>Operation Definition Specification (ODS)</a></li><li><a href=/docs/PassManagement/>Pass Infrastructure</a></li><li><a href=/docs/Passes/>Passes</a></li><li><a href=/docs/PatternRewriter/>Pattern Rewriting : Generic DAG-to-DAG Rewriting</a></li><li><a href=/docs/PDLL/>PDLL - PDL Language</a></li><li><a href=/docs/Quantization/>Quantization</a></li><li class=has-sub-menu><a href=/docs/Rationale/>Rationale<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Rationale/RationaleGenericDAGRewriter/>Generic DAG Rewriter Infrastructure Rationale</a></li><li><a href=/docs/Rationale/RationaleLinalgDialect/>Linalg Dialect Rationale: The Case For Compiler-Friendly Custom Operations</a></li><li><a href=/docs/Rationale/Rationale/>MLIR Rationale</a></li><li><a href=/docs/Rationale/MLIRForGraphAlgorithms/>MLIR: Incremental Application to Graph Algorithms in ML Frameworks</a></li><li><a href=/docs/Rationale/RationaleSimplifiedPolyhedralForm/>MLIR: The case for a simplified polyhedral form</a></li><li><a href=/docs/Rationale/UsageOfConst/>Usage of 'const' in MLIR, for core IR types</a></li></ul></li><li><a href=/docs/ShapeInference/>Shape Inference</a></li><li><a href=/docs/SPIRVToLLVMDialectConversion/>SPIR-V Dialect to LLVM Dialect conversion manual</a></li><li><a href=/docs/SymbolsAndSymbolTables/>Symbols and Symbol Tables</a></li><li><a href=/docs/DeclarativeRewrites/>Table-driven Declarative Rewrite Rule (DRR)</a></li><li><a href=/docs/Traits/>Traits</a></li><li class=has-sub-menu><a href=/docs/Tutorials/>Tutorials<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tutorials/CreatingADialect/>Creating a Dialect</a></li><li><a href=/docs/Tutorials/QuickstartRewrites/>Quickstart tutorial to adding MLIR graph rewrite</a></li><li class=has-sub-menu><a href=/docs/Tutorials/Toy/>Toy Tutorial<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tutorials/Toy/Ch-1/>Chapter 1: Toy Language and AST</a></li><li><a href=/docs/Tutorials/Toy/Ch-2/>Chapter 2: Emitting Basic MLIR</a></li><li><a href=/docs/Tutorials/Toy/Ch-3/>Chapter 3: High-level Language-Specific Analysis and Transformation</a></li><li><a href=/docs/Tutorials/Toy/Ch-4/>Chapter 4: Enabling Generic Transformation with Interfaces</a></li><li><a href=/docs/Tutorials/Toy/Ch-5/>Chapter 5: Partial Lowering to Lower-Level Dialects for Optimization</a></li><li><a href=/docs/Tutorials/Toy/Ch-6/>Chapter 6: Lowering to LLVM and CodeGeneration</a></li><li><a href=/docs/Tutorials/Toy/Ch-7/>Chapter 7: Adding a Composite Type to Toy</a></li></ul></li><li><a href=/docs/Tutorials/UnderstandingTheIRStructure/>Understanding the IR Structure</a></li><li><a href=/docs/Tutorials/DataFlowAnalysis/>Writing DataFlow Analyses in MLIR</a></li></ul></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i><i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>