[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  26434       tick       3648018       1645049       1593134       3648018 
      2  26434       tick       4936300       2328683       2306424       4936300 
      3  26434       tick       4929980       2324755       2302953       4929980 
      4  26434       tick       4930534       2325779       2304893       4930534 
      5  26434       tick       4924133       2321619       2301311       4924133 
      6  26434       tick       4931765       2326746       2311036       4931765 
      7  26434       tick       4937949       2328718       2298739       4937949 
      8  26434       tick       4939648       2328655       2310565       4939648 
      9  26434       tick       4930339       2325981       2309810       4930339 
     10  26434       tick       4935376       2326223       2297166       4935376 
     11  26434       tick       4924933       2322504       2306612       4924933 
     12  26434       tick       4925929       2322403       2298430       4925929 
     13  26434       tick       4929326       2325161       2302391       4929326 
     14  26434       tick       4931254       2324831       2307351       4931254 
     15  26434       tick       4936384       2326099       2304069       4936384 
     16  26434       tick       4941552       2328735       2312987       4941552 
     17  26434       tick       4938787       2328200       2308650       4938787 
     18  26434       tick       4935431       2327217       2304273       4935431 
     19  26434       tick       4934882       2326695       2307056       4934882 
     20  26434       exit       3298399       1555761       1543537       3298399 
