

================================================================
== Vivado HLS Report for 'padding2d_fix16_3'
================================================================
* Date:           Thu Nov  7 15:54:41 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.457|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1         |    ?|      ?|         ?|          -|          -|          ?|    no    |
        | + Loop 1.1      |    1|  65536|         1|          -|          -| 1 ~ 65536 |    no    |
        | + Loop 1.2      |    ?|      ?|         ?|          -|          -|          ?|    no    |
        |  ++ Loop 1.2.1  |    2|      2|         1|          -|          -|          2|    no    |
        |  ++ Loop 1.2.2  |    ?|      ?|         2|          -|          -|          ?|    no    |
        | + Loop 1.3      |    3|  65538|         1|          -|          -| 3 ~ 65538 |    no    |
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond1)
4 --> 
	4  / (tmp_s)
	5  / (!tmp_s)
5 --> 
	6  / (!exitcond2)
	9  / (exitcond2)
6 --> 
	6  / (!exitcond3)
	7  / (exitcond3)
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	7  / true
9 --> 
	9  / (tmp_53)
	3  / (!tmp_53)

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.45>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/padding2d.cpp:6]   --->   Operation 10 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/padding2d.cpp:6]   --->   Operation 11 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.07ns)   --->   "%tmp = add i16 2, %input_width_read" [layers_c/padding2d.cpp:12]   --->   Operation 12 'add' 'tmp' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_42 = mul i16 %input_height_read, %tmp" [layers_c/padding2d.cpp:12]   --->   Operation 13 'mul' 'tmp_42' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)" [layers_c/padding2d.cpp:6]   --->   Operation 14 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_11 = shl i16 %input_width_read, 1" [layers_c/padding2d.cpp:18]   --->   Operation 15 'shl' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_41 = mul i16 %input_width_read, %input_height_read" [layers_c/padding2d.cpp:12]   --->   Operation 16 'mul' 'tmp_41' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 17 [1/1] (2.07ns)   --->   "%tmp_43 = add i16 1, %input_width_read" [layers_c/padding2d.cpp:6]   --->   Operation 17 'add' 'tmp_43' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i16 %input_width_read to i17" [layers_c/padding2d.cpp:13]   --->   Operation 18 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.07ns)   --->   "%tmp_45 = add i17 1, %tmp_44_cast" [layers_c/padding2d.cpp:13]   --->   Operation 19 'add' 'tmp_45' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.07ns)   --->   "%tmp_46 = add i16 3, %input_width_read" [layers_c/padding2d.cpp:6]   --->   Operation 20 'add' 'tmp_46' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.07ns)   --->   "%tmp_47 = add i17 3, %tmp_44_cast" [layers_c/padding2d.cpp:32]   --->   Operation 21 'add' 'tmp_47' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i16 %tmp_43, %tmp_42" [layers_c/padding2d.cpp:12]   --->   Operation 22 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_13 = add i16 %tmp3, %tmp_46" [layers_c/padding2d.cpp:12]   --->   Operation 23 'add' 'tmp_13' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i16 4, %tmp_42" [layers_c/padding2d.cpp:12]   --->   Operation 24 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_14 = add i16 %tmp4, %tmp_11" [layers_c/padding2d.cpp:12]   --->   Operation 25 'add' 'tmp_14' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [layers_c/padding2d.cpp:12]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvars_iv = phi i16 [ %indvars_iv_next, %13 ], [ %tmp_46, %0 ]" [layers_c/padding2d.cpp:12]   --->   Operation 27 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i16 [ %indvars_iv_next1, %13 ], [ %tmp_43, %0 ]" [layers_c/padding2d.cpp:12]   --->   Operation 28 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%o_count = phi i16 [ %tmp_52, %13 ], [ 0, %0 ]" [layers_c/padding2d.cpp:15]   --->   Operation 29 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i_count = phi i16 [ %i_count_3, %13 ], [ 0, %0 ]"   --->   Operation 30 'phi' 'i_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%depth = phi i16 [ %depth_1, %13 ], [ 0, %0 ]"   --->   Operation 31 'phi' 'depth' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %depth, %input_depth_read" [layers_c/padding2d.cpp:12]   --->   Operation 32 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.07ns)   --->   "%depth_1 = add i16 %depth, 1" [layers_c/padding2d.cpp:12]   --->   Operation 33 'add' 'depth_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %14, label %.preheader17.preheader" [layers_c/padding2d.cpp:12]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader17" [layers_c/padding2d.cpp:13]   --->   Operation 35 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 36 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%o_count_1 = phi i16 [ %tmp_49, %2 ], [ %o_count, %.preheader17.preheader ]" [layers_c/padding2d.cpp:15]   --->   Operation 37 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i16 [ %i_1, %2 ], [ 0, %.preheader17.preheader ]"   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i16 %i to i17" [layers_c/padding2d.cpp:13]   --->   Operation 39 'zext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.43ns)   --->   "%tmp_s = icmp ult i17 %tmp_48_cast, %tmp_45" [layers_c/padding2d.cpp:13]   --->   Operation 40 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 65536, i64 0)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.07ns)   --->   "%i_1 = add i16 %i, 1" [layers_c/padding2d.cpp:13]   --->   Operation 42 'add' 'i_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %3" [layers_c/padding2d.cpp:13]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_48 = zext i16 %o_count_1 to i64" [layers_c/padding2d.cpp:14]   --->   Operation 44 'zext' 'tmp_48' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_48" [layers_c/padding2d.cpp:14]   --->   Operation 45 'getelementptr' 'output_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:14]   --->   Operation 46 'store' <Predicate = (tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 47 [1/1] (2.07ns)   --->   "%tmp_49 = add i16 %o_count_1, 1" [layers_c/padding2d.cpp:15]   --->   Operation 47 'add' 'tmp_49' <Predicate = (tmp_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader17" [layers_c/padding2d.cpp:13]   --->   Operation 48 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %o_count, 3" [layers_c/padding2d.cpp:18]   --->   Operation 49 'add' 'tmp1' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_50 = add i16 %tmp1, %tmp_11" [layers_c/padding2d.cpp:18]   --->   Operation 50 'add' 'tmp_50' <Predicate = (!tmp_s)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [1/1] (2.07ns)   --->   "%i_count_3 = add i16 %tmp_41, %i_count" [layers_c/padding2d.cpp:27]   --->   Operation 51 'add' 'i_count_3' <Predicate = (!tmp_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i16 %tmp_43, %o_count" [layers_c/padding2d.cpp:18]   --->   Operation 52 'add' 'tmp2' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_51 = add i16 %tmp2, %tmp_42" [layers_c/padding2d.cpp:18]   --->   Operation 53 'add' 'tmp_51' <Predicate = (!tmp_s)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "br label %4" [layers_c/padding2d.cpp:18]   --->   Operation 54 'br' <Predicate = (!tmp_s)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.42>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%o_count_6 = phi i16 [ %indvars_iv_next2, %9 ], [ %indvars_iv, %3 ]" [layers_c/padding2d.cpp:12]   --->   Operation 55 'phi' 'o_count_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%indvars_iv8 = phi i16 [ %indvars_iv_next9, %9 ], [ %tmp_50, %3 ]" [layers_c/padding2d.cpp:18]   --->   Operation 56 'phi' 'indvars_iv8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%o_count_2 = phi i16 [ %tmp_56, %9 ], [ %indvars_iv2, %3 ]" [layers_c/padding2d.cpp:15]   --->   Operation 57 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%i_count_1 = phi i16 [ %tmp_55, %9 ], [ %i_count, %3 ]" [layers_c/padding2d.cpp:27]   --->   Operation 58 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%height = phi i16 [ %height_1, %9 ], [ 0, %3 ]"   --->   Operation 59 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %height, %input_height_read" [layers_c/padding2d.cpp:18]   --->   Operation 60 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.07ns)   --->   "%height_1 = add i16 %height, 1" [layers_c/padding2d.cpp:18]   --->   Operation 61 'add' 'height_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %10, label %.preheader.preheader" [layers_c/padding2d.cpp:18]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:20]   --->   Operation 63 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_5 : Operation 64 [1/1] (2.07ns)   --->   "%tmp_52 = add i16 %tmp_51, %tmp_46" [layers_c/padding2d.cpp:15]   --->   Operation 64 'add' 'tmp_52' <Predicate = (exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.76ns)   --->   "br label %11" [layers_c/padding2d.cpp:32]   --->   Operation 65 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%o_count_3 = phi i16 [ %o_count_8, %5 ], [ %o_count_2, %.preheader.preheader ]"   --->   Operation 66 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %o_count_3, %o_count_6" [layers_c/padding2d.cpp:20]   --->   Operation 67 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 68 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %6, label %5" [layers_c/padding2d.cpp:20]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_57 = zext i16 %o_count_3 to i64" [layers_c/padding2d.cpp:21]   --->   Operation 70 'zext' 'tmp_57' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_57" [layers_c/padding2d.cpp:21]   --->   Operation 71 'getelementptr' 'output_addr_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_4, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 72 'store' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 73 [1/1] (2.07ns)   --->   "%o_count_8 = add i16 %o_count_3, 1" [layers_c/padding2d.cpp:22]   --->   Operation 73 'add' 'o_count_8' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:20]   --->   Operation 74 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (2.07ns)   --->   "%tmp_55 = add i16 %i_count_1, %input_width_read" [layers_c/padding2d.cpp:27]   --->   Operation 75 'add' 'tmp_55' <Predicate = (exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (2.07ns)   --->   "%tmp_56 = add i16 %tmp, %o_count_2" [layers_c/padding2d.cpp:15]   --->   Operation 76 'add' 'tmp_56' <Predicate = (exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.76ns)   --->   "br label %7" [layers_c/padding2d.cpp:25]   --->   Operation 77 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%o_count_4 = phi i16 [ %o_count_6, %6 ], [ %o_count_9, %8 ]"   --->   Operation 78 'phi' 'o_count_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%i_count_2 = phi i16 [ %i_count_1, %6 ], [ %tmp_60, %8 ]" [layers_c/padding2d.cpp:27]   --->   Operation 79 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %o_count_4, %indvars_iv8" [layers_c/padding2d.cpp:25]   --->   Operation 80 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %8" [layers_c/padding2d.cpp:25]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_58 = zext i16 %i_count_2 to i64" [layers_c/padding2d.cpp:26]   --->   Operation 82 'zext' 'tmp_58' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [3136 x i16]* %input_r, i64 0, i64 %tmp_58" [layers_c/padding2d.cpp:26]   --->   Operation 83 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:26]   --->   Operation 84 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 85 [1/1] (2.07ns)   --->   "%tmp_60 = add i16 %i_count_2, 1" [layers_c/padding2d.cpp:27]   --->   Operation 85 'add' 'tmp_60' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (2.07ns)   --->   "%indvars_iv_next2 = add i16 %tmp, %o_count_6" [layers_c/padding2d.cpp:18]   --->   Operation 86 'add' 'indvars_iv_next2' <Predicate = (exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (2.07ns)   --->   "%indvars_iv_next9 = add i16 %tmp, %indvars_iv8" [layers_c/padding2d.cpp:18]   --->   Operation 87 'add' 'indvars_iv_next9' <Predicate = (exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "br label %4" [layers_c/padding2d.cpp:18]   --->   Operation 88 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 89 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:26]   --->   Operation 89 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_59 = zext i16 %o_count_4 to i64" [layers_c/padding2d.cpp:26]   --->   Operation 90 'zext' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_59" [layers_c/padding2d.cpp:26]   --->   Operation 91 'getelementptr' 'output_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_6, align 2" [layers_c/padding2d.cpp:26]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 93 [1/1] (2.07ns)   --->   "%o_count_9 = add i16 %o_count_4, 1" [layers_c/padding2d.cpp:28]   --->   Operation 93 'add' 'o_count_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "br label %7" [layers_c/padding2d.cpp:25]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%o_count_5 = phi i16 [ %tmp_51, %10 ], [ %o_count_7, %12 ]"   --->   Operation 95 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%i2 = phi i16 [ 0, %10 ], [ %i_2, %12 ]"   --->   Operation 96 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_57_cast = zext i16 %i2 to i17" [layers_c/padding2d.cpp:32]   --->   Operation 97 'zext' 'tmp_57_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (2.43ns)   --->   "%tmp_53 = icmp ult i17 %tmp_57_cast, %tmp_47" [layers_c/padding2d.cpp:32]   --->   Operation 98 'icmp' 'tmp_53' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 65538, i64 0)"   --->   Operation 99 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (2.07ns)   --->   "%i_2 = add i16 %i2, 1" [layers_c/padding2d.cpp:32]   --->   Operation 100 'add' 'i_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_53, label %12, label %13" [layers_c/padding2d.cpp:32]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_54 = zext i16 %o_count_5 to i64" [layers_c/padding2d.cpp:33]   --->   Operation 102 'zext' 'tmp_54' <Predicate = (tmp_53)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_54" [layers_c/padding2d.cpp:33]   --->   Operation 103 'getelementptr' 'output_addr_5' <Predicate = (tmp_53)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_5, align 2" [layers_c/padding2d.cpp:33]   --->   Operation 104 'store' <Predicate = (tmp_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 105 [1/1] (2.07ns)   --->   "%o_count_7 = add i16 %o_count_5, 1" [layers_c/padding2d.cpp:34]   --->   Operation 105 'add' 'o_count_7' <Predicate = (tmp_53)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br label %11" [layers_c/padding2d.cpp:32]   --->   Operation 106 'br' <Predicate = (tmp_53)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (2.07ns)   --->   "%indvars_iv_next1 = add i16 %indvars_iv2, %tmp_13" [layers_c/padding2d.cpp:12]   --->   Operation 107 'add' 'indvars_iv_next1' <Predicate = (!tmp_53)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (2.07ns)   --->   "%indvars_iv_next = add i16 %indvars_iv, %tmp_14" [layers_c/padding2d.cpp:12]   --->   Operation 108 'add' 'indvars_iv_next' <Predicate = (!tmp_53)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "br label %1" [layers_c/padding2d.cpp:12]   --->   Operation 109 'br' <Predicate = (!tmp_53)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_width_read  (read             ) [ 0011111111]
input_height_read (read             ) [ 0011111111]
tmp               (add              ) [ 0011111111]
tmp_42            (mul              ) [ 0011111111]
input_depth_read  (read             ) [ 0001111111]
tmp_11            (shl              ) [ 0001111111]
tmp_41            (mul              ) [ 0001111111]
tmp_43            (add              ) [ 0011111111]
tmp_44_cast       (zext             ) [ 0000000000]
tmp_45            (add              ) [ 0001111111]
tmp_46            (add              ) [ 0011111111]
tmp_47            (add              ) [ 0001111111]
tmp3              (add              ) [ 0000000000]
tmp_13            (add              ) [ 0001111111]
tmp4              (add              ) [ 0000000000]
tmp_14            (add              ) [ 0001111111]
StgValue_26       (br               ) [ 0011111111]
indvars_iv        (phi              ) [ 0001111111]
indvars_iv2       (phi              ) [ 0001111111]
o_count           (phi              ) [ 0001100000]
i_count           (phi              ) [ 0001111110]
depth             (phi              ) [ 0001000000]
exitcond1         (icmp             ) [ 0001111111]
depth_1           (add              ) [ 0011111111]
StgValue_34       (br               ) [ 0000000000]
StgValue_35       (br               ) [ 0001111111]
StgValue_36       (ret              ) [ 0000000000]
o_count_1         (phi              ) [ 0000100000]
i                 (phi              ) [ 0000100000]
tmp_48_cast       (zext             ) [ 0000000000]
tmp_s             (icmp             ) [ 0001111111]
empty             (speclooptripcount) [ 0000000000]
i_1               (add              ) [ 0001111111]
StgValue_43       (br               ) [ 0000000000]
tmp_48            (zext             ) [ 0000000000]
output_addr       (getelementptr    ) [ 0000000000]
StgValue_46       (store            ) [ 0000000000]
tmp_49            (add              ) [ 0001111111]
StgValue_48       (br               ) [ 0001111111]
tmp1              (add              ) [ 0000000000]
tmp_50            (add              ) [ 0001111111]
i_count_3         (add              ) [ 0011011111]
tmp2              (add              ) [ 0000000000]
tmp_51            (add              ) [ 0000011111]
StgValue_54       (br               ) [ 0001111111]
o_count_6         (phi              ) [ 0000011110]
indvars_iv8       (phi              ) [ 0000011110]
o_count_2         (phi              ) [ 0000011000]
i_count_1         (phi              ) [ 0000011110]
height            (phi              ) [ 0000010000]
exitcond2         (icmp             ) [ 0001111111]
height_1          (add              ) [ 0001111111]
StgValue_62       (br               ) [ 0000000000]
StgValue_63       (br               ) [ 0001111111]
tmp_52            (add              ) [ 0011000001]
StgValue_65       (br               ) [ 0001111111]
o_count_3         (phi              ) [ 0000001000]
exitcond3         (icmp             ) [ 0001111111]
empty_14          (speclooptripcount) [ 0000000000]
StgValue_69       (br               ) [ 0000000000]
tmp_57            (zext             ) [ 0000000000]
output_addr_4     (getelementptr    ) [ 0000000000]
StgValue_72       (store            ) [ 0000000000]
o_count_8         (add              ) [ 0001111111]
StgValue_74       (br               ) [ 0001111111]
tmp_55            (add              ) [ 0001110111]
tmp_56            (add              ) [ 0001110111]
StgValue_77       (br               ) [ 0001111111]
o_count_4         (phi              ) [ 0000000110]
i_count_2         (phi              ) [ 0000000100]
exitcond          (icmp             ) [ 0001111111]
StgValue_81       (br               ) [ 0000000000]
tmp_58            (zext             ) [ 0000000000]
input_addr        (getelementptr    ) [ 0000000010]
tmp_60            (add              ) [ 0001111111]
indvars_iv_next2  (add              ) [ 0001111111]
indvars_iv_next9  (add              ) [ 0001111111]
StgValue_88       (br               ) [ 0001111111]
input_load        (load             ) [ 0000000000]
tmp_59            (zext             ) [ 0000000000]
output_addr_6     (getelementptr    ) [ 0000000000]
StgValue_92       (store            ) [ 0000000000]
o_count_9         (add              ) [ 0001111111]
StgValue_94       (br               ) [ 0001111111]
o_count_5         (phi              ) [ 0000000001]
i2                (phi              ) [ 0000000001]
tmp_57_cast       (zext             ) [ 0000000000]
tmp_53            (icmp             ) [ 0001111111]
empty_15          (speclooptripcount) [ 0000000000]
i_2               (add              ) [ 0001111111]
StgValue_101      (br               ) [ 0000000000]
tmp_54            (zext             ) [ 0000000000]
output_addr_5     (getelementptr    ) [ 0000000000]
StgValue_104      (store            ) [ 0000000000]
o_count_7         (add              ) [ 0001111111]
StgValue_106      (br               ) [ 0001111111]
indvars_iv_next1  (add              ) [ 0011111111]
indvars_iv_next   (add              ) [ 0011111111]
StgValue_109      (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="input_width_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="input_height_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="input_depth_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="output_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="16" slack="0"/>
<pin id="62" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="12" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/4 StgValue_72/6 StgValue_92/8 StgValue_104/9 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_addr_4_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="16" slack="0"/>
<pin id="76" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_4/6 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="16" slack="0"/>
<pin id="84" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="12" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="93" class="1004" name="output_addr_6_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="16" slack="0"/>
<pin id="97" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_6/8 "/>
</bind>
</comp>

<comp id="102" class="1004" name="output_addr_5_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_5/9 "/>
</bind>
</comp>

<comp id="110" class="1005" name="indvars_iv_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="2"/>
<pin id="112" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvars_iv_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="16" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="indvars_iv2_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="2"/>
<pin id="122" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv2 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="indvars_iv2_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="16" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv2/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="o_count_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="1"/>
<pin id="132" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="o_count_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_count_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="1"/>
<pin id="144" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_count (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_count_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="depth_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="1"/>
<pin id="156" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="depth (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="depth_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth/3 "/>
</bind>
</comp>

<comp id="165" class="1005" name="o_count_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="167" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="o_count_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="16" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="1"/>
<pin id="177" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="o_count_6_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_6 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="o_count_6_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="16" slack="2"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_6/5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="indvars_iv8_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="2"/>
<pin id="199" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv8 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvars_iv8_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="16" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv8/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="o_count_2_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="1"/>
<pin id="209" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="o_count_2_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="16" slack="2"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/5 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_count_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_count_1_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="16" slack="2"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="height_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="1"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="height_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/5 "/>
</bind>
</comp>

<comp id="240" class="1005" name="o_count_3_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="242" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="o_count_3_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="16" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/6 "/>
</bind>
</comp>

<comp id="250" class="1005" name="o_count_4_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_4 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="o_count_4_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="2"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="16" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_4/7 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_count_2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="263" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_count_2_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="2"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="16" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/7 "/>
</bind>
</comp>

<comp id="271" class="1005" name="o_count_5_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="273" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="o_count_5_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="2"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/9 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i2_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="1"/>
<pin id="282" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="i2_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="16" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="0"/>
<pin id="294" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_11_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_43_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="1"/>
<pin id="305" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_44_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="1"/>
<pin id="309" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_45_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_46_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="1"/>
<pin id="319" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_47_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="0"/>
<pin id="324" dir="1" index="2" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="1"/>
<pin id="330" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_13_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp4_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="1"/>
<pin id="341" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_14_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="0"/>
<pin id="346" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="exitcond1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="1"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="depth_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_48_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_cast/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="17" slack="2"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_48_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_49_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_50_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="2"/>
<pin id="395" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_count_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="2"/>
<pin id="399" dir="0" index="1" bw="16" slack="1"/>
<pin id="400" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_count_3/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="2"/>
<pin id="404" dir="0" index="1" bw="16" slack="1"/>
<pin id="405" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_51_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="16" slack="3"/>
<pin id="410" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="exitcond2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="4"/>
<pin id="415" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="height_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_1/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_52_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="1"/>
<pin id="425" dir="0" index="1" bw="16" slack="3"/>
<pin id="426" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="exitcond3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="1"/>
<pin id="430" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_57_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="o_count_8_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_8/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_55_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="0" index="1" bw="16" slack="5"/>
<pin id="447" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_55/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_56_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="5"/>
<pin id="451" dir="0" index="1" bw="16" slack="1"/>
<pin id="452" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="exitcond_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="2"/>
<pin id="457" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_58_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_60_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_60/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="indvars_iv_next2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="6"/>
<pin id="473" dir="0" index="1" bw="16" slack="2"/>
<pin id="474" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="indvars_iv_next9_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="6"/>
<pin id="478" dir="0" index="1" bw="16" slack="2"/>
<pin id="479" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next9/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_59_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="o_count_9_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="1"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_9/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_57_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57_cast/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_53_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="17" slack="4"/>
<pin id="499" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="i_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_54_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="o_count_7_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_7/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="indvars_iv_next1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="3"/>
<pin id="520" dir="0" index="1" bw="16" slack="4"/>
<pin id="521" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next1/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="indvars_iv_next_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="3"/>
<pin id="525" dir="0" index="1" bw="16" slack="4"/>
<pin id="526" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/9 "/>
</bind>
</comp>

<comp id="528" class="1007" name="tmp_42_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="534" class="1007" name="tmp_41_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="1"/>
<pin id="536" dir="0" index="1" bw="16" slack="1"/>
<pin id="537" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="input_width_read_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="1"/>
<pin id="540" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="548" class="1005" name="input_height_read_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="1"/>
<pin id="550" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_height_read "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="5"/>
<pin id="556" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_42_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="1"/>
<pin id="563" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="568" class="1005" name="input_depth_read_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="1"/>
<pin id="570" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_depth_read "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_11_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="2"/>
<pin id="575" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_41_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="2"/>
<pin id="580" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp_43_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="1"/>
<pin id="585" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_45_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="17" slack="2"/>
<pin id="591" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_46_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="1"/>
<pin id="596" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_47_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="17" slack="4"/>
<pin id="602" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_13_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="4"/>
<pin id="607" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_14_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="4"/>
<pin id="612" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="618" class="1005" name="depth_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="depth_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="i_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="0"/>
<pin id="628" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_49_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_50_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="641" class="1005" name="i_count_3_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="1"/>
<pin id="643" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_count_3 "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_51_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="1"/>
<pin id="648" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="655" class="1005" name="height_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="0"/>
<pin id="657" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="height_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_52_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="1"/>
<pin id="662" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="668" class="1005" name="o_count_8_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="o_count_8 "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_55_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="1"/>
<pin id="675" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_56_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="1"/>
<pin id="680" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="686" class="1005" name="input_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="12" slack="1"/>
<pin id="688" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_60_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="0"/>
<pin id="693" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="696" class="1005" name="indvars_iv_next2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="1"/>
<pin id="698" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="indvars_iv_next9_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="1"/>
<pin id="703" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next9 "/>
</bind>
</comp>

<comp id="706" class="1005" name="o_count_9_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="1"/>
<pin id="708" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_9 "/>
</bind>
</comp>

<comp id="714" class="1005" name="i_2_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="0"/>
<pin id="716" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="719" class="1005" name="o_count_7_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="0"/>
<pin id="721" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="o_count_7 "/>
</bind>
</comp>

<comp id="724" class="1005" name="indvars_iv_next1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="1"/>
<pin id="726" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="indvars_iv_next_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="1"/>
<pin id="731" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="71"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="72" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="87" pin="3"/><net_sink comp="65" pin=1"/></net>

<net id="101"><net_src comp="93" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="119"><net_src comp="113" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="129"><net_src comp="123" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="174"><net_src comp="130" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="195"><net_src comp="110" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="206"><net_src comp="200" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="216"><net_src comp="120" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="227"><net_src comp="142" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="249"><net_src comp="207" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="259"><net_src comp="186" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="253" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="270"><net_src comp="218" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="40" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="307" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="302" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="316" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="22" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="297" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="158" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="158" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="179" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="179" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="14" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="168" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="384"><net_src comp="168" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="130" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="18" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="142" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="130" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="233" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="233" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="14" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="431"><net_src comp="243" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="186" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="243" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="442"><net_src comp="243" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="14" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="218" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="207" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="253" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="197" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="264" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="469"><net_src comp="264" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="14" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="186" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="197" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="250" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="490"><net_src comp="250" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="14" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="284" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="284" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="14" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="274" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="516"><net_src comp="274" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="14" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="120" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="110" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="46" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="291" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="541"><net_src comp="40" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="545"><net_src comp="538" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="551"><net_src comp="46" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="557"><net_src comp="291" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="564"><net_src comp="528" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="571"><net_src comp="52" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="576"><net_src comp="297" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="581"><net_src comp="534" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="586"><net_src comp="302" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="592"><net_src comp="310" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="597"><net_src comp="316" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="603"><net_src comp="321" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="608"><net_src comp="332" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="613"><net_src comp="343" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="621"><net_src comp="354" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="629"><net_src comp="369" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="634"><net_src comp="380" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="639"><net_src comp="392" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="644"><net_src comp="397" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="649"><net_src comp="407" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="658"><net_src comp="417" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="663"><net_src comp="423" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="671"><net_src comp="438" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="676"><net_src comp="444" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="681"><net_src comp="449" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="689"><net_src comp="80" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="694"><net_src comp="465" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="699"><net_src comp="471" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="704"><net_src comp="476" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="709"><net_src comp="486" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="717"><net_src comp="501" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="722"><net_src comp="512" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="727"><net_src comp="518" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="732"><net_src comp="523" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 6 8 9 }
 - Input state : 
	Port: padding2d_fix16.3 : input_depth | {2 }
	Port: padding2d_fix16.3 : input_height | {1 }
	Port: padding2d_fix16.3 : input_width | {1 }
	Port: padding2d_fix16.3 : input_r | {7 8 }
  - Chain level:
	State 1
		tmp_42 : 1
	State 2
		tmp_45 : 1
		tmp_47 : 1
		tmp3 : 1
		tmp_13 : 2
		tmp_14 : 1
	State 3
		exitcond1 : 1
		depth_1 : 1
		StgValue_34 : 2
	State 4
		tmp_48_cast : 1
		tmp_s : 2
		i_1 : 1
		StgValue_43 : 3
		tmp_48 : 1
		output_addr : 2
		StgValue_46 : 3
		tmp_49 : 1
		tmp_50 : 1
		tmp_51 : 1
	State 5
		exitcond2 : 1
		height_1 : 1
		StgValue_62 : 2
	State 6
		exitcond3 : 1
		StgValue_69 : 2
		tmp_57 : 1
		output_addr_4 : 2
		StgValue_72 : 3
		o_count_8 : 1
	State 7
		exitcond : 1
		StgValue_81 : 2
		tmp_58 : 1
		input_addr : 2
		input_load : 3
		tmp_60 : 1
	State 8
		output_addr_6 : 1
		StgValue_92 : 2
	State 9
		tmp_57_cast : 1
		tmp_53 : 2
		i_2 : 1
		StgValue_101 : 3
		tmp_54 : 1
		output_addr_5 : 2
		StgValue_104 : 3
		o_count_7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_291          |    0    |    0    |    23   |
|          |         tmp_43_fu_302        |    0    |    0    |    23   |
|          |         tmp_45_fu_310        |    0    |    0    |    23   |
|          |         tmp_46_fu_316        |    0    |    0    |    23   |
|          |         tmp_47_fu_321        |    0    |    0    |    23   |
|          |          tmp3_fu_327         |    0    |    0    |    16   |
|          |         tmp_13_fu_332        |    0    |    0    |    16   |
|          |          tmp4_fu_338         |    0    |    0    |    16   |
|          |         tmp_14_fu_343        |    0    |    0    |    16   |
|          |        depth_1_fu_354        |    0    |    0    |    23   |
|          |          i_1_fu_369          |    0    |    0    |    23   |
|          |         tmp_49_fu_380        |    0    |    0    |    23   |
|          |          tmp1_fu_386         |    0    |    0    |    16   |
|          |         tmp_50_fu_392        |    0    |    0    |    16   |
|    add   |       i_count_3_fu_397       |    0    |    0    |    23   |
|          |          tmp2_fu_402         |    0    |    0    |    16   |
|          |         tmp_51_fu_407        |    0    |    0    |    16   |
|          |        height_1_fu_417       |    0    |    0    |    23   |
|          |         tmp_52_fu_423        |    0    |    0    |    23   |
|          |       o_count_8_fu_438       |    0    |    0    |    23   |
|          |         tmp_55_fu_444        |    0    |    0    |    23   |
|          |         tmp_56_fu_449        |    0    |    0    |    23   |
|          |         tmp_60_fu_465        |    0    |    0    |    23   |
|          |    indvars_iv_next2_fu_471   |    0    |    0    |    23   |
|          |    indvars_iv_next9_fu_476   |    0    |    0    |    23   |
|          |       o_count_9_fu_486       |    0    |    0    |    23   |
|          |          i_2_fu_501          |    0    |    0    |    23   |
|          |       o_count_7_fu_512       |    0    |    0    |    23   |
|          |    indvars_iv_next1_fu_518   |    0    |    0    |    23   |
|          |    indvars_iv_next_fu_523    |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_349       |    0    |    0    |    13   |
|          |         tmp_s_fu_364         |    0    |    0    |    18   |
|   icmp   |       exitcond2_fu_412       |    0    |    0    |    13   |
|          |       exitcond3_fu_427       |    0    |    0    |    13   |
|          |        exitcond_fu_454       |    0    |    0    |    13   |
|          |         tmp_53_fu_496        |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_42_fu_528        |    1    |    0    |    0    |
|          |         tmp_41_fu_534        |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  input_width_read_read_fu_40 |    0    |    0    |    0    |
|   read   | input_height_read_read_fu_46 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_52 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_11_fu_297        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_44_cast_fu_307      |    0    |    0    |    0    |
|          |      tmp_48_cast_fu_360      |    0    |    0    |    0    |
|          |         tmp_48_fu_375        |    0    |    0    |    0    |
|   zext   |         tmp_57_fu_433        |    0    |    0    |    0    |
|          |         tmp_58_fu_460        |    0    |    0    |    0    |
|          |         tmp_59_fu_481        |    0    |    0    |    0    |
|          |      tmp_57_cast_fu_492      |    0    |    0    |    0    |
|          |         tmp_54_fu_507        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |    0    |   722   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     depth_1_reg_618     |   16   |
|      depth_reg_154      |   16   |
|     height_1_reg_655    |   16   |
|      height_reg_229     |   16   |
|        i2_reg_280       |   16   |
|       i_1_reg_626       |   16   |
|       i_2_reg_714       |   16   |
|    i_count_1_reg_218    |   16   |
|    i_count_2_reg_261    |   16   |
|    i_count_3_reg_641    |   16   |
|     i_count_reg_142     |   16   |
|        i_reg_175        |   16   |
|   indvars_iv2_reg_120   |   16   |
|   indvars_iv8_reg_197   |   16   |
| indvars_iv_next1_reg_724|   16   |
| indvars_iv_next2_reg_696|   16   |
| indvars_iv_next9_reg_701|   16   |
| indvars_iv_next_reg_729 |   16   |
|    indvars_iv_reg_110   |   16   |
|    input_addr_reg_686   |   12   |
| input_depth_read_reg_568|   16   |
|input_height_read_reg_548|   16   |
| input_width_read_reg_538|   16   |
|    o_count_1_reg_165    |   16   |
|    o_count_2_reg_207    |   16   |
|    o_count_3_reg_240    |   16   |
|    o_count_4_reg_250    |   16   |
|    o_count_5_reg_271    |   16   |
|    o_count_6_reg_186    |   16   |
|    o_count_7_reg_719    |   16   |
|    o_count_8_reg_668    |   16   |
|    o_count_9_reg_706    |   16   |
|     o_count_reg_130     |   16   |
|      tmp_11_reg_573     |   16   |
|      tmp_13_reg_605     |   16   |
|      tmp_14_reg_610     |   16   |
|      tmp_41_reg_578     |   16   |
|      tmp_42_reg_561     |   16   |
|      tmp_43_reg_583     |   16   |
|      tmp_45_reg_589     |   17   |
|      tmp_46_reg_594     |   16   |
|      tmp_47_reg_600     |   17   |
|      tmp_49_reg_631     |   16   |
|      tmp_50_reg_636     |   16   |
|      tmp_51_reg_646     |   16   |
|      tmp_52_reg_660     |   16   |
|      tmp_55_reg_673     |   16   |
|      tmp_56_reg_678     |   16   |
|      tmp_60_reg_691     |   16   |
|       tmp_reg_554       |   16   |
+-------------------------+--------+
|          Total          |   798  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_65 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_87 |  p0  |   2  |  12  |   24   ||    9    |
|  o_count_reg_130 |  p0  |   2  |  16  |   32   ||    9    |
|  i_count_reg_142 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   168  ||  8.9365 ||    57   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   722  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   798  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   798  |   779  |
+-----------+--------+--------+--------+--------+
