#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001ff3ba94720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ff3ba948b0 .scope module, "tb" "tb" 3 26;
 .timescale -12 -12;
L_000001ff3baa1b30 .functor NOT 1, L_000001ff3bafbd50, C4<0>, C4<0>, C4<0>;
L_000001ff3baa0c50 .functor XOR 1, L_000001ff3bafa810, L_000001ff3bafbdf0, C4<0>, C4<0>;
L_000001ff3baa1270 .functor XOR 1, L_000001ff3baa0c50, L_000001ff3bafb7b0, C4<0>, C4<0>;
v000001ff3ba8eb20_0 .net *"_ivl_10", 0 0, L_000001ff3bafb7b0;  1 drivers
v000001ff3ba8f020_0 .net *"_ivl_12", 0 0, L_000001ff3baa1270;  1 drivers
v000001ff3ba8e800_0 .net *"_ivl_2", 0 0, L_000001ff3bafb210;  1 drivers
v000001ff3ba8ebc0_0 .net *"_ivl_4", 0 0, L_000001ff3bafa810;  1 drivers
v000001ff3ba8e9e0_0 .net *"_ivl_6", 0 0, L_000001ff3bafbdf0;  1 drivers
v000001ff3ba8e8a0_0 .net *"_ivl_8", 0 0, L_000001ff3baa0c50;  1 drivers
v000001ff3ba8ec60_0 .var "clk", 0 0;
v000001ff3ba8eee0_0 .net "in", 0 0, v000001ff3ba8e580_0;  1 drivers
v000001ff3ba8ea80_0 .net "out_dut", 0 0, L_000001ff3bafb990;  1 drivers
v000001ff3ba8ee40_0 .net "out_ref", 0 0, L_000001ff3bafa8b0;  1 drivers
v000001ff3ba8f160_0 .net "resetn", 0 0, v000001ff3ba8ed00_0;  1 drivers
v000001ff3ba8ef80_0 .var/2u "stats1", 159 0;
v000001ff3bafb170_0 .var/2u "strobe", 0 0;
v000001ff3bafb710_0 .net "tb_match", 0 0, L_000001ff3bafbd50;  1 drivers
v000001ff3bafb850_0 .net "tb_mismatch", 0 0, L_000001ff3baa1b30;  1 drivers
L_000001ff3bafb210 .concat [ 1 0 0 0], L_000001ff3bafa8b0;
L_000001ff3bafa810 .concat [ 1 0 0 0], L_000001ff3bafa8b0;
L_000001ff3bafbdf0 .concat [ 1 0 0 0], L_000001ff3bafb990;
L_000001ff3bafb7b0 .concat [ 1 0 0 0], L_000001ff3bafa8b0;
L_000001ff3bafbd50 .cmp/eeq 1, L_000001ff3bafb210, L_000001ff3baa1270;
S_000001ff3ba49520 .scope module, "good1" "RefModule" 3 67, 4 2 0, S_000001ff3ba948b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "out";
v000001ff3ba8e3a0_0 .net "clk", 0 0, v000001ff3ba8ec60_0;  1 drivers
v000001ff3ba8e940_0 .net "in", 0 0, v000001ff3ba8e580_0;  alias, 1 drivers
v000001ff3ba8e440_0 .net "out", 0 0, L_000001ff3bafa8b0;  alias, 1 drivers
v000001ff3ba8f0c0_0 .net "resetn", 0 0, v000001ff3ba8ed00_0;  alias, 1 drivers
v000001ff3ba8e4e0_0 .var "sr", 3 0;
E_000001ff3ba93190 .event posedge, v000001ff3ba8e3a0_0;
L_000001ff3bafa8b0 .part v000001ff3ba8e4e0_0, 3, 1;
S_000001ff3ba496b0 .scope module, "stim1" "stimulus_gen" 3 62, 3 6 0, S_000001ff3ba948b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "resetn";
v000001ff3ba8e6c0_0 .net "clk", 0 0, v000001ff3ba8ec60_0;  alias, 1 drivers
v000001ff3ba8e580_0 .var "in", 0 0;
v000001ff3ba8ed00_0 .var "resetn", 0 0;
E_000001ff3ba93210/0 .event negedge, v000001ff3ba8e3a0_0;
E_000001ff3ba93210/1 .event posedge, v000001ff3ba8e3a0_0;
E_000001ff3ba93210 .event/or E_000001ff3ba93210/0, E_000001ff3ba93210/1;
S_000001ff3ba977c0 .scope module, "top_module1" "TopModule" 3 73, 5 3 0, S_000001ff3ba948b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "out";
v000001ff3ba8e620_0 .net "clk", 0 0, v000001ff3ba8ec60_0;  alias, 1 drivers
v000001ff3ba8eda0_0 .net "in", 0 0, v000001ff3ba8e580_0;  alias, 1 drivers
v000001ff3ba8e760_0 .net "out", 0 0, L_000001ff3bafb990;  alias, 1 drivers
v000001ff3ba8e260_0 .net "resetn", 0 0, v000001ff3ba8ed00_0;  alias, 1 drivers
v000001ff3ba8e300_0 .var "shift_reg", 3 0;
L_000001ff3bafb990 .part v000001ff3ba8e300_0, 3, 1;
S_000001ff3ba97950 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 81, 3 81 0, S_000001ff3ba948b0;
 .timescale -12 -12;
E_000001ff3ba93550 .event edge, v000001ff3bafb170_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001ff3bafb170_0;
    %nor/r;
    %assign/vec4 v000001ff3bafb170_0, 0;
    %wait E_000001ff3ba93550;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001ff3ba496b0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ff3ba93190;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001ff3ba8e580_0, 0;
    %vpi_func 3 14 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v000001ff3ba8ed00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 100, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ff3ba93210;
    %vpi_func 3 17 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001ff3ba8e580_0, 0;
    %vpi_func 3 18 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v000001ff3ba8ed00_0, 0;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001ff3ba49520;
T_2 ;
    %wait E_000001ff3ba93190;
    %load/vec4 v000001ff3ba8f0c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff3ba8e4e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ff3ba8e4e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000001ff3ba8e940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ff3ba8e4e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ff3ba977c0;
T_3 ;
    %wait E_000001ff3ba93190;
    %load/vec4 v000001ff3ba8e260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff3ba8e300_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ff3ba8e300_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000001ff3ba8eda0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ff3ba8e300_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ff3ba948b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff3ba8ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff3bafb170_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001ff3ba948b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001ff3ba8ec60_0;
    %inv;
    %store/vec4 v000001ff3ba8ec60_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001ff3ba948b0;
T_6 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v000001ff3ba8e6c0_0, v000001ff3bafb850_0, v000001ff3ba8ec60_0, v000001ff3ba8f160_0, v000001ff3ba8eee0_0, v000001ff3ba8ee40_0, v000001ff3ba8ea80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001ff3ba948b0;
T_7 ;
    %load/vec4 v000001ff3ba8ef80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 90 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001ff3ba8ef80_0, 64, 32>, &PV<v000001ff3ba8ef80_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 93 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001ff3ba8ef80_0, 128, 32>, &PV<v000001ff3ba8ef80_0, 0, 32> {0 0 0};
    %vpi_call/w 3 94 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 95 "$display", "Mismatches: %1d in %1d samples", &PV<v000001ff3ba8ef80_0, 128, 32>, &PV<v000001ff3ba8ef80_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001ff3ba948b0;
T_8 ;
    %wait E_000001ff3ba93210;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff3ba8ef80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff3ba8ef80_0, 4, 32;
    %load/vec4 v000001ff3bafb710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001ff3ba8ef80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 106 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff3ba8ef80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ff3ba8ef80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff3ba8ef80_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001ff3ba8ee40_0;
    %load/vec4 v000001ff3ba8ee40_0;
    %load/vec4 v000001ff3ba8ea80_0;
    %xor;
    %load/vec4 v000001ff3ba8ee40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001ff3ba8ef80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 110 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff3ba8ef80_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001ff3ba8ef80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ff3ba8ef80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ff3ba948b0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 118 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 119 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob060_m2014_q4k_test.sv";
    "dataset_code-complete-iccad2023/Prob060_m2014_q4k_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob060_m2014_q4k/Prob060_m2014_q4k_sample01.sv";
