#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xebcdb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xebcf40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xeb5850 .functor NOT 1, L_0xeeeef0, C4<0>, C4<0>, C4<0>;
L_0xeeec80 .functor XOR 1, L_0xeeeb20, L_0xeeebe0, C4<0>, C4<0>;
L_0xeeede0 .functor XOR 1, L_0xeeec80, L_0xeeed40, C4<0>, C4<0>;
v0xeebe10_0 .net *"_ivl_10", 0 0, L_0xeeed40;  1 drivers
v0xeebf10_0 .net *"_ivl_12", 0 0, L_0xeeede0;  1 drivers
v0xeebff0_0 .net *"_ivl_2", 0 0, L_0xeeea80;  1 drivers
v0xeec0b0_0 .net *"_ivl_4", 0 0, L_0xeeeb20;  1 drivers
v0xeec190_0 .net *"_ivl_6", 0 0, L_0xeeebe0;  1 drivers
v0xeec2c0_0 .net *"_ivl_8", 0 0, L_0xeeec80;  1 drivers
v0xeec3a0_0 .net "a", 0 0, v0xee9f20_0;  1 drivers
v0xeec440_0 .net "b", 0 0, v0xee9fc0_0;  1 drivers
v0xeec4e0_0 .net "c", 0 0, v0xeea060_0;  1 drivers
v0xeec580_0 .var "clk", 0 0;
v0xeec620_0 .net "d", 0 0, v0xeea1d0_0;  1 drivers
v0xeec6c0_0 .net "out_dut", 0 0, L_0xeee920;  1 drivers
v0xeec760_0 .net "out_ref", 0 0, L_0xeed730;  1 drivers
v0xeec800_0 .var/2u "stats1", 159 0;
v0xeec8a0_0 .var/2u "strobe", 0 0;
v0xeec940_0 .net "tb_match", 0 0, L_0xeeeef0;  1 drivers
v0xeeca00_0 .net "tb_mismatch", 0 0, L_0xeb5850;  1 drivers
v0xeecbd0_0 .net "wavedrom_enable", 0 0, v0xeea2c0_0;  1 drivers
v0xeecc70_0 .net "wavedrom_title", 511 0, v0xeea360_0;  1 drivers
L_0xeeea80 .concat [ 1 0 0 0], L_0xeed730;
L_0xeeeb20 .concat [ 1 0 0 0], L_0xeed730;
L_0xeeebe0 .concat [ 1 0 0 0], L_0xeee920;
L_0xeeed40 .concat [ 1 0 0 0], L_0xeed730;
L_0xeeeef0 .cmp/eeq 1, L_0xeeea80, L_0xeeede0;
S_0xebd0d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xebcf40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xebd850 .functor NOT 1, v0xeea060_0, C4<0>, C4<0>, C4<0>;
L_0xeb6110 .functor NOT 1, v0xee9fc0_0, C4<0>, C4<0>, C4<0>;
L_0xeece80 .functor AND 1, L_0xebd850, L_0xeb6110, C4<1>, C4<1>;
L_0xeecf20 .functor NOT 1, v0xeea1d0_0, C4<0>, C4<0>, C4<0>;
L_0xeed050 .functor NOT 1, v0xee9f20_0, C4<0>, C4<0>, C4<0>;
L_0xeed150 .functor AND 1, L_0xeecf20, L_0xeed050, C4<1>, C4<1>;
L_0xeed230 .functor OR 1, L_0xeece80, L_0xeed150, C4<0>, C4<0>;
L_0xeed2f0 .functor AND 1, v0xee9f20_0, v0xeea060_0, C4<1>, C4<1>;
L_0xeed3b0 .functor AND 1, L_0xeed2f0, v0xeea1d0_0, C4<1>, C4<1>;
L_0xeed470 .functor OR 1, L_0xeed230, L_0xeed3b0, C4<0>, C4<0>;
L_0xeed5e0 .functor AND 1, v0xee9fc0_0, v0xeea060_0, C4<1>, C4<1>;
L_0xeed650 .functor AND 1, L_0xeed5e0, v0xeea1d0_0, C4<1>, C4<1>;
L_0xeed730 .functor OR 1, L_0xeed470, L_0xeed650, C4<0>, C4<0>;
v0xeb5ac0_0 .net *"_ivl_0", 0 0, L_0xebd850;  1 drivers
v0xeb5b60_0 .net *"_ivl_10", 0 0, L_0xeed150;  1 drivers
v0xee8710_0 .net *"_ivl_12", 0 0, L_0xeed230;  1 drivers
v0xee87d0_0 .net *"_ivl_14", 0 0, L_0xeed2f0;  1 drivers
v0xee88b0_0 .net *"_ivl_16", 0 0, L_0xeed3b0;  1 drivers
v0xee89e0_0 .net *"_ivl_18", 0 0, L_0xeed470;  1 drivers
v0xee8ac0_0 .net *"_ivl_2", 0 0, L_0xeb6110;  1 drivers
v0xee8ba0_0 .net *"_ivl_20", 0 0, L_0xeed5e0;  1 drivers
v0xee8c80_0 .net *"_ivl_22", 0 0, L_0xeed650;  1 drivers
v0xee8d60_0 .net *"_ivl_4", 0 0, L_0xeece80;  1 drivers
v0xee8e40_0 .net *"_ivl_6", 0 0, L_0xeecf20;  1 drivers
v0xee8f20_0 .net *"_ivl_8", 0 0, L_0xeed050;  1 drivers
v0xee9000_0 .net "a", 0 0, v0xee9f20_0;  alias, 1 drivers
v0xee90c0_0 .net "b", 0 0, v0xee9fc0_0;  alias, 1 drivers
v0xee9180_0 .net "c", 0 0, v0xeea060_0;  alias, 1 drivers
v0xee9240_0 .net "d", 0 0, v0xeea1d0_0;  alias, 1 drivers
v0xee9300_0 .net "out", 0 0, L_0xeed730;  alias, 1 drivers
S_0xee9460 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xebcf40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xee9f20_0 .var "a", 0 0;
v0xee9fc0_0 .var "b", 0 0;
v0xeea060_0 .var "c", 0 0;
v0xeea130_0 .net "clk", 0 0, v0xeec580_0;  1 drivers
v0xeea1d0_0 .var "d", 0 0;
v0xeea2c0_0 .var "wavedrom_enable", 0 0;
v0xeea360_0 .var "wavedrom_title", 511 0;
S_0xee9700 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xee9460;
 .timescale -12 -12;
v0xee9960_0 .var/2s "count", 31 0;
E_0xeb7c70/0 .event negedge, v0xeea130_0;
E_0xeb7c70/1 .event posedge, v0xeea130_0;
E_0xeb7c70 .event/or E_0xeb7c70/0, E_0xeb7c70/1;
E_0xeb7ec0 .event negedge, v0xeea130_0;
E_0xea29f0 .event posedge, v0xeea130_0;
S_0xee9a60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xee9460;
 .timescale -12 -12;
v0xee9c60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xee9d40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xee9460;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xeea4c0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xebcf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xeed890 .functor NOT 1, v0xee9fc0_0, C4<0>, C4<0>, C4<0>;
L_0xeed900 .functor AND 1, v0xee9f20_0, L_0xeed890, C4<1>, C4<1>;
L_0xeed9e0 .functor NOT 1, v0xeea060_0, C4<0>, C4<0>, C4<0>;
L_0xeeda50 .functor AND 1, L_0xeed900, L_0xeed9e0, C4<1>, C4<1>;
L_0xeedb90 .functor NOT 1, v0xee9f20_0, C4<0>, C4<0>, C4<0>;
L_0xeedc00 .functor AND 1, L_0xeedb90, v0xee9fc0_0, C4<1>, C4<1>;
L_0xeedd00 .functor NOT 1, v0xeea060_0, C4<0>, C4<0>, C4<0>;
L_0xeede80 .functor AND 1, L_0xeedc00, L_0xeedd00, C4<1>, C4<1>;
L_0xeedfe0 .functor OR 1, L_0xeeda50, L_0xeede80, C4<0>, C4<0>;
L_0xeee0f0 .functor AND 1, v0xee9f20_0, v0xee9fc0_0, C4<1>, C4<1>;
L_0xeee3e0 .functor AND 1, L_0xeee0f0, v0xeea060_0, C4<1>, C4<1>;
L_0xeee450 .functor OR 1, L_0xeedfe0, L_0xeee3e0, C4<0>, C4<0>;
L_0xeee5d0 .functor NOT 1, v0xee9f20_0, C4<0>, C4<0>, C4<0>;
L_0xeee640 .functor NOT 1, v0xee9fc0_0, C4<0>, C4<0>, C4<0>;
L_0xeee560 .functor AND 1, L_0xeee5d0, L_0xeee640, C4<1>, C4<1>;
L_0xeee7d0 .functor AND 1, L_0xeee560, v0xeea1d0_0, C4<1>, C4<1>;
L_0xeee920 .functor OR 1, L_0xeee450, L_0xeee7d0, C4<0>, C4<0>;
v0xeea7b0_0 .net *"_ivl_0", 0 0, L_0xeed890;  1 drivers
v0xeea890_0 .net *"_ivl_10", 0 0, L_0xeedc00;  1 drivers
v0xeea970_0 .net *"_ivl_12", 0 0, L_0xeedd00;  1 drivers
v0xeeaa60_0 .net *"_ivl_14", 0 0, L_0xeede80;  1 drivers
v0xeeab40_0 .net *"_ivl_16", 0 0, L_0xeedfe0;  1 drivers
v0xeeac70_0 .net *"_ivl_18", 0 0, L_0xeee0f0;  1 drivers
v0xeead50_0 .net *"_ivl_2", 0 0, L_0xeed900;  1 drivers
v0xeeae30_0 .net *"_ivl_20", 0 0, L_0xeee3e0;  1 drivers
v0xeeaf10_0 .net *"_ivl_22", 0 0, L_0xeee450;  1 drivers
v0xeeaff0_0 .net *"_ivl_24", 0 0, L_0xeee5d0;  1 drivers
v0xeeb0d0_0 .net *"_ivl_26", 0 0, L_0xeee640;  1 drivers
v0xeeb1b0_0 .net *"_ivl_28", 0 0, L_0xeee560;  1 drivers
v0xeeb290_0 .net *"_ivl_30", 0 0, L_0xeee7d0;  1 drivers
v0xeeb370_0 .net *"_ivl_4", 0 0, L_0xeed9e0;  1 drivers
v0xeeb450_0 .net *"_ivl_6", 0 0, L_0xeeda50;  1 drivers
v0xeeb530_0 .net *"_ivl_8", 0 0, L_0xeedb90;  1 drivers
v0xeeb610_0 .net "a", 0 0, v0xee9f20_0;  alias, 1 drivers
v0xeeb7c0_0 .net "b", 0 0, v0xee9fc0_0;  alias, 1 drivers
v0xeeb8b0_0 .net "c", 0 0, v0xeea060_0;  alias, 1 drivers
v0xeeb9a0_0 .net "d", 0 0, v0xeea1d0_0;  alias, 1 drivers
v0xeeba90_0 .net "out", 0 0, L_0xeee920;  alias, 1 drivers
S_0xeebbf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xebcf40;
 .timescale -12 -12;
E_0xeb7a10 .event anyedge, v0xeec8a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xeec8a0_0;
    %nor/r;
    %assign/vec4 v0xeec8a0_0, 0;
    %wait E_0xeb7a10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xee9460;
T_3 ;
    %fork t_1, S_0xee9700;
    %jmp t_0;
    .scope S_0xee9700;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xee9960_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeea1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeea060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee9fc0_0, 0;
    %assign/vec4 v0xee9f20_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xea29f0;
    %load/vec4 v0xee9960_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xee9960_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xeea1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeea060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee9fc0_0, 0;
    %assign/vec4 v0xee9f20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xeb7ec0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xee9d40;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xeb7c70;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xee9f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee9fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeea060_0, 0;
    %assign/vec4 v0xeea1d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xee9460;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xebcf40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeec580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeec8a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xebcf40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xeec580_0;
    %inv;
    %store/vec4 v0xeec580_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xebcf40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xeea130_0, v0xeeca00_0, v0xeec3a0_0, v0xeec440_0, v0xeec4e0_0, v0xeec620_0, v0xeec760_0, v0xeec6c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xebcf40;
T_7 ;
    %load/vec4 v0xeec800_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xeec800_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xeec800_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xeec800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xeec800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xeec800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xeec800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xebcf40;
T_8 ;
    %wait E_0xeb7c70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeec800_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeec800_0, 4, 32;
    %load/vec4 v0xeec940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xeec800_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeec800_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeec800_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeec800_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xeec760_0;
    %load/vec4 v0xeec760_0;
    %load/vec4 v0xeec6c0_0;
    %xor;
    %load/vec4 v0xeec760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xeec800_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeec800_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xeec800_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeec800_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/kmap2/iter9/response0/top_module.sv";
