From 1bc48ed5a292d20f4dbb263b4e6661174ee00576 Mon Sep 17 00:00:00 2001
From: Luca Dariz <l.dariz@imamoter.cnr.it>
Date: Tue, 31 Oct 2017 12:38:09 +0100
Subject: [PATCH 1/3] add deipce driver config in dts

---
 arch/arm/boot/dts/Makefile                |   1 +
 arch/arm/boot/dts/socfpga_flex.dtsi       | 155 ++++++++++++
 arch/arm/boot/dts/usom_us02kit_deipce.dts | 391 ++++++++++++++++++++++++++++++
 3 files changed, 547 insertions(+)
 create mode 100755 arch/arm/boot/dts/socfpga_flex.dtsi
 create mode 100644 arch/arm/boot/dts/usom_us02kit_deipce.dts

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index c02a97aa9..6063dea3a 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -505,6 +505,7 @@ dtb-$(CONFIG_ARCH_SOCFPGA) += \
 	socfpga_cyclone5_trcom.dtb \
 	socfpga_cyclone5_exor.dtb \
 	usom_us02kit.dtb \
+	usom_us02kit_deipce.dtb \
 	usom_etop6xx.dtb \
 	socfpga_vt.dtb
 dtb-$(CONFIG_ARCH_SPEAR13XX) += \
diff --git a/arch/arm/boot/dts/socfpga_flex.dtsi b/arch/arm/boot/dts/socfpga_flex.dtsi
new file mode 100755
index 000000000..31c89c71e
--- /dev/null
+++ b/arch/arm/boot/dts/socfpga_flex.dtsi
@@ -0,0 +1,155 @@
+/ {
+	soc {
+		/* DE-IP Core Edge autoconfiguration */
+		deipce_config@ff300000 {
+			compatible = "ttt,deipce-config";
+			reg = <0xff300000 0x10000>;
+		};
+
+		/* FRTC0 (frame timestamping) */
+		frtc0: frtc@c0280000 {
+			compatible = "flx,frtc";
+			reg = <0xc0280000 0x10000>;
+			/* Step size in nanoseconds and subnanoseconds */
+			step-size = <10 0>;
+		};
+
+		/* FRTC1 (FPTS event timestamping) */
+//		frtc1: frtc@ff330000 {
+//			compatible = "flx,frtc";
+//			reg = <0xff330000 0x10000>;
+//			/* Step size in nanoseconds and subnanoseconds */
+//			step-size = <10 0>;
+//			ext-ts = <&fpts0>;
+//			ext-ts-trigger-clock = <&frtc0>;
+//		};
+
+//		/* FPTS */
+//		fpts0: fpts@ff340000 {
+//			compatible = "flx,fpts";
+//			reg = <0xff340000 0x10000>;
+//		};
+
+//		/* Inter-Block Configuration */
+//		ibc0: ibc@ff370000 {
+//			compatible = "flx,ibc";
+//			reg = <0xff370000 0x10000>;
+//			mux-clocks = <&frtc0 &frtc1>;
+//		};
+
+		fsc0: fsc@c02a0000 {
+			compatible = "flx,fsc";
+			reg = <0xc02a0000 0x10000>;
+			schedulers = <4>;
+			outputs = <9>;
+			rows = <64>;
+			clock-frequency = <100000000>;
+			/* Default in case IBC is not used. */
+			schedule-clock = <&frtc0>;
+		};
+
+		deipce@c0200000 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "ttt,deipce";
+			/* Switch registers */
+			reg = <0xc0200000 0x8000>;
+			/* FPGA interrupts start from 72 (-32 for .dts) */
+			interrupts = <0 43 0x4>;
+			mac_name = "eth0";
+			ptp-clock = <&frtc0>;
+//			ibc = <&ibc0>;
+			if_name = "SE01";
+			features {
+				clock-frequency = <100000000>;
+				device-id;
+				gigabit;
+				statistics-counters;
+				mac-address-table;
+				vlan;
+				traffic-shaper;
+				priority-queues = <8>;
+				traffic-policers = <128>;
+				static-mac-address-table-rows = <128>;
+				static-mac-address-table-hash;
+				scheduled-ports = <0x1e>;
+				timestamper-ports = <0x1e>;
+				cut-through-ports = <0x1e>;
+				preemptable-ports = <0x1e>;
+			};
+			port0 {
+				if_name = "IE01";
+				cpu-port;
+				/* port and port adapter registers */
+				reg = <0xc0210000 0x10000>;
+			};
+			port1 {
+				if_name = "CE01";
+				reg = <0xc0220000 0x10000 0xc0270200 0x200>;
+				phy-handle = <&phy1>;
+				phy-mode = "rgmii-id";
+				scheduler = <&fsc0 0>;
+			};
+			port2 {
+				if_name = "CE02";
+				reg = <0xc0230000 0x10000 0xc0270400 0x200>;
+				phy-handle = <&phy2>;
+				phy-mode = "rgmii-id";
+				scheduler = <&fsc0 1>;
+			};
+		};
+
+		/* MDIO bus for FES port PHY */
+		eth_mdio@c0300200 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "flx,eth-mdio";
+			reg = <0xc0300200 0x100>;
+
+			/* Micrel KSZ9031 */
+			phy1: phy@0 {
+				compatible = "ethernet-phy-ieee802.3-c22";
+				reg = <0x0>;
+				rxc-skew-ps = <1680>;	/* 780 ps */
+				rxdv-skew-ps = <420>;	/* 0 ps */
+				txc-skew-ps = <1860>;	/* 960 ps */
+				txen-skew-ps = <0>;	/* -420 ps */
+				rxd0-skew-ps = <420>;	/* 0 ps */
+				rxd1-skew-ps = <420>;	/* 0 ps */
+				rxd2-skew-ps = <420>;	/* 0 ps */
+				rxd3-skew-ps = <420>;	/* 0 ps */
+				txd0-skew-ps = <0>;	/* -420 ps */
+				txd1-skew-ps = <0>;	/* -420 ps */
+				txd2-skew-ps = <0>;	/* -420 ps */
+				txd3-skew-ps = <0>;	/* -420 ps */
+			};
+			/* Micrel KSZ9031 */
+			phy2: phy@1 {
+				compatible = "ethernet-phy-ieee802.3-c22";
+				reg = <0x1>;
+				rxc-skew-ps = <1680>;	/* 780 ps */
+				rxdv-skew-ps = <420>;	/* 0 ps */
+				txc-skew-ps = <1860>;	/* 960 ps */
+				txen-skew-ps = <0>;	/* -420 ps */
+				rxd0-skew-ps = <420>;	/* 0 ps */
+				rxd1-skew-ps = <420>;	/* 0 ps */
+				rxd2-skew-ps = <420>;	/* 0 ps */
+				rxd3-skew-ps = <420>;	/* 0 ps */
+				txd0-skew-ps = <0>;	/* -420 ps */
+				txd1-skew-ps = <0>;	/* -420 ps */
+				txd2-skew-ps = <0>;	/* -420 ps */
+				txd3-skew-ps = <0>;	/* -420 ps */
+			};
+		};
+
+                /* PIO for FPGA PHY reset */
+		pio0: gpio@ff2f0f00 {
+			#gpio-cells = <2>;
+			compatible = "flx,pio";
+			reg = <0xff2f0f00 0x20>;
+			gpio-controller;
+			width = <1>;
+			direction = <0x1>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/usom_us02kit_deipce.dts b/arch/arm/boot/dts/usom_us02kit_deipce.dts
new file mode 100644
index 000000000..f29351e78
--- /dev/null
+++ b/arch/arm/boot/dts/usom_us02kit_deipce.dts
@@ -0,0 +1,391 @@
+/*
+ * Copyright Altera Corporation (C) 2015. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License along with
+ * this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/dts-v1/;
+/* First 4KB has trampoline code for secondary cores. */
+/memreserve/ 0x00000000 0x0001000;
+#include "socfpga.dtsi"
+#include "socfpga_flex.dtsi"
+
+/ {
+	soc {
+		clkmgr@ffd04000 {
+			clocks {
+				osc1 {
+					clock-frequency = <25000000>;
+				};
+			};
+		};
+
+		emmc: dwmmc0@ff704000 {
+			num-slots = <1>;
+			broken-cd;
+			bus-width = <8>;
+			cap-mmc-highspeed;
+			cap-sd-highspeed;
+		};
+
+		sysmgr@ffd08000 {
+			cpu1-start-addr = <0xffd080c4>;
+		};
+	};
+};
+
+&watchdog0 {
+	status = "okay";
+};
+
+
+/ {
+	model = "Altera SOCFPGA Cyclone V";
+	compatible = "altr,socfpga-cyclone5", "altr,socfpga";
+
+	chosen {
+		bootargs = "console=ttyS0,57600 hw_dispid=45";
+	};
+
+	memory {
+		name = "memory";
+		device_type = "memory";
+		reg = <0x0 0x40000000>; /* 1GB */
+	};
+
+	aliases {
+		ethernet0 = &gmac0;
+		ethernet1 = &gmac1;
+		mmc1 = &ulti_sdc_0; /* NOTE: This is the mmc mapping required for the evaluation kit */
+		mmc0 = &emmc;       /* NOTE: This is the emmc mapping required for the evaluation kit */
+		serial0 = &uart0;
+		serial1 = &pluart1;
+		serial2 = &pluart2;
+		serial3 = &uart1;
+	};
+
+	regulator_3_3v: 3-3-v-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "3.3V";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+	};
+
+	ulti_sdc_0: ulti_sdc@0xFF230000 {
+		compatible = "EXOR,ulti_sdc-13.1", "EXOR,ulti_sdc-1.0", "exor,ulti_sdc-1.0", "sdhci-ultimmc";
+		reg = < 0xFF230000 0x0000ffff >;
+		interrupt-parent = <&intc>;
+		interrupts = < 0 43 4 >;
+	}; //end ulti_sdc@0x100030000 (ulti_sdc_0)
+	
+	ultievcfb_0: ultievcfb@0xff200000 {
+	  compatible = "exor,ultievcfb";
+	  reg = <0xff200000 0x00000fff>;
+	  status = "okay";
+	};
+		
+	agpio0: gpio@0xff210010 {
+		compatible = "altr,pio-1.0";
+		reg = <0xff210010 0x10>;
+		interrupts = <0 44 4>;
+		width=<32>;
+		altr,interrupt_type = < 4 >;
+		#gpio-cells = <2>;
+		gpio-controller;
+		#interrupt-cells = <1>;
+		interrupt-controller;
+	};	
+
+	leds { 
+		compatible = "gpio-leds";
+		status = "okay";
+
+		led@1 {
+			label = "us02:dl:usr0";
+			gpios = <&porta 16 0>;
+			default-state = "on";
+		};
+
+		led@2 {
+			label = "us02:fault:usr0";
+			gpios = <&porta 14 0>;
+			default-state = "off";
+		};
+	};
+
+	ultibuzz0: ultibuzz@0xff202000 {
+		compatible = "exor,ultibuzz";
+		reg = <0xff210020 0x20>;
+		ref-freq=<25600000>;
+		#pwm-cells = <3>;
+	};
+
+	beeper {
+	  compatible = "pwm-beeper";
+	  pwms = <&ultibuzz0 0 50000 0>;
+	};
+	
+	working_hours {
+	  compatible = "working_hours";
+	  eeprom = <&seeprom0>;
+	  rtcnvram = <&m41t83>;
+	  status = "okay";
+	};
+
+	plxx0: plugin0 {
+	  compatible = "exor,plxx_manager";
+	  eeprom = <&plxxseeprom>;
+	  ioexp = <&plxxioexp>;
+	  sel-gpio = <&porta 26 0>;
+	  index = <0>;
+	  status = "okay";
+	};
+
+	plxx1: plugin1 {
+	  compatible = "exor,plxx_manager";
+	  eeprom = <&plxxseeprom>;
+	  ioexp = <&plxxioexp>;
+	  sel-gpio = <&porta 18 0>;
+	  index = <1>;
+	  status = "okay";
+	};
+
+	plxx2: plugin2 {
+	  compatible = "exor,plxx_manager";
+	  eeprom = <&plxxseeprom>;
+	  ioexp = <&plxxioexp>;
+	  sel-gpio = <&porta 15 0>;
+	  index = <2>;
+	  status = "okay";
+	};
+
+	plxx3: plugin3 {
+	  compatible = "exor,plxx_manager";
+	  eeprom = <&plxxseeprom>;
+	  ioexp = <&plxxioexp>;
+	  sel-gpio = <&portc 7 0>;
+	  index = <3>;
+	  status = "okay";
+	};
+
+	pluart1: pluart@0xff200800 {
+		compatible = "altr,16550-FIFO128";
+		reg = <0xff220000 0x200>;
+		clock-frequency = <50000000>;
+		interrupt-parent = <&intc>;
+		interrupts = <0 40 4>;
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		status = "okay";
+		mode-gpio = <&agpio0 12 0>;
+		rts-gpio = <&agpio0 13 0>;
+		rxen-gpio = <&agpio0 14 0>;
+		rs485-rts-active-high;
+	};
+
+	pluart2: pluart@0xff200a00 {
+		compatible = "altr,16550-FIFO128";
+		reg = <0xff220200 0x200>;
+		clock-frequency = <50000000>;
+		interrupt-parent = <&intc>;
+		interrupts = <0 41 4>;
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		status = "okay";
+		mode-gpio = <&agpio0 15 0>;
+		rts-gpio = <&agpio0 16 0>;
+		rxen-gpio = <&agpio0 17 0>;
+		rs485-rts-active-high;
+	};
+	
+};
+
+&gmac0 {
+	phy-mode = "mii";
+	snps,phy-addr = <0x00>;
+	status = "okay";
+    fixed-link {
+        speed = <100>;
+        full-duplex;
+    };
+};
+
+&gmac1 {
+	phy-mode = "mii";
+	snps,phy-addr = <0x01>;
+	reset0 = <&agpio0 0 0>;
+	reset1 = <&agpio0 1 0>;
+	status = "disabled";
+};
+
+&gpio0 {
+	status = "okay";
+};
+
+&gpio1 {
+	status = "okay";
+};
+
+&gpio2 {
+	status = "okay";
+};
+
+&i2c0 {
+	status = "okay";
+	speed-mode = <0>;
+
+	seeprom0:seeprom0@54 {
+		compatible = "atmel,24c02";
+		reg = <0x54>;
+	};
+
+	seeprom1:seeprom1@50 {
+		compatible = "atmel,24c02";
+		reg = <0x50>;
+	};
+
+	seeprom2:seeprom1@56 {
+		compatible = "atmel,24c02";
+		reg = <0x56>;
+	};
+
+	plxxseeprom:seeprom1@57 {
+		compatible = "atmel,24c02";
+		reg = <0x57>;
+	};
+
+	plxxioexp:ioexp1@41 {
+		compatible = "atmel,24c02";
+		reg = <0x41>;
+	};
+	
+	m41t83:m41t83@68 {
+		compatible = "stm,m41t83";
+		reg = <0x68>;
+	};
+};
+
+&spi0 {
+	status = "okay";
+	num-cs = <4>;
+	bus-num = <0>;
+	cs-gpios = <&agpio0 3 0>, <&agpio0 4 0>, <&agpio0 5 0>, <&agpio0 6 0>;
+
+	spidev0: spi0@0 {
+		compatible = "spidev";
+		reg = <0>;
+		spi-max-frequency = <3000000>;
+	};
+
+	spidev1: spi0@1 {
+		compatible = "spidev";
+		reg = <1>;
+		spi-max-frequency = <3000000>;
+	};
+
+	fram: at25@2 {
+		compatible = "atmel,at25", "st,m95256";
+		reg = <2>;
+		spi-max-frequency = <20000000>;
+		pagesize = <64>;
+		size = <65536>;
+		address-width = <16>;
+	};
+};
+
+&spi1 {
+	status = "okay";
+	num-cs = <2>;
+	bus-num = <1>;
+	cs-gpios = <&agpio0 7 0>, <&agpio0 8 0>;
+
+	spidev2: spi1@0 {
+		compatible = "spidev";
+		reg = <0>;
+		spi-max-frequency = <3000000>;
+	};
+
+	spidev3: spi1@1 {
+		compatible = "spidev";
+		reg = <1>;
+		spi-max-frequency = <3000000>;
+	};
+};
+
+&qspi {
+	status = "okay";
+	flash0: n25q256a@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "n25q256a";
+		reg = <0>;      /* chip select */
+		spi-max-frequency = <100000000>;
+		m25p,fast-read;
+		page-size = <256>; 
+		block-size = <16>; /* 2^16, 64KB */
+		read-delay = <4>;  /* delay value in read data capture register */
+		cdns,tshsl-ns = <50>;
+		cdns,tsd2d-ns = <50>;
+		cdns,tchsh-ns = <4>;
+		cdns,tslch-ns = <4>;
+
+		partition@qspi-fpga1 {
+		/* 10MB for raw FPGA1 image. */
+		label = "fpga1";
+		reg = <0x0 0xa00000>;
+		};
+
+		partition@qspi-fpga2 {
+		/* 10MB for raw FPGA2 image. */
+		label = "fpga2";
+		reg = <0xa00000 0xa00000>;
+		};
+	};
+};
+
+&uart0 {
+	status = "okay";
+	rts-gpio = <&porta 22 0>;
+	mode-gpio = <&porta 24 0>;
+	rxen-gpio = <&portb 23 0>;
+	rs485-rts-active-high;
+};
+
+&usb1 {
+	status = "okay";
+};
+
+&can0 {
+  status = "okay";
+};
+
+&can1 {
+  status = "okay";
+};
+
+&emmc {
+	vmmc-supply = <&regulator_3_3v>;
+	vqmmc-supply = <&regulator_3_3v>;
+
+	num-slots = <1>;
+	supports-highspeed;
+	broken-cd;
+	altr,dw-mshc-ciu-div = <3>;
+	altr,dw-mshc-sdr-timing = <0 3>;
+
+	slot@0 {
+		reg = <0>;
+		bus-width = <8>;
+	};
+};
+
-- 
2.11.0


From 610cd070f2bdcc12220a8e9d4d26493cdd590712 Mon Sep 17 00:00:00 2001
From: Luca Dariz <l.dariz@imamoter.cnr.it>
Date: Thu, 9 Nov 2017 15:43:47 +0100
Subject: [PATCH 2/3] update deipce dts for compatibility

---
 arch/arm/boot/dts/socfpga_flex.dtsi | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/socfpga_flex.dtsi b/arch/arm/boot/dts/socfpga_flex.dtsi
index 31c89c71e..73c00cca1 100755
--- a/arch/arm/boot/dts/socfpga_flex.dtsi
+++ b/arch/arm/boot/dts/socfpga_flex.dtsi
@@ -73,7 +73,8 @@
 				static-mac-address-table-rows = <128>;
 				static-mac-address-table-hash;
 				scheduled-ports = <0x1e>;
-				timestamper-ports = <0x1e>;
+				/* Force use of port0 timestamp (old ip core rev) */
+				timestamper-ports = <0x0>;
 				cut-through-ports = <0x1e>;
 				preemptable-ports = <0x1e>;
 			};
-- 
2.11.0


From 72b69c8c2c382ce286a36bdcb805ee82ea4d8f24 Mon Sep 17 00:00:00 2001
From: Luca Dariz <l.dariz@imamoter.cnr.it>
Date: Thu, 16 Nov 2017 10:00:25 +0100
Subject: [PATCH 3/3] fix frtc config, comment unused blocks

---
 arch/arm/boot/dts/socfpga_flex.dtsi | 36 +++++++++++++++++++-----------------
 1 file changed, 19 insertions(+), 17 deletions(-)

diff --git a/arch/arm/boot/dts/socfpga_flex.dtsi b/arch/arm/boot/dts/socfpga_flex.dtsi
index 73c00cca1..ef61bf652 100755
--- a/arch/arm/boot/dts/socfpga_flex.dtsi
+++ b/arch/arm/boot/dts/socfpga_flex.dtsi
@@ -1,17 +1,18 @@
 / {
 	soc {
-		/* DE-IP Core Edge autoconfiguration */
-		deipce_config@ff300000 {
-			compatible = "ttt,deipce-config";
-			reg = <0xff300000 0x10000>;
-		};
-
+//		/* DE-IP Core Edge autoconfiguration */
+//		deipce_config@ff300000 {
+//			compatible = "ttt,deipce-config";
+//			reg = <0xff300000 0x10000>;
+//		};
+//
 		/* FRTC0 (frame timestamping) */
 		frtc0: frtc@c0280000 {
 			compatible = "flx,frtc";
 			reg = <0xc0280000 0x10000>;
-			/* Step size in nanoseconds and subnanoseconds */
-			step-size = <10 0>;
+			/* Step size in nanoseconds and subnanoseconds
+			 * Default was <10 0> */
+			step-size = <8 0>;
 		};
 
 		/* FRTC1 (FPTS event timestamping) */
@@ -55,6 +56,7 @@
 			/* Switch registers */
 			reg = <0xc0200000 0x8000>;
 			/* FPGA interrupts start from 72 (-32 for .dts) */
+			/* TODO: add correct irq line and remove polling timer from deipce */
 			interrupts = <0 43 0x4>;
 			mac_name = "eth0";
 			ptp-clock = <&frtc0>;
@@ -143,14 +145,14 @@
 			};
 		};
 
-                /* PIO for FPGA PHY reset */
-		pio0: gpio@ff2f0f00 {
-			#gpio-cells = <2>;
-			compatible = "flx,pio";
-			reg = <0xff2f0f00 0x20>;
-			gpio-controller;
-			width = <1>;
-			direction = <0x1>;
-		};
+//                /* PIO for FPGA PHY reset */
+//		pio0: gpio@ff2f0f00 {
+//			#gpio-cells = <2>;
+//			compatible = "flx,pio";
+//			reg = <0xff2f0f00 0x20>;
+//			gpio-controller;
+//			width = <1>;
+//			direction = <0x1>;
+//		};
 	};
 };
-- 
2.11.0

