# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../AND_gate.vhd" \
"../../../../project_6.srcs/sim_1/new/CSA_multiplier.vhd" \
"../../../OR_gate.vhd" \
"../../../XOR_gate.vhd" \
"../../../full_adder.vhd" \
"../../../half_adder.vhd" \
"../../../../project_6.srcs/sim_1/new/CAS_multiplier_tb.vhd" \

# Do not sort compile order
nosort
