0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/rohan/Documents/dsd2/proj1/project_1/project_1.sim/sim_1/synth/timing/microprocessor_tb_time_synth.v,1556399474,verilog,,,,ALU;adder;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;execute;glbl;instr_decode;instr_fetch;microprocessor;pc_reg;register_file,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/rohan/Documents/dsd2/proj1/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd,1556328402,vhdl,,,,microprocessor_tb,,,,,,,,
