#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 29 17:02:55 2023
# Process ID: 14880
# Current directory: C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7956 C:\Users\15390\Desktop\DD\Mylab\lab9\MyLATCHS\MyLATCHS.xpr
# Log file: C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/vivado.log
# Journal file: C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 746.785 ; gain = 84.988
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MS_FLIPFLOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MS_FLIPFLOP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim'
"xelab -wto af183a7dc73b43b4b7bedea32073c4f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MS_FLIPFLOP_tb_behav xil_defaultlib.MS_FLIPFLOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto af183a7dc73b43b4b7bedea32073c4f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MS_FLIPFLOP_tb_behav xil_defaultlib.MS_FLIPFLOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MS_FLIPFLOP_tb_behav -key {Behavioral:sim_1:Functional:MS_FLIPFLOP_tb} -tclbatch {MS_FLIPFLOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MS_FLIPFLOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MS_FLIPFLOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 881.246 ; gain = 74.395
set_property top CSR_LATCH_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 881.246 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CSR_LATCH_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CSR_LATCH_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim'
"xelab -wto af183a7dc73b43b4b7bedea32073c4f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CSR_LATCH_tb_behav xil_defaultlib.CSR_LATCH_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto af183a7dc73b43b4b7bedea32073c4f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CSR_LATCH_tb_behav xil_defaultlib.CSR_LATCH_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/circuit/CSR_LATCH.v" Line 9. Module CSR_LATCH doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/verilog/gates/NAND_GATE.v" Line 9. Module NAND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/verilog/gates/NAND_GATE.v" Line 9. Module NAND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/verilog/gates/NAND_GATE.v" Line 9. Module NAND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/verilog/gates/NAND_GATE.v" Line 9. Module NAND_GATE(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NAND_GATE(BubblesMask=65'b0)
Compiling module xil_defaultlib.CSR_LATCH
Compiling module xil_defaultlib.CSR_LATCH_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CSR_LATCH_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim/xsim.dir/CSR_LATCH_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 109.125 ; gain = 17.500
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 17:15:04 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 881.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CSR_LATCH_tb_behav -key {Behavioral:sim_1:Functional:CSR_LATCH_tb} -tclbatch {CSR_LATCH_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CSR_LATCH_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CSR_LATCH_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 881.246 ; gain = 0.000
set_property top D_FLIPFLOP_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 991.082 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'D_FLIPFLOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj D_FLIPFLOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sim_1/new/D_FLIPFLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FLIPFLOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim'
"xelab -wto af183a7dc73b43b4b7bedea32073c4f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_FLIPFLOP_tb_behav xil_defaultlib.D_FLIPFLOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto af183a7dc73b43b4b7bedea32073c4f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_FLIPFLOP_tb_behav xil_defaultlib.D_FLIPFLOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_FLIPFLOP/verilog/circuit/D_FLIPFLOP.v" Line 9. Module D_FLIPFLOP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_FLIPFLOP/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_FLIPFLOP/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_FLIPFLOP/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_FLIPFLOP/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_FLIPFLOP/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_FLIPFLOP/verilog/gates/NAND_GATE_3_INPUTS.v" Line 9. Module NAND_GATE_3_INPUTS(BubblesMask=65'b0) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NAND_GATE_3_INPUTS(BubblesMask=6...
Compiling module xil_defaultlib.D_FLIPFLOP
Compiling module xil_defaultlib.D_FLIPFLOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot D_FLIPFLOP_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim/xsim.dir/D_FLIPFLOP_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 109.203 ; gain = 17.617
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 17:22:42 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 991.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "D_FLIPFLOP_tb_behav -key {Behavioral:sim_1:Functional:D_FLIPFLOP_tb} -tclbatch {D_FLIPFLOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source D_FLIPFLOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'D_FLIPFLOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 991.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 991.082 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 17:23:46 2023...
