Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 27 16:46:23 2023
| Host         : SE-5CG2262K37 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.714        0.000                      0                  546        0.104        0.000                      0                  546        4.500        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.714        0.000                      0                  546        0.104        0.000                      0                  546        4.500        0.000                       0                   226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 r_uart_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_uart_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.626ns (29.083%)  route 3.965ns (70.917%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.725     5.328    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  r_uart_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  r_uart_counter_reg[3]/Q
                         net (fo=3, routed)           0.827     6.610    r_uart_counter_reg[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  r_TX_BYTE[6]_i_30/O
                         net (fo=1, routed)           0.000     6.734    r_TX_BYTE[6]_i_30_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.284 r  r_TX_BYTE_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.284    r_TX_BYTE_reg[6]_i_17_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  r_TX_BYTE_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    r_TX_BYTE_reg[6]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  r_TX_BYTE_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.512    r_TX_BYTE_reg[6]_i_5_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  r_TX_BYTE_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.314     8.941    UART_TX_INST/CO[0]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.154     9.095 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=40, routed)          1.824    10.919    r_TX_DV17_out
    SLICE_X0Y61          FDRE                                         r  r_uart_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.602    15.025    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  r_uart_counter_reg[28]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.632    14.632    r_uart_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 r_uart_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_uart_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.626ns (29.083%)  route 3.965ns (70.917%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.725     5.328    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  r_uart_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  r_uart_counter_reg[3]/Q
                         net (fo=3, routed)           0.827     6.610    r_uart_counter_reg[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  r_TX_BYTE[6]_i_30/O
                         net (fo=1, routed)           0.000     6.734    r_TX_BYTE[6]_i_30_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.284 r  r_TX_BYTE_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.284    r_TX_BYTE_reg[6]_i_17_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  r_TX_BYTE_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    r_TX_BYTE_reg[6]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  r_TX_BYTE_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.512    r_TX_BYTE_reg[6]_i_5_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  r_TX_BYTE_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.314     8.941    UART_TX_INST/CO[0]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.154     9.095 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=40, routed)          1.824    10.919    r_TX_DV17_out
    SLICE_X0Y61          FDRE                                         r  r_uart_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.602    15.025    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  r_uart_counter_reg[29]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.632    14.632    r_uart_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 r_uart_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_uart_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.626ns (29.083%)  route 3.965ns (70.917%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.725     5.328    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  r_uart_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  r_uart_counter_reg[3]/Q
                         net (fo=3, routed)           0.827     6.610    r_uart_counter_reg[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  r_TX_BYTE[6]_i_30/O
                         net (fo=1, routed)           0.000     6.734    r_TX_BYTE[6]_i_30_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.284 r  r_TX_BYTE_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.284    r_TX_BYTE_reg[6]_i_17_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  r_TX_BYTE_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    r_TX_BYTE_reg[6]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  r_TX_BYTE_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.512    r_TX_BYTE_reg[6]_i_5_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  r_TX_BYTE_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.314     8.941    UART_TX_INST/CO[0]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.154     9.095 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=40, routed)          1.824    10.919    r_TX_DV17_out
    SLICE_X0Y61          FDRE                                         r  r_uart_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.602    15.025    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  r_uart_counter_reg[30]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.632    14.632    r_uart_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 r_uart_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_uart_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.626ns (29.083%)  route 3.965ns (70.917%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.725     5.328    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  r_uart_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  r_uart_counter_reg[3]/Q
                         net (fo=3, routed)           0.827     6.610    r_uart_counter_reg[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  r_TX_BYTE[6]_i_30/O
                         net (fo=1, routed)           0.000     6.734    r_TX_BYTE[6]_i_30_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.284 r  r_TX_BYTE_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.284    r_TX_BYTE_reg[6]_i_17_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  r_TX_BYTE_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    r_TX_BYTE_reg[6]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  r_TX_BYTE_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.512    r_TX_BYTE_reg[6]_i_5_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  r_TX_BYTE_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.314     8.941    UART_TX_INST/CO[0]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.154     9.095 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=40, routed)          1.824    10.919    r_TX_DV17_out
    SLICE_X0Y61          FDRE                                         r  r_uart_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.602    15.025    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  r_uart_counter_reg[31]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.632    14.632    r_uart_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 r_uart_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_uart_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.626ns (29.761%)  route 3.838ns (70.239%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.725     5.328    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  r_uart_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  r_uart_counter_reg[3]/Q
                         net (fo=3, routed)           0.827     6.610    r_uart_counter_reg[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  r_TX_BYTE[6]_i_30/O
                         net (fo=1, routed)           0.000     6.734    r_TX_BYTE[6]_i_30_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.284 r  r_TX_BYTE_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.284    r_TX_BYTE_reg[6]_i_17_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  r_TX_BYTE_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    r_TX_BYTE_reg[6]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  r_TX_BYTE_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.512    r_TX_BYTE_reg[6]_i_5_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  r_TX_BYTE_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.314     8.941    UART_TX_INST/CO[0]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.154     9.095 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=40, routed)          1.697    10.791    r_TX_DV17_out
    SLICE_X0Y59          FDRE                                         r  r_uart_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.603    15.026    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  r_uart_counter_reg[20]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y59          FDRE (Setup_fdre_C_R)       -0.632    14.633    r_uart_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 r_uart_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_uart_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.626ns (29.761%)  route 3.838ns (70.239%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.725     5.328    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  r_uart_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  r_uart_counter_reg[3]/Q
                         net (fo=3, routed)           0.827     6.610    r_uart_counter_reg[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  r_TX_BYTE[6]_i_30/O
                         net (fo=1, routed)           0.000     6.734    r_TX_BYTE[6]_i_30_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.284 r  r_TX_BYTE_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.284    r_TX_BYTE_reg[6]_i_17_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  r_TX_BYTE_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    r_TX_BYTE_reg[6]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  r_TX_BYTE_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.512    r_TX_BYTE_reg[6]_i_5_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  r_TX_BYTE_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.314     8.941    UART_TX_INST/CO[0]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.154     9.095 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=40, routed)          1.697    10.791    r_TX_DV17_out
    SLICE_X0Y59          FDRE                                         r  r_uart_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.603    15.026    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  r_uart_counter_reg[21]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y59          FDRE (Setup_fdre_C_R)       -0.632    14.633    r_uart_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 r_uart_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_uart_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.626ns (29.761%)  route 3.838ns (70.239%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.725     5.328    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  r_uart_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  r_uart_counter_reg[3]/Q
                         net (fo=3, routed)           0.827     6.610    r_uart_counter_reg[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  r_TX_BYTE[6]_i_30/O
                         net (fo=1, routed)           0.000     6.734    r_TX_BYTE[6]_i_30_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.284 r  r_TX_BYTE_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.284    r_TX_BYTE_reg[6]_i_17_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  r_TX_BYTE_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    r_TX_BYTE_reg[6]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  r_TX_BYTE_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.512    r_TX_BYTE_reg[6]_i_5_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  r_TX_BYTE_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.314     8.941    UART_TX_INST/CO[0]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.154     9.095 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=40, routed)          1.697    10.791    r_TX_DV17_out
    SLICE_X0Y59          FDRE                                         r  r_uart_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.603    15.026    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  r_uart_counter_reg[22]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y59          FDRE (Setup_fdre_C_R)       -0.632    14.633    r_uart_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 r_uart_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_uart_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.626ns (29.761%)  route 3.838ns (70.239%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.725     5.328    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  r_uart_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  r_uart_counter_reg[3]/Q
                         net (fo=3, routed)           0.827     6.610    r_uart_counter_reg[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  r_TX_BYTE[6]_i_30/O
                         net (fo=1, routed)           0.000     6.734    r_TX_BYTE[6]_i_30_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.284 r  r_TX_BYTE_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.284    r_TX_BYTE_reg[6]_i_17_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  r_TX_BYTE_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    r_TX_BYTE_reg[6]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  r_TX_BYTE_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.512    r_TX_BYTE_reg[6]_i_5_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  r_TX_BYTE_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.314     8.941    UART_TX_INST/CO[0]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.154     9.095 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=40, routed)          1.697    10.791    r_TX_DV17_out
    SLICE_X0Y59          FDRE                                         r  r_uart_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.603    15.026    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  r_uart_counter_reg[23]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y59          FDRE (Setup_fdre_C_R)       -0.632    14.633    r_uart_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 r_uart_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_uart_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.626ns (29.762%)  route 3.837ns (70.238%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.725     5.328    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  r_uart_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  r_uart_counter_reg[3]/Q
                         net (fo=3, routed)           0.827     6.610    r_uart_counter_reg[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  r_TX_BYTE[6]_i_30/O
                         net (fo=1, routed)           0.000     6.734    r_TX_BYTE[6]_i_30_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.284 r  r_TX_BYTE_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.284    r_TX_BYTE_reg[6]_i_17_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  r_TX_BYTE_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    r_TX_BYTE_reg[6]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  r_TX_BYTE_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.512    r_TX_BYTE_reg[6]_i_5_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  r_TX_BYTE_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.314     8.941    UART_TX_INST/CO[0]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.154     9.095 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=40, routed)          1.696    10.791    r_TX_DV17_out
    SLICE_X0Y58          FDRE                                         r  r_uart_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.604    15.027    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  r_uart_counter_reg[16]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.632    14.634    r_uart_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 r_uart_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_uart_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.626ns (29.762%)  route 3.837ns (70.238%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.725     5.328    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  r_uart_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  r_uart_counter_reg[3]/Q
                         net (fo=3, routed)           0.827     6.610    r_uart_counter_reg[3]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  r_TX_BYTE[6]_i_30/O
                         net (fo=1, routed)           0.000     6.734    r_TX_BYTE[6]_i_30_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.284 r  r_TX_BYTE_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.284    r_TX_BYTE_reg[6]_i_17_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  r_TX_BYTE_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    r_TX_BYTE_reg[6]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  r_TX_BYTE_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.512    r_TX_BYTE_reg[6]_i_5_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  r_TX_BYTE_reg[6]_i_4/CO[3]
                         net (fo=2, routed)           1.314     8.941    UART_TX_INST/CO[0]
    SLICE_X1Y51          LUT2 (Prop_lut2_I0_O)        0.154     9.095 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=40, routed)          1.696    10.791    r_TX_DV17_out
    SLICE_X0Y58          FDRE                                         r  r_uart_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.604    15.027    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  r_uart_counter_reg[17]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.632    14.634    r_uart_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  3.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.608     1.527    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.002 r  r_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    data0[13]
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.873     2.039    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[13]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.608     1.527    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.013 r  r_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.013    data0[15]
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.873     2.039    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[15]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.608     1.527    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.038 r  r_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.038    data0[14]
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.873     2.039    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[14]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.608     1.527    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.038 r  r_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.038    data0[16]
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.873     2.039    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[16]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.608     1.527    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    r_counter_reg[16]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.041 r  r_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.041    data0[17]
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.873     2.039    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[17]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.608     1.527    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    r_counter_reg[16]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.052 r  r_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.052    data0[19]
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.873     2.039    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[19]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 r_TX_STRING_lenght_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_STRING_lenght_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.605     1.524    i_CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDSE                                         r  r_TX_STRING_lenght_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDSE (Prop_fdse_C_Q)         0.141     1.665 r  r_TX_STRING_lenght_reg[2]/Q
                         net (fo=5, routed)           0.079     1.744    r_TX_STRING_lenght[2]
    SLICE_X3Y51          FDSE                                         r  r_TX_STRING_lenght_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.878     2.043    i_CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDSE                                         r  r_TX_STRING_lenght_reg[2]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y51          FDSE (Hold_fdse_C_D)         0.066     1.590    r_TX_STRING_lenght_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_Clk_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.575     1.494    UART_TX_INST/i_CLK100MHZ_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  UART_TX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  UART_TX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=7, routed)           0.121     1.757    UART_TX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.048     1.805 r  UART_TX_INST/r_Clk_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    UART_TX_INST/r_Clk_Count[3]_i_1_n_0
    SLICE_X8Y53          FDRE                                         r  UART_TX_INST/r_Clk_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.846     2.011    UART_TX_INST/i_CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  UART_TX_INST/r_Clk_Count_reg[3]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.131     1.638    UART_TX_INST/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_Clk_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.575     1.494    UART_TX_INST/i_CLK100MHZ_IBUF_BUFG
    SLICE_X9Y53          FDRE                                         r  UART_TX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  UART_TX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=7, routed)           0.121     1.757    UART_TX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X8Y53          LUT4 (Prop_lut4_I2_O)        0.045     1.802 r  UART_TX_INST/r_Clk_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    UART_TX_INST/r_Clk_Count[2]_i_1_n_0
    SLICE_X8Y53          FDRE                                         r  UART_TX_INST/r_Clk_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.846     2.011    UART_TX_INST/i_CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  UART_TX_INST/r_Clk_Count_reg[2]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.120     1.627    UART_TX_INST/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.608     1.527    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    r_counter_reg[16]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.077 r  r_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.077    data0[18]
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.873     2.039    i_CLK100MHZ_IBUF_BUFG
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[18]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y119   FSM_sequential_i_lim_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y120   FSM_sequential_i_lim_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y115   FSM_sequential_i_lim_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y107   i_limit_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y107   i_limit_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y107   i_limit_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y107   i_limit_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y108   i_limit_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y108   i_limit_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y119   FSM_sequential_i_lim_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y119   FSM_sequential_i_lim_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y120   FSM_sequential_i_lim_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y120   FSM_sequential_i_lim_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y115   FSM_sequential_i_lim_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y115   FSM_sequential_i_lim_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y107   i_limit_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y107   i_limit_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y107   i_limit_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y107   i_limit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y119   FSM_sequential_i_lim_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y119   FSM_sequential_i_lim_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y120   FSM_sequential_i_lim_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y120   FSM_sequential_i_lim_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y115   FSM_sequential_i_lim_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y115   FSM_sequential_i_lim_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y107   i_limit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y107   i_limit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y107   i_limit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y107   i_limit_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btn[0]
                            (input port)
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.225ns  (logic 5.017ns (41.040%)  route 7.208ns (58.960%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  i_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    i_btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  i_btn_IBUF[0]_inst/O
                         net (fo=1, routed)           7.208     8.695    o_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.530    12.225 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.225    o_led[0]
    H5                                                                r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btn[0]
                            (input port)
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.381ns  (logic 1.486ns (33.910%)  route 2.896ns (66.090%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  i_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    i_btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  i_btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.896     3.151    o_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.231     4.381 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.381    o_led[0]
    H5                                                                r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TX_INST/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 3.979ns (48.689%)  route 4.193ns (51.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.726     5.329    UART_TX_INST/i_CLK100MHZ_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  UART_TX_INST/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  UART_TX_INST/o_TX_Serial_reg/Q
                         net (fo=1, routed)           4.193     9.977    o_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.500 r  o_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    13.500    o_uart_txd
    D10                                                               r  o_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_rgb_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.833ns  (logic 3.998ns (68.540%)  route 1.835ns (31.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.709     5.311    i_CLK100MHZ_IBUF_BUFG
    SLICE_X85Y113        FDRE                                         r  r_rgb_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  r_rgb_val_reg[2]/Q
                         net (fo=2, routed)           1.835     7.602    o_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    11.145 r  o_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.145    o_led0_r
    G6                                                                r  o_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_rgb_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.820ns  (logic 3.985ns (68.470%)  route 1.835ns (31.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.710     5.312    i_CLK100MHZ_IBUF_BUFG
    SLICE_X85Y112        FDRE                                         r  r_rgb_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_fdre_C_Q)         0.456     5.768 r  r_rgb_val_reg[1]/Q
                         net (fo=2, routed)           1.835     7.603    o_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    11.133 r  o_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    11.133    o_led0_g
    F6                                                                r  o_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_rgb_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.676ns  (logic 4.000ns (70.479%)  route 1.675ns (29.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.711     5.313    i_CLK100MHZ_IBUF_BUFG
    SLICE_X86Y113        FDRE                                         r  r_rgb_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  r_rgb_val_reg[0]/Q
                         net (fo=2, routed)           1.675     7.445    o_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    10.989 r  o_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.989    o_led0_b
    E1                                                                r  o_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_out_val_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 3.967ns (70.456%)  route 1.663ns (29.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.717     5.319    i_CLK100MHZ_IBUF_BUFG
    SLICE_X86Y100        FDSE                                         r  r_out_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDSE (Prop_fdse_C_Q)         0.456     5.775 r  r_out_val_reg[1]/Q
                         net (fo=1, routed)           1.663     7.439    o_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.511    10.949 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.949    o_led[1]
    J5                                                                r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_out_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.577ns  (logic 4.033ns (72.312%)  route 1.544ns (27.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.726     5.329    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  r_out_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  r_out_val_reg[3]/Q
                         net (fo=2, routed)           1.544     7.329    o_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.906 r  o_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.906    o_led[3]
    T10                                                               r  o_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_out_val_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.353ns (80.373%)  route 0.330ns (19.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.602     1.521    i_CLK100MHZ_IBUF_BUFG
    SLICE_X86Y100        FDSE                                         r  r_out_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDSE (Prop_fdse_C_Q)         0.141     1.662 r  r_out_val_reg[1]/Q
                         net (fo=1, routed)           0.330     1.993    o_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.212     3.204 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.204    o_led[1]
    J5                                                                r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_out_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.418ns (82.676%)  route 0.297ns (17.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.605     1.524    i_CLK100MHZ_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  r_out_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  r_out_val_reg[3]/Q
                         net (fo=2, routed)           0.297     1.963    o_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.240 r  o_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.240    o_led[3]
    T10                                                               r  o_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_rgb_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.386ns (80.185%)  route 0.342ns (19.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.597     1.516    i_CLK100MHZ_IBUF_BUFG
    SLICE_X86Y113        FDRE                                         r  r_rgb_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  r_rgb_val_reg[0]/Q
                         net (fo=2, routed)           0.342     2.000    o_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.245 r  o_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.245    o_led0_b
    E1                                                                r  o_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_rgb_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.371ns (77.584%)  route 0.396ns (22.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.597     1.516    i_CLK100MHZ_IBUF_BUFG
    SLICE_X85Y112        FDRE                                         r  r_rgb_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  r_rgb_val_reg[1]/Q
                         net (fo=2, routed)           0.396     2.054    o_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.284 r  o_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.284    o_led0_g
    F6                                                                r  o_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_rgb_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.384ns (77.745%)  route 0.396ns (22.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.596     1.515    i_CLK100MHZ_IBUF_BUFG
    SLICE_X85Y113        FDRE                                         r  r_rgb_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  r_rgb_val_reg[2]/Q
                         net (fo=2, routed)           0.396     2.053    o_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.295 r  o_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.295    o_led0_r
    G6                                                                r  o_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_TX_INST/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.364ns (51.330%)  route 1.294ns (48.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.605     1.524    UART_TX_INST/i_CLK100MHZ_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  UART_TX_INST/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  UART_TX_INST/o_TX_Serial_reg/Q
                         net (fo=1, routed)           1.294     2.959    o_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.183 r  o_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.183    o_uart_txd
    D10                                                               r  o_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            i_limits_reg[0][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.448ns  (logic 1.688ns (19.976%)  route 6.760ns (80.024%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  i_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  i_sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.933     7.474    i_sw_IBUF[0]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.146     7.620 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.828     8.448    i_limits[0][0]_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  i_limits_reg[0][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.577     4.999    i_CLK100MHZ_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  i_limits_reg[0][20]/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            i_limits_reg[0][21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.448ns  (logic 1.688ns (19.976%)  route 6.760ns (80.024%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  i_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  i_sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.933     7.474    i_sw_IBUF[0]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.146     7.620 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.828     8.448    i_limits[0][0]_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  i_limits_reg[0][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.577     4.999    i_CLK100MHZ_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  i_limits_reg[0][21]/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            i_limits_reg[0][22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.448ns  (logic 1.688ns (19.976%)  route 6.760ns (80.024%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  i_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  i_sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.933     7.474    i_sw_IBUF[0]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.146     7.620 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.828     8.448    i_limits[0][0]_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  i_limits_reg[0][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.577     4.999    i_CLK100MHZ_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  i_limits_reg[0][22]/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            i_limits_reg[0][23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.448ns  (logic 1.688ns (19.976%)  route 6.760ns (80.024%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  i_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  i_sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.933     7.474    i_sw_IBUF[0]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.146     7.620 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.828     8.448    i_limits[0][0]_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  i_limits_reg[0][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.577     4.999    i_CLK100MHZ_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  i_limits_reg[0][23]/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            i_limits_reg[0][28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.688ns (20.062%)  route 6.724ns (79.938%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  i_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  i_sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.933     7.474    i_sw_IBUF[0]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.146     7.620 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.792     8.412    i_limits[0][0]_i_1_n_0
    SLICE_X84Y126        FDRE                                         r  i_limits_reg[0][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.579     5.001    i_CLK100MHZ_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  i_limits_reg[0][28]/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            i_limits_reg[0][29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.688ns (20.062%)  route 6.724ns (79.938%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  i_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  i_sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.933     7.474    i_sw_IBUF[0]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.146     7.620 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.792     8.412    i_limits[0][0]_i_1_n_0
    SLICE_X84Y126        FDRE                                         r  i_limits_reg[0][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.579     5.001    i_CLK100MHZ_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  i_limits_reg[0][29]/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            i_limits_reg[0][30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.688ns (20.062%)  route 6.724ns (79.938%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  i_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  i_sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.933     7.474    i_sw_IBUF[0]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.146     7.620 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.792     8.412    i_limits[0][0]_i_1_n_0
    SLICE_X84Y126        FDRE                                         r  i_limits_reg[0][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.579     5.001    i_CLK100MHZ_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  i_limits_reg[0][30]/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            i_limits_reg[0][31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.688ns (20.062%)  route 6.724ns (79.938%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  i_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  i_sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.933     7.474    i_sw_IBUF[0]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.146     7.620 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.792     8.412    i_limits[0][0]_i_1_n_0
    SLICE_X84Y126        FDRE                                         r  i_limits_reg[0][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.579     5.001    i_CLK100MHZ_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  i_limits_reg[0][31]/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            i_limits_reg[0][10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.315ns  (logic 1.688ns (20.296%)  route 6.627ns (79.704%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  i_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  i_sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.933     7.474    i_sw_IBUF[0]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.146     7.620 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.695     8.315    i_limits[0][0]_i_1_n_0
    SLICE_X84Y121        FDSE                                         r  i_limits_reg[0][10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.582     5.004    i_CLK100MHZ_IBUF_BUFG
    SLICE_X84Y121        FDSE                                         r  i_limits_reg[0][10]/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            i_limits_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.315ns  (logic 1.688ns (20.296%)  route 6.627ns (79.704%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  i_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  i_sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.933     7.474    i_sw_IBUF[0]
    SLICE_X88Y119        LUT3 (Prop_lut3_I2_O)        0.146     7.620 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.695     8.315    i_limits[0][0]_i_1_n_0
    SLICE_X84Y121        FDRE                                         r  i_limits_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.582     5.004    i_CLK100MHZ_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  i_limits_reg[0][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            FSM_sequential_i_lim_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.540ns  (logic 0.343ns (13.517%)  route 2.197ns (86.483%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  i_sw_IBUF[3]_inst/O
                         net (fo=6, routed)           2.197     2.495    i_sw_IBUF[3]
    SLICE_X83Y119        LUT6 (Prop_lut6_I4_O)        0.045     2.540 r  FSM_sequential_i_lim_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.540    FSM_sequential_i_lim_state[0]_i_1_n_0
    SLICE_X83Y119        FDRE                                         r  FSM_sequential_i_lim_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.861     2.027    i_CLK100MHZ_IBUF_BUFG
    SLICE_X83Y119        FDRE                                         r  FSM_sequential_i_lim_state_reg[0]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            r_rgb_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.680ns  (logic 0.279ns (10.424%)  route 2.401ns (89.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  i_sw_IBUF[2]_inst/O
                         net (fo=3, routed)           2.401     2.680    i_sw_IBUF[2]
    SLICE_X85Y113        FDRE                                         r  r_rgb_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.866     2.032    i_CLK100MHZ_IBUF_BUFG
    SLICE_X85Y113        FDRE                                         r  r_rgb_val_reg[2]/C

Slack:                    inf
  Source:                 i_sw[1]
                            (input port)
  Destination:            FSM_sequential_i_lim_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.768ns  (logic 0.322ns (11.630%)  route 2.446ns (88.370%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  i_sw[1] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.446     2.723    i_sw_IBUF[1]
    SLICE_X88Y120        LUT6 (Prop_lut6_I0_O)        0.045     2.768 r  FSM_sequential_i_lim_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.768    FSM_sequential_i_lim_state[1]_i_1_n_0
    SLICE_X88Y120        FDRE                                         r  FSM_sequential_i_lim_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.861     2.027    i_CLK100MHZ_IBUF_BUFG
    SLICE_X88Y120        FDRE                                         r  FSM_sequential_i_lim_state_reg[1]/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            r_rgb_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.776ns  (logic 0.309ns (11.122%)  route 2.467ns (88.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  i_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  i_sw_IBUF[0]_inst/O
                         net (fo=3, routed)           2.467     2.776    i_sw_IBUF[0]
    SLICE_X86Y113        FDRE                                         r  r_rgb_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.867     2.033    i_CLK100MHZ_IBUF_BUFG
    SLICE_X86Y113        FDRE                                         r  r_rgb_val_reg[0]/C

Slack:                    inf
  Source:                 i_sw[1]
                            (input port)
  Destination:            r_rgb_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.779ns  (logic 0.277ns (9.961%)  route 2.503ns (90.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  i_sw[1] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.503     2.779    i_sw_IBUF[1]
    SLICE_X85Y112        FDRE                                         r  r_rgb_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.868     2.033    i_CLK100MHZ_IBUF_BUFG
    SLICE_X85Y112        FDRE                                         r  r_rgb_val_reg[1]/C

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            FSM_sequential_i_lim_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.793ns  (logic 0.343ns (12.290%)  route 2.450ns (87.710%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  i_sw_IBUF[3]_inst/O
                         net (fo=6, routed)           2.450     2.748    i_sw_IBUF[3]
    SLICE_X89Y115        LUT6 (Prop_lut6_I4_O)        0.045     2.793 r  FSM_sequential_i_lim_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.793    FSM_sequential_i_lim_state[2]_i_1_n_0
    SLICE_X89Y115        FDRE                                         r  FSM_sequential_i_lim_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.866     2.032    i_CLK100MHZ_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  FSM_sequential_i_lim_state_reg[2]/C

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            i_limits_reg[2][28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.958ns  (logic 0.343ns (11.605%)  route 2.615ns (88.395%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  i_sw_IBUF[3]_inst/O
                         net (fo=6, routed)           2.472     2.770    i_sw_IBUF[3]
    SLICE_X89Y115        LUT3 (Prop_lut3_I1_O)        0.045     2.815 r  i_limits[2][0]_i_1/O
                         net (fo=32, routed)          0.143     2.958    i_limits[2][0]_i_1_n_0
    SLICE_X88Y116        FDRE                                         r  i_limits_reg[2][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.866     2.031    i_CLK100MHZ_IBUF_BUFG
    SLICE_X88Y116        FDRE                                         r  i_limits_reg[2][28]/C

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            i_limits_reg[2][29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.958ns  (logic 0.343ns (11.605%)  route 2.615ns (88.395%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  i_sw_IBUF[3]_inst/O
                         net (fo=6, routed)           2.472     2.770    i_sw_IBUF[3]
    SLICE_X89Y115        LUT3 (Prop_lut3_I1_O)        0.045     2.815 r  i_limits[2][0]_i_1/O
                         net (fo=32, routed)          0.143     2.958    i_limits[2][0]_i_1_n_0
    SLICE_X88Y116        FDRE                                         r  i_limits_reg[2][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.866     2.031    i_CLK100MHZ_IBUF_BUFG
    SLICE_X88Y116        FDRE                                         r  i_limits_reg[2][29]/C

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            i_limits_reg[2][30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.958ns  (logic 0.343ns (11.605%)  route 2.615ns (88.395%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  i_sw_IBUF[3]_inst/O
                         net (fo=6, routed)           2.472     2.770    i_sw_IBUF[3]
    SLICE_X89Y115        LUT3 (Prop_lut3_I1_O)        0.045     2.815 r  i_limits[2][0]_i_1/O
                         net (fo=32, routed)          0.143     2.958    i_limits[2][0]_i_1_n_0
    SLICE_X88Y116        FDRE                                         r  i_limits_reg[2][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.866     2.031    i_CLK100MHZ_IBUF_BUFG
    SLICE_X88Y116        FDRE                                         r  i_limits_reg[2][30]/C

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            i_limits_reg[2][31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.958ns  (logic 0.343ns (11.605%)  route 2.615ns (88.395%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  i_sw_IBUF[3]_inst/O
                         net (fo=6, routed)           2.472     2.770    i_sw_IBUF[3]
    SLICE_X89Y115        LUT3 (Prop_lut3_I1_O)        0.045     2.815 r  i_limits[2][0]_i_1/O
                         net (fo=32, routed)          0.143     2.958    i_limits[2][0]_i_1_n_0
    SLICE_X88Y116        FDRE                                         r  i_limits_reg[2][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    i_CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.866     2.031    i_CLK100MHZ_IBUF_BUFG
    SLICE_X88Y116        FDRE                                         r  i_limits_reg[2][31]/C





