# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do tb_script.tcl
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# 
# vlog -sv ./ReversiveCounter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:42 on Feb 01,2018
# vlog -reportprogress 300 -sv ./ReversiveCounter.sv 
# -- Compiling module ReversiveCounter
# 
# Top level modules:
# 	ReversiveCounter
# End time: 21:42:42 on Feb 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv ./KGB.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:43 on Feb 01,2018
# vlog -reportprogress 300 -sv ./KGB.sv 
# -- Compiling module KGB
# 
# Top level modules:
# 	KGB
# End time: 21:42:43 on Feb 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv ./SerialLoopFilter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:43 on Feb 01,2018
# vlog -reportprogress 300 -sv ./SerialLoopFilter.sv 
# -- Compiling module SerialLoopFilter
# 
# Top level modules:
# 	SerialLoopFilter
# End time: 21:42:43 on Feb 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv ./PhaseDetector.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:43 on Feb 01,2018
# vlog -reportprogress 300 -sv ./PhaseDetector.sv 
# -- Compiling module PhaseDetector
# 
# Top level modules:
# 	PhaseDetector
# End time: 21:42:43 on Feb 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv ./PhaseController.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:43 on Feb 01,2018
# vlog -reportprogress 300 -sv ./PhaseController.sv 
# -- Compiling module PhaseController
# 
# Top level modules:
# 	PhaseController
# End time: 21:42:43 on Feb 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv ./FreqDivider.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:43 on Feb 01,2018
# vlog -reportprogress 300 -sv ./FreqDivider.sv 
# -- Compiling module FreqDivider
# 
# Top level modules:
# 	FreqDivider
# End time: 21:42:43 on Feb 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv ./DPLL.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:43 on Feb 01,2018
# vlog -reportprogress 300 -sv ./DPLL.sv 
# -- Compiling module DPLL
# 
# Top level modules:
# 	DPLL
# End time: 21:42:43 on Feb 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv ./top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:43 on Feb 01,2018
# vlog -reportprogress 300 -sv ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:42:43 on Feb 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv ./tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:44 on Feb 01,2018
# vlog -reportprogress 300 -sv ./tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:42:44 on Feb 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -voptargs="+acc" tb
# vsim -t 1ns -voptargs=""+acc"" tb 
# Start time: 21:42:44 on Feb 01,2018
# Loading sv_std.std
# Loading work.tb
# Loading work.top
# Loading work.DPLL
# Loading work.PhaseDetector
# Loading work.SerialLoopFilter
# Loading work.KGB
# Loading work.ReversiveCounter
# Loading work.PhaseController
# Loading work.FreqDivider
# ** Warning: (vsim-3015) ./PhaseController.sv(14): [PCDPC] - Port size (8) does not match connection size (7) for port 'loadingValue_i'. The port definition is at: ./ReversiveCounter.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_implementation/dpll/phaseController/resetCounter File: ./ReversiveCounter.sv
# ** Warning: (vsim-3015) ./PhaseController.sv(14): [PCDPC] - Port size (8) does not match connection size (7) for port 'value_o'. The port definition is at: ./ReversiveCounter.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_implementation/dpll/phaseController/resetCounter File: ./ReversiveCounter.sv
# ** Warning: (vsim-3015) ./DPLL.sv(48): [PCDPC] - Port size (8) does not match connection size (7) for port 'divFactor_i'. The port definition is at: ./FreqDivider.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb/top_implementation/dpll/divider File: ./FreqDivider.sv
# 
# add wave /tb/clk_i
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rom12  Hostname: DESKTOP-L0MVMAS  ProcessID: 15680
#           Attempting to use alternate WLF file "./wlft384023".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft384023
# add wave /tb/reset_i
# add wave /tb/signal_i
# add wave /tb/signal_o
# 
# add wave /tb/top_implementation/dpll/forwarding
# add wave /tb/top_implementation/dpll/slowing
# add wave /tb/top_implementation/dpll/negativeShift
# add wave /tb/top_implementation/dpll/positiveShift
# add wave /tb/top_implementation/dpll/phasedSignal
# 
# add wave /tb/top_implementation/dpll/filter/kgbM/loadNewValue
# add wave /tb/top_implementation/dpll/filter/kgbM/counter
# add wave /tb/top_implementation/dpll/filter/kgbM/triggeredMax_o
# add wave /tb/top_implementation/dpll/filter/kgbM/triggeredMin_o
# 
# add wave /tb/top_implementation/dpll/filter/resetCounter/value_o
# 
# add wave /tb/top_implementation/dpll/filter/kgbN/loadNewValue
# add wave /tb/top_implementation/dpll/filter/kgbN/counter
# add wave /tb/top_implementation/dpll/filter/resetValue
# add wave /tb/top_implementation/dpll/filter/kgbN/triggeredMax_o
# add wave /tb/top_implementation/dpll/filter/kgbN/triggeredMin_o
# 
# add wave /tb/top_implementation/dpll/phaseController/counter
# add wave /tb/top_implementation/dpll/phaseController/counterOverflowFlag
# add wave /tb/top_implementation/dpll/phaseController/loadingValue
# 
# configure wave -timelineunits us
# run -all
# ** Note: $stop    : ./tb.sv(21)
#    Time: 50 ms  Iteration: 0  Instance: /tb
# Break in Module tb at ./tb.sv line 21
# wave zoom full
# 0 ns
# 52500 us
# Can't move the Now cursor.
# End time: 14:59:54 on Feb 02,2018, Elapsed time: 17:17:10
# Errors: 1, Warnings: 5
