--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml DEM_NP_10BIT_SSUD_HT7D_LCD.twx
DEM_NP_10BIT_SSUD_HT7D_LCD.ncd -o DEM_NP_10BIT_SSUD_HT7D_LCD.twr
DEM_NP_10BIT_SSUD_HT7D_LCD.pcf -ucf KIT_XC3S500E_PQ208.ucf

Design file:              DEM_NP_10BIT_SSUD_HT7D_LCD.ncd
Physical constraint file: DEM_NP_10BIT_SSUD_HT7D_LCD.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CKHT
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<0>      |    9.015(F)|   -0.655(F)|CKHT_BUFGP        |   0.000|
BTN<1>      |    2.151(F)|    0.525(F)|CKHT_BUFGP        |   0.000|
BTN<2>      |    2.803(F)|    0.539(F)|CKHT_BUFGP        |   0.000|
SW<0>       |    6.220(F)|   -1.334(F)|CKHT_BUFGP        |   0.000|
SW<1>       |    6.212(F)|   -1.336(F)|CKHT_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock CKHT to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CATHODE<0>  |    8.175(F)|CKHT_BUFGP        |   0.000|
CATHODE<1>  |    8.534(F)|CKHT_BUFGP        |   0.000|
CATHODE<2>  |    9.481(F)|CKHT_BUFGP        |   0.000|
CATHODE<3>  |    9.417(F)|CKHT_BUFGP        |   0.000|
CATHODE<4>  |    9.482(F)|CKHT_BUFGP        |   0.000|
CATHODE<5>  |    9.720(F)|CKHT_BUFGP        |   0.000|
CATHODE<6>  |    9.317(F)|CKHT_BUFGP        |   0.000|
CATHODE<7>  |   10.300(F)|CKHT_BUFGP        |   0.000|
LCD_DB<0>   |    7.797(F)|CKHT_BUFGP        |   0.000|
LCD_DB<1>   |    8.224(F)|CKHT_BUFGP        |   0.000|
LCD_DB<2>   |    8.017(F)|CKHT_BUFGP        |   0.000|
LCD_DB<3>   |    7.850(F)|CKHT_BUFGP        |   0.000|
LCD_DB<4>   |    7.874(F)|CKHT_BUFGP        |   0.000|
LCD_DB<5>   |    7.525(F)|CKHT_BUFGP        |   0.000|
LCD_DB<6>   |    7.540(F)|CKHT_BUFGP        |   0.000|
LCD_DB<7>   |    6.996(F)|CKHT_BUFGP        |   0.000|
LCD_E       |    8.175(F)|CKHT_BUFGP        |   0.000|
LCD_RS      |    6.976(F)|CKHT_BUFGP        |   0.000|
LED<0>      |    7.958(F)|CKHT_BUFGP        |   0.000|
LED<1>      |    9.525(F)|CKHT_BUFGP        |   0.000|
SSEG<0>     |   21.716(F)|CKHT_BUFGP        |   0.000|
SSEG<1>     |   20.940(F)|CKHT_BUFGP        |   0.000|
SSEG<2>     |   21.175(F)|CKHT_BUFGP        |   0.000|
SSEG<3>     |   21.947(F)|CKHT_BUFGP        |   0.000|
SSEG<4>     |   21.208(F)|CKHT_BUFGP        |   0.000|
SSEG<5>     |   21.410(F)|CKHT_BUFGP        |   0.000|
SSEG<6>     |   21.700(F)|CKHT_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |         |         |         |   10.726|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |SSEG<0>        |   11.270|
SW<0>          |SSEG<1>        |   10.494|
SW<0>          |SSEG<2>        |   11.050|
SW<0>          |SSEG<3>        |   11.501|
SW<0>          |SSEG<4>        |   10.762|
SW<0>          |SSEG<5>        |   11.285|
SW<0>          |SSEG<6>        |   11.254|
SW<1>          |SSEG<0>        |   11.648|
SW<1>          |SSEG<1>        |   10.872|
SW<1>          |SSEG<2>        |   11.317|
SW<1>          |SSEG<3>        |   11.879|
SW<1>          |SSEG<4>        |   11.140|
SW<1>          |SSEG<5>        |   11.552|
SW<1>          |SSEG<6>        |   11.632|
SWP            |LCD_P          |    6.851|
---------------+---------------+---------+


Analysis completed Fri Apr 07 11:44:10 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4525 MB



