-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act is
generic (
    C_M_AXI_INOUT1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_INOUT1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT1_DATA_WIDTH : INTEGER := 256;
    C_M_AXI_INOUT1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_INOUT2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT2_DATA_WIDTH : INTEGER := 256;
    C_M_AXI_INOUT2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT3_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_INOUT3_ID_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT3_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT3_DATA_WIDTH : INTEGER := 256;
    C_M_AXI_INOUT3_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT3_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT3_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT3_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT4_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_INOUT4_ID_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT4_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT4_DATA_WIDTH : INTEGER := 256;
    C_M_AXI_INOUT4_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT4_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT4_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INOUT4_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WEIGHTS_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_WEIGHTS_ID_WIDTH : INTEGER := 1;
    C_M_AXI_WEIGHTS_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WEIGHTS_DATA_WIDTH : INTEGER := 256;
    C_M_AXI_WEIGHTS_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WEIGHTS_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WEIGHTS_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WEIGHTS_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_INOUT1_USER_VALUE : INTEGER := 0;
    C_M_AXI_INOUT1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_INOUT1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_INOUT2_USER_VALUE : INTEGER := 0;
    C_M_AXI_INOUT2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_INOUT2_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_INOUT3_USER_VALUE : INTEGER := 0;
    C_M_AXI_INOUT3_PROT_VALUE : INTEGER := 0;
    C_M_AXI_INOUT3_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_INOUT4_USER_VALUE : INTEGER := 0;
    C_M_AXI_INOUT4_PROT_VALUE : INTEGER := 0;
    C_M_AXI_INOUT4_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_WEIGHTS_USER_VALUE : INTEGER := 0;
    C_M_AXI_WEIGHTS_PROT_VALUE : INTEGER := 0;
    C_M_AXI_WEIGHTS_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_inout1_AWVALID : OUT STD_LOGIC;
    m_axi_inout1_AWREADY : IN STD_LOGIC;
    m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT1_ADDR_WIDTH-1 downto 0);
    m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT1_ID_WIDTH-1 downto 0);
    m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT1_AWUSER_WIDTH-1 downto 0);
    m_axi_inout1_WVALID : OUT STD_LOGIC;
    m_axi_inout1_WREADY : IN STD_LOGIC;
    m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT1_DATA_WIDTH-1 downto 0);
    m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT1_DATA_WIDTH/8-1 downto 0);
    m_axi_inout1_WLAST : OUT STD_LOGIC;
    m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT1_ID_WIDTH-1 downto 0);
    m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT1_WUSER_WIDTH-1 downto 0);
    m_axi_inout1_ARVALID : OUT STD_LOGIC;
    m_axi_inout1_ARREADY : IN STD_LOGIC;
    m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT1_ADDR_WIDTH-1 downto 0);
    m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT1_ID_WIDTH-1 downto 0);
    m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT1_ARUSER_WIDTH-1 downto 0);
    m_axi_inout1_RVALID : IN STD_LOGIC;
    m_axi_inout1_RREADY : OUT STD_LOGIC;
    m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT1_DATA_WIDTH-1 downto 0);
    m_axi_inout1_RLAST : IN STD_LOGIC;
    m_axi_inout1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT1_ID_WIDTH-1 downto 0);
    m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT1_RUSER_WIDTH-1 downto 0);
    m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BVALID : IN STD_LOGIC;
    m_axi_inout1_BREADY : OUT STD_LOGIC;
    m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT1_ID_WIDTH-1 downto 0);
    m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT1_BUSER_WIDTH-1 downto 0);
    m_axi_inout2_AWVALID : OUT STD_LOGIC;
    m_axi_inout2_AWREADY : IN STD_LOGIC;
    m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT2_ADDR_WIDTH-1 downto 0);
    m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT2_ID_WIDTH-1 downto 0);
    m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT2_AWUSER_WIDTH-1 downto 0);
    m_axi_inout2_WVALID : OUT STD_LOGIC;
    m_axi_inout2_WREADY : IN STD_LOGIC;
    m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT2_DATA_WIDTH-1 downto 0);
    m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT2_DATA_WIDTH/8-1 downto 0);
    m_axi_inout2_WLAST : OUT STD_LOGIC;
    m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT2_ID_WIDTH-1 downto 0);
    m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT2_WUSER_WIDTH-1 downto 0);
    m_axi_inout2_ARVALID : OUT STD_LOGIC;
    m_axi_inout2_ARREADY : IN STD_LOGIC;
    m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT2_ADDR_WIDTH-1 downto 0);
    m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT2_ID_WIDTH-1 downto 0);
    m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT2_ARUSER_WIDTH-1 downto 0);
    m_axi_inout2_RVALID : IN STD_LOGIC;
    m_axi_inout2_RREADY : OUT STD_LOGIC;
    m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT2_DATA_WIDTH-1 downto 0);
    m_axi_inout2_RLAST : IN STD_LOGIC;
    m_axi_inout2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT2_ID_WIDTH-1 downto 0);
    m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT2_RUSER_WIDTH-1 downto 0);
    m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BVALID : IN STD_LOGIC;
    m_axi_inout2_BREADY : OUT STD_LOGIC;
    m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT2_ID_WIDTH-1 downto 0);
    m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT2_BUSER_WIDTH-1 downto 0);
    m_axi_inout3_AWVALID : OUT STD_LOGIC;
    m_axi_inout3_AWREADY : IN STD_LOGIC;
    m_axi_inout3_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT3_ADDR_WIDTH-1 downto 0);
    m_axi_inout3_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT3_ID_WIDTH-1 downto 0);
    m_axi_inout3_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_inout3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout3_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT3_AWUSER_WIDTH-1 downto 0);
    m_axi_inout3_WVALID : OUT STD_LOGIC;
    m_axi_inout3_WREADY : IN STD_LOGIC;
    m_axi_inout3_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT3_DATA_WIDTH-1 downto 0);
    m_axi_inout3_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT3_DATA_WIDTH/8-1 downto 0);
    m_axi_inout3_WLAST : OUT STD_LOGIC;
    m_axi_inout3_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT3_ID_WIDTH-1 downto 0);
    m_axi_inout3_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT3_WUSER_WIDTH-1 downto 0);
    m_axi_inout3_ARVALID : OUT STD_LOGIC;
    m_axi_inout3_ARREADY : IN STD_LOGIC;
    m_axi_inout3_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT3_ADDR_WIDTH-1 downto 0);
    m_axi_inout3_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT3_ID_WIDTH-1 downto 0);
    m_axi_inout3_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_inout3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout3_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT3_ARUSER_WIDTH-1 downto 0);
    m_axi_inout3_RVALID : IN STD_LOGIC;
    m_axi_inout3_RREADY : OUT STD_LOGIC;
    m_axi_inout3_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT3_DATA_WIDTH-1 downto 0);
    m_axi_inout3_RLAST : IN STD_LOGIC;
    m_axi_inout3_RID : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT3_ID_WIDTH-1 downto 0);
    m_axi_inout3_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT3_RUSER_WIDTH-1 downto 0);
    m_axi_inout3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout3_BVALID : IN STD_LOGIC;
    m_axi_inout3_BREADY : OUT STD_LOGIC;
    m_axi_inout3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout3_BID : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT3_ID_WIDTH-1 downto 0);
    m_axi_inout3_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT3_BUSER_WIDTH-1 downto 0);
    m_axi_inout4_AWVALID : OUT STD_LOGIC;
    m_axi_inout4_AWREADY : IN STD_LOGIC;
    m_axi_inout4_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT4_ADDR_WIDTH-1 downto 0);
    m_axi_inout4_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT4_ID_WIDTH-1 downto 0);
    m_axi_inout4_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_inout4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout4_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT4_AWUSER_WIDTH-1 downto 0);
    m_axi_inout4_WVALID : OUT STD_LOGIC;
    m_axi_inout4_WREADY : IN STD_LOGIC;
    m_axi_inout4_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT4_DATA_WIDTH-1 downto 0);
    m_axi_inout4_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT4_DATA_WIDTH/8-1 downto 0);
    m_axi_inout4_WLAST : OUT STD_LOGIC;
    m_axi_inout4_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT4_ID_WIDTH-1 downto 0);
    m_axi_inout4_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT4_WUSER_WIDTH-1 downto 0);
    m_axi_inout4_ARVALID : OUT STD_LOGIC;
    m_axi_inout4_ARREADY : IN STD_LOGIC;
    m_axi_inout4_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT4_ADDR_WIDTH-1 downto 0);
    m_axi_inout4_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT4_ID_WIDTH-1 downto 0);
    m_axi_inout4_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_inout4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout4_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INOUT4_ARUSER_WIDTH-1 downto 0);
    m_axi_inout4_RVALID : IN STD_LOGIC;
    m_axi_inout4_RREADY : OUT STD_LOGIC;
    m_axi_inout4_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT4_DATA_WIDTH-1 downto 0);
    m_axi_inout4_RLAST : IN STD_LOGIC;
    m_axi_inout4_RID : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT4_ID_WIDTH-1 downto 0);
    m_axi_inout4_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT4_RUSER_WIDTH-1 downto 0);
    m_axi_inout4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout4_BVALID : IN STD_LOGIC;
    m_axi_inout4_BREADY : OUT STD_LOGIC;
    m_axi_inout4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout4_BID : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT4_ID_WIDTH-1 downto 0);
    m_axi_inout4_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_INOUT4_BUSER_WIDTH-1 downto 0);
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ADDR_WIDTH-1 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ID_WIDTH-1 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_AWUSER_WIDTH-1 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_DATA_WIDTH-1 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_DATA_WIDTH/8-1 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ID_WIDTH-1 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_WUSER_WIDTH-1 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ADDR_WIDTH-1 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ID_WIDTH-1 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ARUSER_WIDTH-1 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_DATA_WIDTH-1 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ID_WIDTH-1 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_RUSER_WIDTH-1 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_ID_WIDTH-1 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_WEIGHTS_BUSER_WIDTH-1 downto 0);
    num_images : IN STD_LOGIC_VECTOR (31 downto 0);
    reload_on_time_weights : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of ViT_act is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ViT_act_ViT_act,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.673800,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=902,HLS_SYN_DSP=0,HLS_SYN_FF=172584,HLS_SYN_LUT=270827,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (33 downto 0) := "0000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (33 downto 0) := "0000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (33 downto 0) := "0000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (33 downto 0) := "0000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (33 downto 0) := "0000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (33 downto 0) := "0000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (33 downto 0) := "0001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (33 downto 0) := "0010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (33 downto 0) := "0100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (33 downto 0) := "1000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_300 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_C0 : STD_LOGIC_VECTOR (8 downto 0) := "011000000";
    constant ap_const_lv49_0 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000000";
    constant ap_const_lv49_18300 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000011000001100000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv64_12000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000010010000000000000";
    constant ap_const_lv64_180 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000110000000";
    constant ap_const_lv64_24000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000100100000000000000";
    constant ap_const_lv64_300 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001100000000";
    constant ap_const_lv64_36000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000110110000000000000";
    constant ap_const_lv64_480 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000010010000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4096_lc_1 : STD_LOGIC_VECTOR (4095 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv288_lc_1 : STD_LOGIC_VECTOR (287 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal images : STD_LOGIC_VECTOR (63 downto 0);
    signal x : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_hidden : STD_LOGIC_VECTOR (63 downto 0);
    signal attn : STD_LOGIC_VECTOR (63 downto 0);
    signal attn_softmax_info : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal pos_embed : STD_LOGIC_VECTOR (63 downto 0);
    signal attn_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal attn_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal vit_weights_l1 : STD_LOGIC_VECTOR (63 downto 0);
    signal vit_bias_l1 : STD_LOGIC_VECTOR (63 downto 0);
    signal vit_weights_l2 : STD_LOGIC_VECTOR (63 downto 0);
    signal vit_bias_l2 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_bias_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal patch_embed_bias_r_ce0 : STD_LOGIC;
    signal patch_embed_bias_r_we0 : STD_LOGIC;
    signal patch_embed_bias_r_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal patch_embed_weights_r_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal patch_embed_weights_r_ce0 : STD_LOGIC;
    signal patch_embed_weights_r_we0 : STD_LOGIC;
    signal patch_embed_weights_r_q0 : STD_LOGIC_VECTOR (2047 downto 0);
    signal attn_scale_V : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    signal norm_eps_V : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal norm1_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal norm1_bias_ce0 : STD_LOGIC;
    signal norm1_bias_we0 : STD_LOGIC;
    signal norm1_bias_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal norm1_weights_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal norm1_weights_ce0 : STD_LOGIC;
    signal norm1_weights_we0 : STD_LOGIC;
    signal norm1_weights_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal linear_weights_ping_data_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linear_weights_ping_data_ce0 : STD_LOGIC;
    signal linear_weights_ping_data_we0 : STD_LOGIC;
    signal linear_weights_ping_data_q0 : STD_LOGIC_VECTOR (4095 downto 0);
    signal linear_bias_ping_data_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal linear_bias_ping_data_ce0 : STD_LOGIC;
    signal linear_bias_ping_data_we0 : STD_LOGIC;
    signal linear_bias_ping_data_d0 : STD_LOGIC_VECTOR (287 downto 0);
    signal linear_bias_ping_data_q0 : STD_LOGIC_VECTOR (287 downto 0);
    signal linear_weights_pong_data_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linear_weights_pong_data_ce0 : STD_LOGIC;
    signal linear_weights_pong_data_we0 : STD_LOGIC;
    signal linear_weights_pong_data_q0 : STD_LOGIC_VECTOR (4095 downto 0);
    signal linear_bias_pong_data_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal linear_bias_pong_data_ce0 : STD_LOGIC;
    signal linear_bias_pong_data_we0 : STD_LOGIC;
    signal linear_bias_pong_data_d0 : STD_LOGIC_VECTOR (287 downto 0);
    signal linear_bias_pong_data_q0 : STD_LOGIC_VECTOR (287 downto 0);
    signal norm2_weights_ce0 : STD_LOGIC;
    signal norm2_weights_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal norm2_bias_ce0 : STD_LOGIC;
    signal norm2_bias_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal norm_bias_read_reg_1082 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_weights_read_reg_1087 : STD_LOGIC_VECTOR (63 downto 0);
    signal vit_bias_l2_read_reg_1092 : STD_LOGIC_VECTOR (63 downto 0);
    signal vit_weights_l2_read_reg_1097 : STD_LOGIC_VECTOR (63 downto 0);
    signal vit_bias_l1_read_reg_1102 : STD_LOGIC_VECTOR (63 downto 0);
    signal vit_weights_l1_read_reg_1107 : STD_LOGIC_VECTOR (63 downto 0);
    signal attn_bias_read_reg_1112 : STD_LOGIC_VECTOR (63 downto 0);
    signal attn_weights_read_reg_1117 : STD_LOGIC_VECTOR (63 downto 0);
    signal pos_embed_read_reg_1122 : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_bias_read_reg_1127 : STD_LOGIC_VECTOR (63 downto 0);
    signal patch_embed_weights_read_reg_1132 : STD_LOGIC_VECTOR (63 downto 0);
    signal attn_softmax_info_read_reg_1137 : STD_LOGIC_VECTOR (63 downto 0);
    signal attn_read_reg_1143 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_hidden_read_reg_1149 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp3_read_reg_1155 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp2_read_reg_1162 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp1_read_reg_1169 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_read_reg_1176 : STD_LOGIC_VECTOR (63 downto 0);
    signal images_read_reg_1181 : STD_LOGIC_VECTOR (63 downto 0);
    signal reload_on_time_weights_read_read_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln124_1_fu_735_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal add_ln124_1_reg_1209 : STD_LOGIC_VECTOR (48 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln124_fu_746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln124_reg_1217 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln129_fu_786_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln129_reg_1222 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln124_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln129_1_fu_796_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln129_1_reg_1227 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln131_fu_808_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln131_reg_1238 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln133_fu_848_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln133_reg_1243 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln131_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln133_1_fu_854_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln133_1_reg_1248 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_fu_890_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_reg_1253 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln138_fu_929_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln138_reg_1261 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln170_fu_958_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln170_reg_1269 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln171_fu_1001_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln171_reg_1274 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln174_fu_1006_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln174_reg_1279 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln175_fu_1033_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln175_reg_1284 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln143_fu_1046_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln143_reg_1289 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln144_fu_1052_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln144_reg_1294 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal add_ln152_fu_1058_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln152_reg_1299 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal add_ln153_fu_1064_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln153_reg_1304 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal add_ln160_fu_1070_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln160_reg_1309 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal add_ln161_fu_1076_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln161_reg_1314 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_load_linear_weights_fu_437_ap_start : STD_LOGIC;
    signal grp_load_linear_weights_fu_437_ap_done : STD_LOGIC;
    signal grp_load_linear_weights_fu_437_ap_idle : STD_LOGIC;
    signal grp_load_linear_weights_fu_437_ap_ready : STD_LOGIC;
    signal grp_load_linear_weights_fu_437_weights_dst_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_linear_weights_fu_437_weights_dst_ce0 : STD_LOGIC;
    signal grp_load_linear_weights_fu_437_weights_dst_we0 : STD_LOGIC;
    signal grp_load_linear_weights_fu_437_weights_dst_d0 : STD_LOGIC_VECTOR (4095 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_load_linear_weights_fu_437_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_load_linear_weights_fu_437_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_load_linear_weights_fu_437_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_load_linear_weights_fu_437_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_weights_fu_437_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_load_linear_weights_fu_437_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_load_linear_weights_fu_437_weights_src : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_linear_weights_fu_437_out_dim_offset : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_weights_fu_437_in_dim_offset : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_AWVALID : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout2_AWREADY : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_WVALID : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout2_WREADY : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_WLAST : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_ARVALID : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_RREADY : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout2_BVALID : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout2_BREADY : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout2_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout2_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_dst : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_AWVALID : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_WVALID : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_WLAST : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_ARVALID : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout1_ARREADY : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_RVALID : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout1_RREADY : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout1_RDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_RLAST : STD_LOGIC;
    signal grp_compute_linear_fu_486_m_axi_inout1_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_linear_fu_486_m_axi_inout1_BREADY : STD_LOGIC;
    signal grp_compute_linear_fu_486_src : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_linear_fu_486_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_linear_fu_486_weights_ce0 : STD_LOGIC;
    signal grp_compute_linear_fu_486_weights_d0 : STD_LOGIC_VECTOR (4095 downto 0);
    signal grp_compute_linear_fu_486_weights_q0 : STD_LOGIC_VECTOR (4095 downto 0);
    signal grp_compute_linear_fu_486_weights_we0 : STD_LOGIC;
    signal grp_compute_linear_fu_486_weights_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_linear_fu_486_weights_ce1 : STD_LOGIC;
    signal grp_compute_linear_fu_486_weights_d1 : STD_LOGIC_VECTOR (4095 downto 0);
    signal grp_compute_linear_fu_486_weights_we1 : STD_LOGIC;
    signal grp_compute_linear_fu_486_bias_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_linear_fu_486_bias_ce0 : STD_LOGIC;
    signal grp_compute_linear_fu_486_bias_d0 : STD_LOGIC_VECTOR (287 downto 0);
    signal grp_compute_linear_fu_486_bias_q0 : STD_LOGIC_VECTOR (287 downto 0);
    signal grp_compute_linear_fu_486_bias_we0 : STD_LOGIC;
    signal grp_compute_linear_fu_486_bias_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_linear_fu_486_bias_ce1 : STD_LOGIC;
    signal grp_compute_linear_fu_486_bias_d1 : STD_LOGIC_VECTOR (287 downto 0);
    signal grp_compute_linear_fu_486_bias_we1 : STD_LOGIC;
    signal grp_compute_linear_fu_486_out_dim_offset : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_linear_fu_486_in_dim_offset : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_linear_fu_486_use_gelu_offset : STD_LOGIC;
    signal grp_compute_linear_fu_486_ap_start : STD_LOGIC;
    signal grp_compute_linear_fu_486_ap_done : STD_LOGIC;
    signal grp_compute_linear_fu_486_ap_ready : STD_LOGIC;
    signal grp_compute_linear_fu_486_ap_idle : STD_LOGIC;
    signal grp_compute_linear_fu_486_ap_continue : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_ap_start : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_ap_done : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_ap_idle : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_ap_ready : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_one_time_weights_fu_564_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_patch_embed_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_one_time_weights_fu_564_patch_embed_bias_ce0 : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_patch_embed_bias_we0 : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_patch_embed_bias_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_load_one_time_weights_fu_564_patch_embed_weights_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_load_one_time_weights_fu_564_patch_embed_weights_ce0 : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_patch_embed_weights_we0 : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_patch_embed_weights_d0 : STD_LOGIC_VECTOR (2047 downto 0);
    signal grp_load_one_time_weights_fu_564_attn_scale_V : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_load_one_time_weights_fu_564_attn_scale_V_ap_vld : STD_LOGIC;
    signal grp_load_one_time_weights_fu_564_norm_eps_V : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_one_time_weights_fu_564_norm_eps_V_ap_vld : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_ap_start : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_ap_done : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_ap_idle : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_ap_ready : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_AWVALID : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_WVALID : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_WLAST : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_ARVALID : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_RREADY : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_inout1_BREADY : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_AWVALID : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_WVALID : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_WLAST : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_ARVALID : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_RREADY : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_inout2_BREADY : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_patch_embed_fu_582_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_patch_embed_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_compute_patch_embed_fu_582_patch_embed_bias_ce0 : STD_LOGIC;
    signal grp_compute_patch_embed_fu_582_patch_embed_weights_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_patch_embed_fu_582_patch_embed_weights_ce0 : STD_LOGIC;
    signal grp_load_norms_fu_599_ap_start : STD_LOGIC;
    signal grp_load_norms_fu_599_ap_done : STD_LOGIC;
    signal grp_load_norms_fu_599_ap_idle : STD_LOGIC;
    signal grp_load_norms_fu_599_ap_ready : STD_LOGIC;
    signal grp_load_norms_fu_599_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_load_norms_fu_599_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_load_norms_fu_599_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_load_norms_fu_599_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_load_norms_fu_599_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_norms_fu_599_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_load_norms_fu_599_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_load_norms_fu_599_norm1_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_norms_fu_599_norm1_bias_ce0 : STD_LOGIC;
    signal grp_load_norms_fu_599_norm1_bias_we0 : STD_LOGIC;
    signal grp_load_norms_fu_599_norm1_bias_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_load_norms_fu_599_norm1_weights_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_load_norms_fu_599_norm1_weights_ce0 : STD_LOGIC;
    signal grp_load_norms_fu_599_norm1_weights_we0 : STD_LOGIC;
    signal grp_load_norms_fu_599_norm1_weights_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_AWVALID : STD_LOGIC;
    signal grp_compute_norm_fu_611_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_WVALID : STD_LOGIC;
    signal grp_compute_norm_fu_611_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_WLAST : STD_LOGIC;
    signal grp_compute_norm_fu_611_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_ARVALID : STD_LOGIC;
    signal grp_compute_norm_fu_611_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout2_RREADY : STD_LOGIC;
    signal grp_compute_norm_fu_611_m_axi_inout2_BREADY : STD_LOGIC;
    signal grp_compute_norm_fu_611_m_axi_inout1_AWVALID : STD_LOGIC;
    signal grp_compute_norm_fu_611_m_axi_inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_WVALID : STD_LOGIC;
    signal grp_compute_norm_fu_611_m_axi_inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_WLAST : STD_LOGIC;
    signal grp_compute_norm_fu_611_m_axi_inout1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_ARVALID : STD_LOGIC;
    signal grp_compute_norm_fu_611_m_axi_inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_norm_fu_611_m_axi_inout1_RREADY : STD_LOGIC;
    signal grp_compute_norm_fu_611_m_axi_inout1_BREADY : STD_LOGIC;
    signal grp_compute_norm_fu_611_weights_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_compute_norm_fu_611_weights_ce0 : STD_LOGIC;
    signal grp_compute_norm_fu_611_weights_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_compute_norm_fu_611_weights_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_compute_norm_fu_611_weights_we0 : STD_LOGIC;
    signal grp_compute_norm_fu_611_weights_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_compute_norm_fu_611_weights_ce1 : STD_LOGIC;
    signal grp_compute_norm_fu_611_weights_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_compute_norm_fu_611_weights_we1 : STD_LOGIC;
    signal grp_compute_norm_fu_611_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_compute_norm_fu_611_bias_ce0 : STD_LOGIC;
    signal grp_compute_norm_fu_611_bias_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_compute_norm_fu_611_bias_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_compute_norm_fu_611_bias_we0 : STD_LOGIC;
    signal grp_compute_norm_fu_611_bias_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_compute_norm_fu_611_bias_ce1 : STD_LOGIC;
    signal grp_compute_norm_fu_611_bias_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_compute_norm_fu_611_bias_we1 : STD_LOGIC;
    signal grp_compute_norm_fu_611_ap_start : STD_LOGIC;
    signal grp_compute_norm_fu_611_ap_done : STD_LOGIC;
    signal grp_compute_norm_fu_611_ap_ready : STD_LOGIC;
    signal grp_compute_norm_fu_611_ap_idle : STD_LOGIC;
    signal grp_compute_norm_fu_611_ap_continue : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_start : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_idle : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_ready : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_ce0 : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_we0 : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_d0 : STD_LOGIC_VECTOR (287 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_src : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWVALID : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_WVALID : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_WLAST : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARVALID : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_RREADY : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout2_BREADY : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWVALID : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_WVALID : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_WLAST : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARVALID : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_RREADY : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout3_BREADY : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWVALID : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_WVALID : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_WLAST : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARVALID : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_RREADY : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout1_BREADY : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWVALID : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_WVALID : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_WLAST : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARVALID : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_RREADY : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_m_axi_inout4_BREADY : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_ap_start : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_ap_done : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_ap_ready : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_ap_idle : STD_LOGIC;
    signal grp_compute_q_matmul_k_fu_639_ap_continue : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWVALID : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_WVALID : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_WLAST : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARVALID : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_RREADY : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout2_BREADY : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWVALID : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WVALID : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WLAST : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARVALID : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_RREADY : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout1_BREADY : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWVALID : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_WVALID : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_WLAST : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARVALID : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_RREADY : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_m_axi_inout4_BREADY : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_ap_start : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_ap_done : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_ap_ready : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_ap_idle : STD_LOGIC;
    signal grp_compute_attn_matmul_v_fu_669_ap_continue : STD_LOGIC;
    signal grp_compute_add_fu_695_ap_start : STD_LOGIC;
    signal grp_compute_add_fu_695_ap_done : STD_LOGIC;
    signal grp_compute_add_fu_695_ap_idle : STD_LOGIC;
    signal grp_compute_add_fu_695_ap_ready : STD_LOGIC;
    signal grp_compute_add_fu_695_m_axi_inout2_AWVALID : STD_LOGIC;
    signal grp_compute_add_fu_695_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_WVALID : STD_LOGIC;
    signal grp_compute_add_fu_695_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_WLAST : STD_LOGIC;
    signal grp_compute_add_fu_695_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_ARVALID : STD_LOGIC;
    signal grp_compute_add_fu_695_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout2_RREADY : STD_LOGIC;
    signal grp_compute_add_fu_695_m_axi_inout2_BREADY : STD_LOGIC;
    signal grp_compute_add_fu_695_m_axi_inout3_AWVALID : STD_LOGIC;
    signal grp_compute_add_fu_695_m_axi_inout3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_WVALID : STD_LOGIC;
    signal grp_compute_add_fu_695_m_axi_inout3_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_WLAST : STD_LOGIC;
    signal grp_compute_add_fu_695_m_axi_inout3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_ARVALID : STD_LOGIC;
    signal grp_compute_add_fu_695_m_axi_inout3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_compute_add_fu_695_m_axi_inout3_RREADY : STD_LOGIC;
    signal grp_compute_add_fu_695_m_axi_inout3_BREADY : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_start : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_done : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_idle : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_ready : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_ce0 : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_we0 : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_d0 : STD_LOGIC_VECTOR (287 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_src : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_out_dim_offset : STD_LOGIC_VECTOR (8 downto 0);
    signal inout1_AWVALID : STD_LOGIC;
    signal inout1_AWREADY : STD_LOGIC;
    signal inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal inout1_WVALID : STD_LOGIC;
    signal inout1_WREADY : STD_LOGIC;
    signal inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal inout1_ARVALID : STD_LOGIC;
    signal inout1_ARREADY : STD_LOGIC;
    signal inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal inout1_RVALID : STD_LOGIC;
    signal inout1_RREADY : STD_LOGIC;
    signal inout1_RDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal inout1_RLAST : STD_LOGIC;
    signal inout1_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal inout1_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal inout1_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal inout1_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal inout1_BVALID : STD_LOGIC;
    signal inout1_BREADY : STD_LOGIC;
    signal inout2_AWVALID : STD_LOGIC;
    signal inout2_AWREADY : STD_LOGIC;
    signal inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal inout2_WVALID : STD_LOGIC;
    signal inout2_WREADY : STD_LOGIC;
    signal inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal inout2_ARVALID : STD_LOGIC;
    signal inout2_ARREADY : STD_LOGIC;
    signal inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal inout2_RVALID : STD_LOGIC;
    signal inout2_RREADY : STD_LOGIC;
    signal inout2_RDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal inout2_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal inout2_BVALID : STD_LOGIC;
    signal inout2_BREADY : STD_LOGIC;
    signal inout2_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal inout2_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal inout2_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal inout3_AWVALID : STD_LOGIC;
    signal inout3_AWREADY : STD_LOGIC;
    signal inout3_WVALID : STD_LOGIC;
    signal inout3_WREADY : STD_LOGIC;
    signal inout3_ARVALID : STD_LOGIC;
    signal inout3_ARREADY : STD_LOGIC;
    signal inout3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal inout3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal inout3_RVALID : STD_LOGIC;
    signal inout3_RREADY : STD_LOGIC;
    signal inout3_RDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal inout3_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal inout3_BVALID : STD_LOGIC;
    signal inout3_BREADY : STD_LOGIC;
    signal inout3_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal inout3_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal inout3_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal inout4_AWVALID : STD_LOGIC;
    signal inout4_AWREADY : STD_LOGIC;
    signal inout4_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal inout4_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal inout4_WVALID : STD_LOGIC;
    signal inout4_WREADY : STD_LOGIC;
    signal inout4_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal inout4_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal inout4_ARVALID : STD_LOGIC;
    signal inout4_ARREADY : STD_LOGIC;
    signal inout4_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal inout4_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal inout4_RVALID : STD_LOGIC;
    signal inout4_RREADY : STD_LOGIC;
    signal inout4_RDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal inout4_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal inout4_BVALID : STD_LOGIC;
    signal inout4_BREADY : STD_LOGIC;
    signal weights_AWREADY : STD_LOGIC;
    signal weights_WREADY : STD_LOGIC;
    signal weights_ARVALID : STD_LOGIC;
    signal weights_ARREADY : STD_LOGIC;
    signal weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal weights_RVALID : STD_LOGIC;
    signal weights_RREADY : STD_LOGIC;
    signal weights_RDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal weights_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal weights_BVALID : STD_LOGIC;
    signal layer_reg_426 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_load_linear_weights_fu_437_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_compute_linear_fu_486_ap_start_reg : STD_LOGIC := '0';
    signal ap_sync_grp_compute_linear_fu_486_ap_ready : STD_LOGIC;
    signal ap_sync_grp_compute_linear_fu_486_ap_done : STD_LOGIC;
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_compute_linear_fu_486_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_compute_linear_fu_486_ap_done : STD_LOGIC := '0';
    signal ap_block_state16_on_subcall_done : BOOLEAN;
    signal ap_block_state20_on_subcall_done : BOOLEAN;
    signal ap_block_state24_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_block_state30_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_block_state32_on_subcall_done : BOOLEAN;
    signal grp_load_one_time_weights_fu_564_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_compute_patch_embed_fu_582_ap_start_reg : STD_LOGIC := '0';
    signal grp_load_norms_fu_599_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_compute_norm_fu_611_ap_start_reg : STD_LOGIC := '0';
    signal ap_sync_grp_compute_norm_fu_611_ap_ready : STD_LOGIC;
    signal ap_sync_grp_compute_norm_fu_611_ap_done : STD_LOGIC;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_compute_norm_fu_611_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_compute_norm_fu_611_ap_done : STD_LOGIC := '0';
    signal ap_block_state28_on_subcall_done : BOOLEAN;
    signal grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_compute_q_matmul_k_fu_639_ap_start_reg : STD_LOGIC := '0';
    signal ap_sync_grp_compute_q_matmul_k_fu_639_ap_ready : STD_LOGIC;
    signal ap_sync_grp_compute_q_matmul_k_fu_639_ap_done : STD_LOGIC;
    signal ap_block_state18_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_compute_q_matmul_k_fu_639_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_compute_q_matmul_k_fu_639_ap_done : STD_LOGIC := '0';
    signal grp_compute_attn_matmul_v_fu_669_ap_start_reg : STD_LOGIC := '0';
    signal ap_sync_grp_compute_attn_matmul_v_fu_669_ap_ready : STD_LOGIC;
    signal ap_sync_grp_compute_attn_matmul_v_fu_669_ap_done : STD_LOGIC;
    signal ap_block_state22_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_compute_attn_matmul_v_fu_669_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_compute_attn_matmul_v_fu_669_ap_done : STD_LOGIC := '0';
    signal grp_compute_add_fu_695_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_start_reg : STD_LOGIC := '0';
    signal phi_mul_fu_292 : STD_LOGIC_VECTOR (48 downto 0);
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal image_fu_296 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_752_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal shl_ln129_1_fu_764_p3 : STD_LOGIC_VECTOR (46 downto 0);
    signal zext_ln129_fu_760_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal zext_ln129_1_fu_772_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal sub_ln129_fu_776_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal sext_ln129_fu_782_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln129_2_fu_792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln2_fu_814_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln133_1_fu_826_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln133_fu_822_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln133_4_fu_834_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln133_fu_838_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln133_fu_844_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln137_s_fu_868_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln3_fu_860_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln137_fu_876_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln137_31_fu_880_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln137_61_fu_886_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln4_fu_895_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln138_2_fu_907_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln138_fu_903_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln138_3_fu_915_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln138_fu_919_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln138_fu_925_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_934_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln_fu_944_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln170_fu_954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln5_fu_963_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln171_1_fu_975_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_fu_971_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln171_2_fu_987_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln171_fu_991_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_fu_997_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln6_fu_1011_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_1_fu_983_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln175_fu_1019_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln175_fu_1023_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln175_fu_1029_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_block_state26_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_load_linear_weights IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights_dst_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_dst_ce0 : OUT STD_LOGIC;
        weights_dst_we0 : OUT STD_LOGIC;
        weights_dst_d0 : OUT STD_LOGIC_VECTOR (4095 downto 0);
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        weights_src : IN STD_LOGIC_VECTOR (63 downto 0);
        out_dim_offset : IN STD_LOGIC_VECTOR (31 downto 0);
        in_dim_offset : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ViT_act_compute_linear IS
    port (
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        dst : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWVALID : OUT STD_LOGIC;
        m_axi_inout1_AWREADY : IN STD_LOGIC;
        m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WVALID : OUT STD_LOGIC;
        m_axi_inout1_WREADY : IN STD_LOGIC;
        m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_WLAST : OUT STD_LOGIC;
        m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARVALID : OUT STD_LOGIC;
        m_axi_inout1_ARREADY : IN STD_LOGIC;
        m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RVALID : IN STD_LOGIC;
        m_axi_inout1_RREADY : OUT STD_LOGIC;
        m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_RLAST : IN STD_LOGIC;
        m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BVALID : IN STD_LOGIC;
        m_axi_inout1_BREADY : OUT STD_LOGIC;
        m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        src : IN STD_LOGIC_VECTOR (63 downto 0);
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_d0 : OUT STD_LOGIC_VECTOR (4095 downto 0);
        weights_q0 : IN STD_LOGIC_VECTOR (4095 downto 0);
        weights_we0 : OUT STD_LOGIC;
        weights_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce1 : OUT STD_LOGIC;
        weights_d1 : OUT STD_LOGIC_VECTOR (4095 downto 0);
        weights_q1 : IN STD_LOGIC_VECTOR (4095 downto 0);
        weights_we1 : OUT STD_LOGIC;
        bias_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bias_ce0 : OUT STD_LOGIC;
        bias_d0 : OUT STD_LOGIC_VECTOR (287 downto 0);
        bias_q0 : IN STD_LOGIC_VECTOR (287 downto 0);
        bias_we0 : OUT STD_LOGIC;
        bias_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bias_ce1 : OUT STD_LOGIC;
        bias_d1 : OUT STD_LOGIC_VECTOR (287 downto 0);
        bias_q1 : IN STD_LOGIC_VECTOR (287 downto 0);
        bias_we1 : OUT STD_LOGIC;
        out_dim_offset : IN STD_LOGIC_VECTOR (31 downto 0);
        in_dim_offset : IN STD_LOGIC_VECTOR (31 downto 0);
        use_gelu_offset : IN STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        dst_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        src_ap_vld : IN STD_LOGIC;
        in_dim_offset_ap_vld : IN STD_LOGIC;
        out_dim_offset_ap_vld : IN STD_LOGIC;
        use_gelu_offset_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component ViT_act_load_one_time_weights IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        patch_embed_bias_load : IN STD_LOGIC_VECTOR (63 downto 0);
        patch_embed_weights_load : IN STD_LOGIC_VECTOR (63 downto 0);
        patch_embed_bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        patch_embed_bias_ce0 : OUT STD_LOGIC;
        patch_embed_bias_we0 : OUT STD_LOGIC;
        patch_embed_bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        patch_embed_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        patch_embed_weights_ce0 : OUT STD_LOGIC;
        patch_embed_weights_we0 : OUT STD_LOGIC;
        patch_embed_weights_d0 : OUT STD_LOGIC_VECTOR (2047 downto 0);
        attn_scale_V : OUT STD_LOGIC_VECTOR (19 downto 0);
        attn_scale_V_ap_vld : OUT STD_LOGIC;
        norm_eps_V : OUT STD_LOGIC_VECTOR (2 downto 0);
        norm_eps_V_ap_vld : OUT STD_LOGIC );
    end component;


    component ViT_act_compute_patch_embed IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_inout1_AWVALID : OUT STD_LOGIC;
        m_axi_inout1_AWREADY : IN STD_LOGIC;
        m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WVALID : OUT STD_LOGIC;
        m_axi_inout1_WREADY : IN STD_LOGIC;
        m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_WLAST : OUT STD_LOGIC;
        m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARVALID : OUT STD_LOGIC;
        m_axi_inout1_ARREADY : IN STD_LOGIC;
        m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RVALID : IN STD_LOGIC;
        m_axi_inout1_RREADY : OUT STD_LOGIC;
        m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_RLAST : IN STD_LOGIC;
        m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BVALID : IN STD_LOGIC;
        m_axi_inout1_BREADY : OUT STD_LOGIC;
        m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_r : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        pos_embed : IN STD_LOGIC_VECTOR (63 downto 0);
        patch_embed_bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        patch_embed_bias_ce0 : OUT STD_LOGIC;
        patch_embed_bias_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        patch_embed_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        patch_embed_weights_ce0 : OUT STD_LOGIC;
        patch_embed_weights_q0 : IN STD_LOGIC_VECTOR (2047 downto 0) );
    end component;


    component ViT_act_load_norms IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        norm_weights : IN STD_LOGIC_VECTOR (63 downto 0);
        norm_bias : IN STD_LOGIC_VECTOR (63 downto 0);
        norm1_bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        norm1_bias_ce0 : OUT STD_LOGIC;
        norm1_bias_we0 : OUT STD_LOGIC;
        norm1_bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        norm1_weights_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        norm1_weights_ce0 : OUT STD_LOGIC;
        norm1_weights_we0 : OUT STD_LOGIC;
        norm1_weights_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component ViT_act_compute_norm IS
    port (
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWVALID : OUT STD_LOGIC;
        m_axi_inout1_AWREADY : IN STD_LOGIC;
        m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WVALID : OUT STD_LOGIC;
        m_axi_inout1_WREADY : IN STD_LOGIC;
        m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_WLAST : OUT STD_LOGIC;
        m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARVALID : OUT STD_LOGIC;
        m_axi_inout1_ARREADY : IN STD_LOGIC;
        m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RVALID : IN STD_LOGIC;
        m_axi_inout1_RREADY : OUT STD_LOGIC;
        m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_RLAST : IN STD_LOGIC;
        m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BVALID : IN STD_LOGIC;
        m_axi_inout1_BREADY : OUT STD_LOGIC;
        m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_r : IN STD_LOGIC_VECTOR (63 downto 0);
        weights_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        weights_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        weights_we0 : OUT STD_LOGIC;
        weights_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_ce1 : OUT STD_LOGIC;
        weights_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        weights_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        weights_we1 : OUT STD_LOGIC;
        bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_ce0 : OUT STD_LOGIC;
        bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        bias_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        bias_we0 : OUT STD_LOGIC;
        bias_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_ce1 : OUT STD_LOGIC;
        bias_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        bias_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        bias_we1 : OUT STD_LOGIC;
        norm_eps_V : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x_ap_vld : IN STD_LOGIC;
        out_r_ap_vld : IN STD_LOGIC;
        norm_eps_V_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bias_dst_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bias_dst_ce0 : OUT STD_LOGIC;
        bias_dst_we0 : OUT STD_LOGIC;
        bias_dst_d0 : OUT STD_LOGIC_VECTOR (287 downto 0);
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        bias_src : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component ViT_act_compute_q_matmul_k IS
    port (
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        q : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout3_AWVALID : OUT STD_LOGIC;
        m_axi_inout3_AWREADY : IN STD_LOGIC;
        m_axi_inout3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_WVALID : OUT STD_LOGIC;
        m_axi_inout3_WREADY : IN STD_LOGIC;
        m_axi_inout3_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout3_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout3_WLAST : OUT STD_LOGIC;
        m_axi_inout3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_ARVALID : OUT STD_LOGIC;
        m_axi_inout3_ARREADY : IN STD_LOGIC;
        m_axi_inout3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_RVALID : IN STD_LOGIC;
        m_axi_inout3_RREADY : OUT STD_LOGIC;
        m_axi_inout3_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout3_RLAST : IN STD_LOGIC;
        m_axi_inout3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout3_BVALID : IN STD_LOGIC;
        m_axi_inout3_BREADY : OUT STD_LOGIC;
        m_axi_inout3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        k : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWVALID : OUT STD_LOGIC;
        m_axi_inout1_AWREADY : IN STD_LOGIC;
        m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WVALID : OUT STD_LOGIC;
        m_axi_inout1_WREADY : IN STD_LOGIC;
        m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_WLAST : OUT STD_LOGIC;
        m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARVALID : OUT STD_LOGIC;
        m_axi_inout1_ARREADY : IN STD_LOGIC;
        m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RVALID : IN STD_LOGIC;
        m_axi_inout1_RREADY : OUT STD_LOGIC;
        m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_RLAST : IN STD_LOGIC;
        m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BVALID : IN STD_LOGIC;
        m_axi_inout1_BREADY : OUT STD_LOGIC;
        m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        attn : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout4_AWVALID : OUT STD_LOGIC;
        m_axi_inout4_AWREADY : IN STD_LOGIC;
        m_axi_inout4_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout4_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout4_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_WVALID : OUT STD_LOGIC;
        m_axi_inout4_WREADY : IN STD_LOGIC;
        m_axi_inout4_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout4_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout4_WLAST : OUT STD_LOGIC;
        m_axi_inout4_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_ARVALID : OUT STD_LOGIC;
        m_axi_inout4_ARREADY : IN STD_LOGIC;
        m_axi_inout4_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout4_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout4_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_RVALID : IN STD_LOGIC;
        m_axi_inout4_RREADY : OUT STD_LOGIC;
        m_axi_inout4_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout4_RLAST : IN STD_LOGIC;
        m_axi_inout4_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout4_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout4_BVALID : IN STD_LOGIC;
        m_axi_inout4_BREADY : OUT STD_LOGIC;
        m_axi_inout4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout4_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        attn_softmax_info : IN STD_LOGIC_VECTOR (63 downto 0);
        attn_scale_V : IN STD_LOGIC_VECTOR (19 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        attn_ap_vld : IN STD_LOGIC;
        attn_softmax_info_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        q_ap_vld : IN STD_LOGIC;
        k_ap_vld : IN STD_LOGIC;
        attn_scale_V_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component ViT_act_compute_attn_matmul_v IS
    port (
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        v : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWVALID : OUT STD_LOGIC;
        m_axi_inout1_AWREADY : IN STD_LOGIC;
        m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WVALID : OUT STD_LOGIC;
        m_axi_inout1_WREADY : IN STD_LOGIC;
        m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_WLAST : OUT STD_LOGIC;
        m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARVALID : OUT STD_LOGIC;
        m_axi_inout1_ARREADY : IN STD_LOGIC;
        m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RVALID : IN STD_LOGIC;
        m_axi_inout1_RREADY : OUT STD_LOGIC;
        m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_RLAST : IN STD_LOGIC;
        m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BVALID : IN STD_LOGIC;
        m_axi_inout1_BREADY : OUT STD_LOGIC;
        m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        attn : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout4_AWVALID : OUT STD_LOGIC;
        m_axi_inout4_AWREADY : IN STD_LOGIC;
        m_axi_inout4_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout4_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout4_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_WVALID : OUT STD_LOGIC;
        m_axi_inout4_WREADY : IN STD_LOGIC;
        m_axi_inout4_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout4_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout4_WLAST : OUT STD_LOGIC;
        m_axi_inout4_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_ARVALID : OUT STD_LOGIC;
        m_axi_inout4_ARREADY : IN STD_LOGIC;
        m_axi_inout4_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout4_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout4_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_RVALID : IN STD_LOGIC;
        m_axi_inout4_RREADY : OUT STD_LOGIC;
        m_axi_inout4_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout4_RLAST : IN STD_LOGIC;
        m_axi_inout4_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout4_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout4_BVALID : IN STD_LOGIC;
        m_axi_inout4_BREADY : OUT STD_LOGIC;
        m_axi_inout4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout4_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout4_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        attn_softmax_info : IN STD_LOGIC_VECTOR (63 downto 0);
        attn_matmul_v : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        attn_matmul_v_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        v_ap_vld : IN STD_LOGIC;
        attn_ap_vld : IN STD_LOGIC;
        attn_softmax_info_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component ViT_act_compute_add IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_AWVALID : OUT STD_LOGIC;
        m_axi_inout3_AWREADY : IN STD_LOGIC;
        m_axi_inout3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_WVALID : OUT STD_LOGIC;
        m_axi_inout3_WREADY : IN STD_LOGIC;
        m_axi_inout3_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout3_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout3_WLAST : OUT STD_LOGIC;
        m_axi_inout3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_ARVALID : OUT STD_LOGIC;
        m_axi_inout3_ARREADY : IN STD_LOGIC;
        m_axi_inout3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_RVALID : IN STD_LOGIC;
        m_axi_inout3_RREADY : OUT STD_LOGIC;
        m_axi_inout3_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout3_RLAST : IN STD_LOGIC;
        m_axi_inout3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout3_BVALID : IN STD_LOGIC;
        m_axi_inout3_BREADY : OUT STD_LOGIC;
        m_axi_inout3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        y : IN STD_LOGIC_VECTOR (63 downto 0);
        out_r : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bias_dst_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bias_dst_ce0 : OUT STD_LOGIC;
        bias_dst_we0 : OUT STD_LOGIC;
        bias_dst_d0 : OUT STD_LOGIC_VECTOR (287 downto 0);
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        bias_src : IN STD_LOGIC_VECTOR (63 downto 0);
        out_dim_offset : IN STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (2047 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (2047 downto 0) );
    end component;


    component ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4095 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4095 downto 0) );
    end component;


    component ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (287 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (287 downto 0) );
    end component;


    component ViT_act_norm2_weights_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component ViT_act_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        images : OUT STD_LOGIC_VECTOR (63 downto 0);
        x : OUT STD_LOGIC_VECTOR (63 downto 0);
        tmp1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        tmp2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        tmp3 : OUT STD_LOGIC_VECTOR (63 downto 0);
        tmp_hidden : OUT STD_LOGIC_VECTOR (63 downto 0);
        attn : OUT STD_LOGIC_VECTOR (63 downto 0);
        attn_softmax_info : OUT STD_LOGIC_VECTOR (63 downto 0);
        patch_embed_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        patch_embed_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        pos_embed : OUT STD_LOGIC_VECTOR (63 downto 0);
        attn_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        attn_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        vit_weights_l1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        vit_bias_l1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        vit_weights_l2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        vit_bias_l2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component ViT_act_inout1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (31 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component ViT_act_inout2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (31 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component ViT_act_inout3_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (31 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component ViT_act_inout4_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (31 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component ViT_act_weights_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (31 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    patch_embed_bias_r_U : component ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => patch_embed_bias_r_address0,
        ce0 => patch_embed_bias_r_ce0,
        we0 => patch_embed_bias_r_we0,
        d0 => grp_load_one_time_weights_fu_564_patch_embed_bias_d0,
        q0 => patch_embed_bias_r_q0);

    patch_embed_weights_r_U : component ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W
    generic map (
        DataWidth => 2048,
        AddressRange => 1152,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => patch_embed_weights_r_address0,
        ce0 => patch_embed_weights_r_ce0,
        we0 => patch_embed_weights_r_we0,
        d0 => grp_load_one_time_weights_fu_564_patch_embed_weights_d0,
        q0 => patch_embed_weights_r_q0);

    norm1_bias_U : component ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => norm1_bias_address0,
        ce0 => norm1_bias_ce0,
        we0 => norm1_bias_we0,
        d0 => grp_load_norms_fu_599_norm1_bias_d0,
        q0 => norm1_bias_q0);

    norm1_weights_U : component ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => norm1_weights_address0,
        ce0 => norm1_weights_ce0,
        we0 => norm1_weights_we0,
        d0 => grp_load_norms_fu_599_norm1_weights_d0,
        q0 => norm1_weights_q0);

    linear_weights_ping_data_U : component ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 4096,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => linear_weights_ping_data_address0,
        ce0 => linear_weights_ping_data_ce0,
        we0 => linear_weights_ping_data_we0,
        d0 => grp_load_linear_weights_fu_437_weights_dst_d0,
        q0 => linear_weights_ping_data_q0);

    linear_bias_ping_data_U : component ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 288,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => linear_bias_ping_data_address0,
        ce0 => linear_bias_ping_data_ce0,
        we0 => linear_bias_ping_data_we0,
        d0 => linear_bias_ping_data_d0,
        q0 => linear_bias_ping_data_q0);

    linear_weights_pong_data_U : component ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 4096,
        AddressRange => 576,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => linear_weights_pong_data_address0,
        ce0 => linear_weights_pong_data_ce0,
        we0 => linear_weights_pong_data_we0,
        d0 => grp_load_linear_weights_fu_437_weights_dst_d0,
        q0 => linear_weights_pong_data_q0);

    linear_bias_pong_data_U : component ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 288,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => linear_bias_pong_data_address0,
        ce0 => linear_bias_pong_data_ce0,
        we0 => linear_bias_pong_data_we0,
        d0 => linear_bias_pong_data_d0,
        q0 => linear_bias_pong_data_q0);

    norm2_weights_U : component ViT_act_norm2_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_compute_norm_fu_611_weights_address0,
        ce0 => norm2_weights_ce0,
        q0 => norm2_weights_q0);

    norm2_bias_U : component ViT_act_norm2_weights_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_compute_norm_fu_611_bias_address0,
        ce0 => norm2_bias_ce0,
        q0 => norm2_bias_q0);

    grp_load_linear_weights_fu_437 : component ViT_act_load_linear_weights
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_linear_weights_fu_437_ap_start,
        ap_done => grp_load_linear_weights_fu_437_ap_done,
        ap_idle => grp_load_linear_weights_fu_437_ap_idle,
        ap_ready => grp_load_linear_weights_fu_437_ap_ready,
        weights_dst_address0 => grp_load_linear_weights_fu_437_weights_dst_address0,
        weights_dst_ce0 => grp_load_linear_weights_fu_437_weights_dst_ce0,
        weights_dst_we0 => grp_load_linear_weights_fu_437_weights_dst_we0,
        weights_dst_d0 => grp_load_linear_weights_fu_437_weights_dst_d0,
        m_axi_weights_AWVALID => grp_load_linear_weights_fu_437_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_load_linear_weights_fu_437_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_load_linear_weights_fu_437_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_load_linear_weights_fu_437_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_load_linear_weights_fu_437_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_load_linear_weights_fu_437_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_load_linear_weights_fu_437_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_load_linear_weights_fu_437_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_load_linear_weights_fu_437_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_load_linear_weights_fu_437_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_load_linear_weights_fu_437_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_load_linear_weights_fu_437_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_load_linear_weights_fu_437_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_load_linear_weights_fu_437_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_load_linear_weights_fu_437_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_load_linear_weights_fu_437_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_load_linear_weights_fu_437_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_load_linear_weights_fu_437_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_load_linear_weights_fu_437_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => weights_ARREADY,
        m_axi_weights_ARADDR => grp_load_linear_weights_fu_437_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_load_linear_weights_fu_437_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_load_linear_weights_fu_437_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_load_linear_weights_fu_437_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_load_linear_weights_fu_437_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_load_linear_weights_fu_437_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_load_linear_weights_fu_437_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_load_linear_weights_fu_437_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_load_linear_weights_fu_437_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_load_linear_weights_fu_437_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_load_linear_weights_fu_437_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => weights_RVALID,
        m_axi_weights_RREADY => grp_load_linear_weights_fu_437_m_axi_weights_RREADY,
        m_axi_weights_RDATA => weights_RDATA,
        m_axi_weights_RLAST => ap_const_logic_0,
        m_axi_weights_RID => ap_const_lv1_0,
        m_axi_weights_RFIFONUM => weights_RFIFONUM,
        m_axi_weights_RUSER => ap_const_lv1_0,
        m_axi_weights_RRESP => ap_const_lv2_0,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_load_linear_weights_fu_437_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        weights_src => grp_load_linear_weights_fu_437_weights_src,
        out_dim_offset => grp_load_linear_weights_fu_437_out_dim_offset,
        in_dim_offset => grp_load_linear_weights_fu_437_in_dim_offset);

    grp_compute_linear_fu_486 : component ViT_act_compute_linear
    port map (
        m_axi_inout2_AWVALID => grp_compute_linear_fu_486_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => grp_compute_linear_fu_486_m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR => grp_compute_linear_fu_486_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => grp_compute_linear_fu_486_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => grp_compute_linear_fu_486_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => grp_compute_linear_fu_486_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => grp_compute_linear_fu_486_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => grp_compute_linear_fu_486_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => grp_compute_linear_fu_486_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => grp_compute_linear_fu_486_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => grp_compute_linear_fu_486_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => grp_compute_linear_fu_486_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => grp_compute_linear_fu_486_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => grp_compute_linear_fu_486_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => grp_compute_linear_fu_486_m_axi_inout2_WREADY,
        m_axi_inout2_WDATA => grp_compute_linear_fu_486_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => grp_compute_linear_fu_486_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => grp_compute_linear_fu_486_m_axi_inout2_WLAST,
        m_axi_inout2_WID => grp_compute_linear_fu_486_m_axi_inout2_WID,
        m_axi_inout2_WUSER => grp_compute_linear_fu_486_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => grp_compute_linear_fu_486_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => ap_const_logic_0,
        m_axi_inout2_ARADDR => grp_compute_linear_fu_486_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => grp_compute_linear_fu_486_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => grp_compute_linear_fu_486_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => grp_compute_linear_fu_486_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => grp_compute_linear_fu_486_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => grp_compute_linear_fu_486_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => grp_compute_linear_fu_486_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => grp_compute_linear_fu_486_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => grp_compute_linear_fu_486_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => grp_compute_linear_fu_486_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => grp_compute_linear_fu_486_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => ap_const_logic_0,
        m_axi_inout2_RREADY => grp_compute_linear_fu_486_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => ap_const_lv256_lc_1,
        m_axi_inout2_RLAST => ap_const_logic_0,
        m_axi_inout2_RID => ap_const_lv1_0,
        m_axi_inout2_RFIFONUM => ap_const_lv9_0,
        m_axi_inout2_RUSER => ap_const_lv1_0,
        m_axi_inout2_RRESP => ap_const_lv2_0,
        m_axi_inout2_BVALID => grp_compute_linear_fu_486_m_axi_inout2_BVALID,
        m_axi_inout2_BREADY => grp_compute_linear_fu_486_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => grp_compute_linear_fu_486_m_axi_inout2_BRESP,
        m_axi_inout2_BID => grp_compute_linear_fu_486_m_axi_inout2_BID,
        m_axi_inout2_BUSER => grp_compute_linear_fu_486_m_axi_inout2_BUSER,
        dst => grp_compute_linear_fu_486_dst,
        m_axi_inout1_AWVALID => grp_compute_linear_fu_486_m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY => ap_const_logic_0,
        m_axi_inout1_AWADDR => grp_compute_linear_fu_486_m_axi_inout1_AWADDR,
        m_axi_inout1_AWID => grp_compute_linear_fu_486_m_axi_inout1_AWID,
        m_axi_inout1_AWLEN => grp_compute_linear_fu_486_m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE => grp_compute_linear_fu_486_m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST => grp_compute_linear_fu_486_m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK => grp_compute_linear_fu_486_m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE => grp_compute_linear_fu_486_m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT => grp_compute_linear_fu_486_m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS => grp_compute_linear_fu_486_m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION => grp_compute_linear_fu_486_m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER => grp_compute_linear_fu_486_m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID => grp_compute_linear_fu_486_m_axi_inout1_WVALID,
        m_axi_inout1_WREADY => ap_const_logic_0,
        m_axi_inout1_WDATA => grp_compute_linear_fu_486_m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB => grp_compute_linear_fu_486_m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST => grp_compute_linear_fu_486_m_axi_inout1_WLAST,
        m_axi_inout1_WID => grp_compute_linear_fu_486_m_axi_inout1_WID,
        m_axi_inout1_WUSER => grp_compute_linear_fu_486_m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID => grp_compute_linear_fu_486_m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY => grp_compute_linear_fu_486_m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR => grp_compute_linear_fu_486_m_axi_inout1_ARADDR,
        m_axi_inout1_ARID => grp_compute_linear_fu_486_m_axi_inout1_ARID,
        m_axi_inout1_ARLEN => grp_compute_linear_fu_486_m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE => grp_compute_linear_fu_486_m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST => grp_compute_linear_fu_486_m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK => grp_compute_linear_fu_486_m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE => grp_compute_linear_fu_486_m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT => grp_compute_linear_fu_486_m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS => grp_compute_linear_fu_486_m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION => grp_compute_linear_fu_486_m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER => grp_compute_linear_fu_486_m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID => grp_compute_linear_fu_486_m_axi_inout1_RVALID,
        m_axi_inout1_RREADY => grp_compute_linear_fu_486_m_axi_inout1_RREADY,
        m_axi_inout1_RDATA => grp_compute_linear_fu_486_m_axi_inout1_RDATA,
        m_axi_inout1_RLAST => grp_compute_linear_fu_486_m_axi_inout1_RLAST,
        m_axi_inout1_RID => grp_compute_linear_fu_486_m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM => grp_compute_linear_fu_486_m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER => grp_compute_linear_fu_486_m_axi_inout1_RUSER,
        m_axi_inout1_RRESP => grp_compute_linear_fu_486_m_axi_inout1_RRESP,
        m_axi_inout1_BVALID => ap_const_logic_0,
        m_axi_inout1_BREADY => grp_compute_linear_fu_486_m_axi_inout1_BREADY,
        m_axi_inout1_BRESP => ap_const_lv2_0,
        m_axi_inout1_BID => ap_const_lv1_0,
        m_axi_inout1_BUSER => ap_const_lv1_0,
        src => grp_compute_linear_fu_486_src,
        weights_address0 => grp_compute_linear_fu_486_weights_address0,
        weights_ce0 => grp_compute_linear_fu_486_weights_ce0,
        weights_d0 => grp_compute_linear_fu_486_weights_d0,
        weights_q0 => grp_compute_linear_fu_486_weights_q0,
        weights_we0 => grp_compute_linear_fu_486_weights_we0,
        weights_address1 => grp_compute_linear_fu_486_weights_address1,
        weights_ce1 => grp_compute_linear_fu_486_weights_ce1,
        weights_d1 => grp_compute_linear_fu_486_weights_d1,
        weights_q1 => ap_const_lv4096_lc_1,
        weights_we1 => grp_compute_linear_fu_486_weights_we1,
        bias_address0 => grp_compute_linear_fu_486_bias_address0,
        bias_ce0 => grp_compute_linear_fu_486_bias_ce0,
        bias_d0 => grp_compute_linear_fu_486_bias_d0,
        bias_q0 => grp_compute_linear_fu_486_bias_q0,
        bias_we0 => grp_compute_linear_fu_486_bias_we0,
        bias_address1 => grp_compute_linear_fu_486_bias_address1,
        bias_ce1 => grp_compute_linear_fu_486_bias_ce1,
        bias_d1 => grp_compute_linear_fu_486_bias_d1,
        bias_q1 => ap_const_lv288_lc_1,
        bias_we1 => grp_compute_linear_fu_486_bias_we1,
        out_dim_offset => grp_compute_linear_fu_486_out_dim_offset,
        in_dim_offset => grp_compute_linear_fu_486_in_dim_offset,
        use_gelu_offset => grp_compute_linear_fu_486_use_gelu_offset,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        dst_ap_vld => ap_const_logic_1,
        ap_start => grp_compute_linear_fu_486_ap_start,
        src_ap_vld => ap_const_logic_1,
        in_dim_offset_ap_vld => ap_const_logic_1,
        out_dim_offset_ap_vld => ap_const_logic_1,
        use_gelu_offset_ap_vld => ap_const_logic_1,
        ap_done => grp_compute_linear_fu_486_ap_done,
        ap_ready => grp_compute_linear_fu_486_ap_ready,
        ap_idle => grp_compute_linear_fu_486_ap_idle,
        ap_continue => grp_compute_linear_fu_486_ap_continue);

    grp_load_one_time_weights_fu_564 : component ViT_act_load_one_time_weights
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_one_time_weights_fu_564_ap_start,
        ap_done => grp_load_one_time_weights_fu_564_ap_done,
        ap_idle => grp_load_one_time_weights_fu_564_ap_idle,
        ap_ready => grp_load_one_time_weights_fu_564_ap_ready,
        m_axi_weights_AWVALID => grp_load_one_time_weights_fu_564_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_load_one_time_weights_fu_564_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_load_one_time_weights_fu_564_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_load_one_time_weights_fu_564_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_load_one_time_weights_fu_564_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_load_one_time_weights_fu_564_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_load_one_time_weights_fu_564_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_load_one_time_weights_fu_564_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_load_one_time_weights_fu_564_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_load_one_time_weights_fu_564_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_load_one_time_weights_fu_564_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_load_one_time_weights_fu_564_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_load_one_time_weights_fu_564_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_load_one_time_weights_fu_564_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_load_one_time_weights_fu_564_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_load_one_time_weights_fu_564_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_load_one_time_weights_fu_564_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_load_one_time_weights_fu_564_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_load_one_time_weights_fu_564_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => weights_ARREADY,
        m_axi_weights_ARADDR => grp_load_one_time_weights_fu_564_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_load_one_time_weights_fu_564_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_load_one_time_weights_fu_564_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_load_one_time_weights_fu_564_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_load_one_time_weights_fu_564_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_load_one_time_weights_fu_564_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_load_one_time_weights_fu_564_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_load_one_time_weights_fu_564_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_load_one_time_weights_fu_564_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_load_one_time_weights_fu_564_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_load_one_time_weights_fu_564_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => weights_RVALID,
        m_axi_weights_RREADY => grp_load_one_time_weights_fu_564_m_axi_weights_RREADY,
        m_axi_weights_RDATA => weights_RDATA,
        m_axi_weights_RLAST => ap_const_logic_0,
        m_axi_weights_RID => ap_const_lv1_0,
        m_axi_weights_RFIFONUM => weights_RFIFONUM,
        m_axi_weights_RUSER => ap_const_lv1_0,
        m_axi_weights_RRESP => ap_const_lv2_0,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_load_one_time_weights_fu_564_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        patch_embed_bias_load => patch_embed_bias_read_reg_1127,
        patch_embed_weights_load => patch_embed_weights_read_reg_1132,
        patch_embed_bias_address0 => grp_load_one_time_weights_fu_564_patch_embed_bias_address0,
        patch_embed_bias_ce0 => grp_load_one_time_weights_fu_564_patch_embed_bias_ce0,
        patch_embed_bias_we0 => grp_load_one_time_weights_fu_564_patch_embed_bias_we0,
        patch_embed_bias_d0 => grp_load_one_time_weights_fu_564_patch_embed_bias_d0,
        patch_embed_weights_address0 => grp_load_one_time_weights_fu_564_patch_embed_weights_address0,
        patch_embed_weights_ce0 => grp_load_one_time_weights_fu_564_patch_embed_weights_ce0,
        patch_embed_weights_we0 => grp_load_one_time_weights_fu_564_patch_embed_weights_we0,
        patch_embed_weights_d0 => grp_load_one_time_weights_fu_564_patch_embed_weights_d0,
        attn_scale_V => grp_load_one_time_weights_fu_564_attn_scale_V,
        attn_scale_V_ap_vld => grp_load_one_time_weights_fu_564_attn_scale_V_ap_vld,
        norm_eps_V => grp_load_one_time_weights_fu_564_norm_eps_V,
        norm_eps_V_ap_vld => grp_load_one_time_weights_fu_564_norm_eps_V_ap_vld);

    grp_compute_patch_embed_fu_582 : component ViT_act_compute_patch_embed
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_patch_embed_fu_582_ap_start,
        ap_done => grp_compute_patch_embed_fu_582_ap_done,
        ap_idle => grp_compute_patch_embed_fu_582_ap_idle,
        ap_ready => grp_compute_patch_embed_fu_582_ap_ready,
        m_axi_inout1_AWVALID => grp_compute_patch_embed_fu_582_m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY => ap_const_logic_0,
        m_axi_inout1_AWADDR => grp_compute_patch_embed_fu_582_m_axi_inout1_AWADDR,
        m_axi_inout1_AWID => grp_compute_patch_embed_fu_582_m_axi_inout1_AWID,
        m_axi_inout1_AWLEN => grp_compute_patch_embed_fu_582_m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE => grp_compute_patch_embed_fu_582_m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST => grp_compute_patch_embed_fu_582_m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK => grp_compute_patch_embed_fu_582_m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE => grp_compute_patch_embed_fu_582_m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT => grp_compute_patch_embed_fu_582_m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS => grp_compute_patch_embed_fu_582_m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION => grp_compute_patch_embed_fu_582_m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER => grp_compute_patch_embed_fu_582_m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID => grp_compute_patch_embed_fu_582_m_axi_inout1_WVALID,
        m_axi_inout1_WREADY => ap_const_logic_0,
        m_axi_inout1_WDATA => grp_compute_patch_embed_fu_582_m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB => grp_compute_patch_embed_fu_582_m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST => grp_compute_patch_embed_fu_582_m_axi_inout1_WLAST,
        m_axi_inout1_WID => grp_compute_patch_embed_fu_582_m_axi_inout1_WID,
        m_axi_inout1_WUSER => grp_compute_patch_embed_fu_582_m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID => grp_compute_patch_embed_fu_582_m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY => inout1_ARREADY,
        m_axi_inout1_ARADDR => grp_compute_patch_embed_fu_582_m_axi_inout1_ARADDR,
        m_axi_inout1_ARID => grp_compute_patch_embed_fu_582_m_axi_inout1_ARID,
        m_axi_inout1_ARLEN => grp_compute_patch_embed_fu_582_m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE => grp_compute_patch_embed_fu_582_m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST => grp_compute_patch_embed_fu_582_m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK => grp_compute_patch_embed_fu_582_m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE => grp_compute_patch_embed_fu_582_m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT => grp_compute_patch_embed_fu_582_m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS => grp_compute_patch_embed_fu_582_m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION => grp_compute_patch_embed_fu_582_m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER => grp_compute_patch_embed_fu_582_m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID => inout1_RVALID,
        m_axi_inout1_RREADY => grp_compute_patch_embed_fu_582_m_axi_inout1_RREADY,
        m_axi_inout1_RDATA => inout1_RDATA,
        m_axi_inout1_RLAST => ap_const_logic_0,
        m_axi_inout1_RID => ap_const_lv1_0,
        m_axi_inout1_RFIFONUM => inout1_RFIFONUM,
        m_axi_inout1_RUSER => ap_const_lv1_0,
        m_axi_inout1_RRESP => ap_const_lv2_0,
        m_axi_inout1_BVALID => ap_const_logic_0,
        m_axi_inout1_BREADY => grp_compute_patch_embed_fu_582_m_axi_inout1_BREADY,
        m_axi_inout1_BRESP => ap_const_lv2_0,
        m_axi_inout1_BID => ap_const_lv1_0,
        m_axi_inout1_BUSER => ap_const_lv1_0,
        x => add_ln129_reg_1222,
        m_axi_inout2_AWVALID => grp_compute_patch_embed_fu_582_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => inout2_AWREADY,
        m_axi_inout2_AWADDR => grp_compute_patch_embed_fu_582_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => grp_compute_patch_embed_fu_582_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => grp_compute_patch_embed_fu_582_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => grp_compute_patch_embed_fu_582_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => grp_compute_patch_embed_fu_582_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => grp_compute_patch_embed_fu_582_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => grp_compute_patch_embed_fu_582_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => grp_compute_patch_embed_fu_582_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => grp_compute_patch_embed_fu_582_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => grp_compute_patch_embed_fu_582_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => grp_compute_patch_embed_fu_582_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => grp_compute_patch_embed_fu_582_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => inout2_WREADY,
        m_axi_inout2_WDATA => grp_compute_patch_embed_fu_582_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => grp_compute_patch_embed_fu_582_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => grp_compute_patch_embed_fu_582_m_axi_inout2_WLAST,
        m_axi_inout2_WID => grp_compute_patch_embed_fu_582_m_axi_inout2_WID,
        m_axi_inout2_WUSER => grp_compute_patch_embed_fu_582_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => grp_compute_patch_embed_fu_582_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => ap_const_logic_0,
        m_axi_inout2_ARADDR => grp_compute_patch_embed_fu_582_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => grp_compute_patch_embed_fu_582_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => grp_compute_patch_embed_fu_582_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => grp_compute_patch_embed_fu_582_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => grp_compute_patch_embed_fu_582_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => grp_compute_patch_embed_fu_582_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => grp_compute_patch_embed_fu_582_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => grp_compute_patch_embed_fu_582_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => grp_compute_patch_embed_fu_582_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => grp_compute_patch_embed_fu_582_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => grp_compute_patch_embed_fu_582_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => ap_const_logic_0,
        m_axi_inout2_RREADY => grp_compute_patch_embed_fu_582_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => ap_const_lv256_lc_1,
        m_axi_inout2_RLAST => ap_const_logic_0,
        m_axi_inout2_RID => ap_const_lv1_0,
        m_axi_inout2_RFIFONUM => ap_const_lv9_0,
        m_axi_inout2_RUSER => ap_const_lv1_0,
        m_axi_inout2_RRESP => ap_const_lv2_0,
        m_axi_inout2_BVALID => inout2_BVALID,
        m_axi_inout2_BREADY => grp_compute_patch_embed_fu_582_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => ap_const_lv2_0,
        m_axi_inout2_BID => ap_const_lv1_0,
        m_axi_inout2_BUSER => ap_const_lv1_0,
        out_r => add_ln129_1_reg_1227,
        m_axi_weights_AWVALID => grp_compute_patch_embed_fu_582_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_compute_patch_embed_fu_582_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_compute_patch_embed_fu_582_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_compute_patch_embed_fu_582_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_compute_patch_embed_fu_582_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_compute_patch_embed_fu_582_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_compute_patch_embed_fu_582_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_compute_patch_embed_fu_582_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_compute_patch_embed_fu_582_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_compute_patch_embed_fu_582_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_compute_patch_embed_fu_582_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_compute_patch_embed_fu_582_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_compute_patch_embed_fu_582_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_compute_patch_embed_fu_582_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_compute_patch_embed_fu_582_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_compute_patch_embed_fu_582_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_compute_patch_embed_fu_582_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_compute_patch_embed_fu_582_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_compute_patch_embed_fu_582_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => weights_ARREADY,
        m_axi_weights_ARADDR => grp_compute_patch_embed_fu_582_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_compute_patch_embed_fu_582_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_compute_patch_embed_fu_582_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_compute_patch_embed_fu_582_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_compute_patch_embed_fu_582_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_compute_patch_embed_fu_582_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_compute_patch_embed_fu_582_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_compute_patch_embed_fu_582_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_compute_patch_embed_fu_582_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_compute_patch_embed_fu_582_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_compute_patch_embed_fu_582_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => weights_RVALID,
        m_axi_weights_RREADY => grp_compute_patch_embed_fu_582_m_axi_weights_RREADY,
        m_axi_weights_RDATA => weights_RDATA,
        m_axi_weights_RLAST => ap_const_logic_0,
        m_axi_weights_RID => ap_const_lv1_0,
        m_axi_weights_RFIFONUM => weights_RFIFONUM,
        m_axi_weights_RUSER => ap_const_lv1_0,
        m_axi_weights_RRESP => ap_const_lv2_0,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_compute_patch_embed_fu_582_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        pos_embed => pos_embed_read_reg_1122,
        patch_embed_bias_address0 => grp_compute_patch_embed_fu_582_patch_embed_bias_address0,
        patch_embed_bias_ce0 => grp_compute_patch_embed_fu_582_patch_embed_bias_ce0,
        patch_embed_bias_q0 => patch_embed_bias_r_q0,
        patch_embed_weights_address0 => grp_compute_patch_embed_fu_582_patch_embed_weights_address0,
        patch_embed_weights_ce0 => grp_compute_patch_embed_fu_582_patch_embed_weights_ce0,
        patch_embed_weights_q0 => patch_embed_weights_r_q0);

    grp_load_norms_fu_599 : component ViT_act_load_norms
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_norms_fu_599_ap_start,
        ap_done => grp_load_norms_fu_599_ap_done,
        ap_idle => grp_load_norms_fu_599_ap_idle,
        ap_ready => grp_load_norms_fu_599_ap_ready,
        m_axi_weights_AWVALID => grp_load_norms_fu_599_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_load_norms_fu_599_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_load_norms_fu_599_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_load_norms_fu_599_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_load_norms_fu_599_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_load_norms_fu_599_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_load_norms_fu_599_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_load_norms_fu_599_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_load_norms_fu_599_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_load_norms_fu_599_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_load_norms_fu_599_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_load_norms_fu_599_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_load_norms_fu_599_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_load_norms_fu_599_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_load_norms_fu_599_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_load_norms_fu_599_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_load_norms_fu_599_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_load_norms_fu_599_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_load_norms_fu_599_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => weights_ARREADY,
        m_axi_weights_ARADDR => grp_load_norms_fu_599_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_load_norms_fu_599_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_load_norms_fu_599_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_load_norms_fu_599_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_load_norms_fu_599_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_load_norms_fu_599_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_load_norms_fu_599_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_load_norms_fu_599_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_load_norms_fu_599_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_load_norms_fu_599_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_load_norms_fu_599_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => weights_RVALID,
        m_axi_weights_RREADY => grp_load_norms_fu_599_m_axi_weights_RREADY,
        m_axi_weights_RDATA => weights_RDATA,
        m_axi_weights_RLAST => ap_const_logic_0,
        m_axi_weights_RID => ap_const_lv1_0,
        m_axi_weights_RFIFONUM => weights_RFIFONUM,
        m_axi_weights_RUSER => ap_const_lv1_0,
        m_axi_weights_RRESP => ap_const_lv2_0,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_load_norms_fu_599_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        norm_weights => add_ln133_reg_1243,
        norm_bias => add_ln133_1_reg_1248,
        norm1_bias_address0 => grp_load_norms_fu_599_norm1_bias_address0,
        norm1_bias_ce0 => grp_load_norms_fu_599_norm1_bias_ce0,
        norm1_bias_we0 => grp_load_norms_fu_599_norm1_bias_we0,
        norm1_bias_d0 => grp_load_norms_fu_599_norm1_bias_d0,
        norm1_weights_address0 => grp_load_norms_fu_599_norm1_weights_address0,
        norm1_weights_ce0 => grp_load_norms_fu_599_norm1_weights_ce0,
        norm1_weights_we0 => grp_load_norms_fu_599_norm1_weights_we0,
        norm1_weights_d0 => grp_load_norms_fu_599_norm1_weights_d0);

    grp_compute_norm_fu_611 : component ViT_act_compute_norm
    port map (
        m_axi_inout2_AWVALID => grp_compute_norm_fu_611_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => ap_const_logic_0,
        m_axi_inout2_AWADDR => grp_compute_norm_fu_611_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => grp_compute_norm_fu_611_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => grp_compute_norm_fu_611_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => grp_compute_norm_fu_611_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => grp_compute_norm_fu_611_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => grp_compute_norm_fu_611_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => grp_compute_norm_fu_611_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => grp_compute_norm_fu_611_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => grp_compute_norm_fu_611_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => grp_compute_norm_fu_611_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => grp_compute_norm_fu_611_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => grp_compute_norm_fu_611_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => ap_const_logic_0,
        m_axi_inout2_WDATA => grp_compute_norm_fu_611_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => grp_compute_norm_fu_611_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => grp_compute_norm_fu_611_m_axi_inout2_WLAST,
        m_axi_inout2_WID => grp_compute_norm_fu_611_m_axi_inout2_WID,
        m_axi_inout2_WUSER => grp_compute_norm_fu_611_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => grp_compute_norm_fu_611_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => inout2_ARREADY,
        m_axi_inout2_ARADDR => grp_compute_norm_fu_611_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => grp_compute_norm_fu_611_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => grp_compute_norm_fu_611_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => grp_compute_norm_fu_611_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => grp_compute_norm_fu_611_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => grp_compute_norm_fu_611_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => grp_compute_norm_fu_611_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => grp_compute_norm_fu_611_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => grp_compute_norm_fu_611_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => grp_compute_norm_fu_611_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => grp_compute_norm_fu_611_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => inout2_RVALID,
        m_axi_inout2_RREADY => grp_compute_norm_fu_611_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => inout2_RDATA,
        m_axi_inout2_RLAST => ap_const_logic_0,
        m_axi_inout2_RID => ap_const_lv1_0,
        m_axi_inout2_RFIFONUM => inout2_RFIFONUM,
        m_axi_inout2_RUSER => ap_const_lv1_0,
        m_axi_inout2_RRESP => ap_const_lv2_0,
        m_axi_inout2_BVALID => ap_const_logic_0,
        m_axi_inout2_BREADY => grp_compute_norm_fu_611_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => ap_const_lv2_0,
        m_axi_inout2_BID => ap_const_lv1_0,
        m_axi_inout2_BUSER => ap_const_lv1_0,
        x => add_ln129_1_reg_1227,
        m_axi_inout1_AWVALID => grp_compute_norm_fu_611_m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY => inout1_AWREADY,
        m_axi_inout1_AWADDR => grp_compute_norm_fu_611_m_axi_inout1_AWADDR,
        m_axi_inout1_AWID => grp_compute_norm_fu_611_m_axi_inout1_AWID,
        m_axi_inout1_AWLEN => grp_compute_norm_fu_611_m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE => grp_compute_norm_fu_611_m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST => grp_compute_norm_fu_611_m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK => grp_compute_norm_fu_611_m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE => grp_compute_norm_fu_611_m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT => grp_compute_norm_fu_611_m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS => grp_compute_norm_fu_611_m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION => grp_compute_norm_fu_611_m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER => grp_compute_norm_fu_611_m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID => grp_compute_norm_fu_611_m_axi_inout1_WVALID,
        m_axi_inout1_WREADY => inout1_WREADY,
        m_axi_inout1_WDATA => grp_compute_norm_fu_611_m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB => grp_compute_norm_fu_611_m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST => grp_compute_norm_fu_611_m_axi_inout1_WLAST,
        m_axi_inout1_WID => grp_compute_norm_fu_611_m_axi_inout1_WID,
        m_axi_inout1_WUSER => grp_compute_norm_fu_611_m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID => grp_compute_norm_fu_611_m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY => ap_const_logic_0,
        m_axi_inout1_ARADDR => grp_compute_norm_fu_611_m_axi_inout1_ARADDR,
        m_axi_inout1_ARID => grp_compute_norm_fu_611_m_axi_inout1_ARID,
        m_axi_inout1_ARLEN => grp_compute_norm_fu_611_m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE => grp_compute_norm_fu_611_m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST => grp_compute_norm_fu_611_m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK => grp_compute_norm_fu_611_m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE => grp_compute_norm_fu_611_m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT => grp_compute_norm_fu_611_m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS => grp_compute_norm_fu_611_m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION => grp_compute_norm_fu_611_m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER => grp_compute_norm_fu_611_m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID => ap_const_logic_0,
        m_axi_inout1_RREADY => grp_compute_norm_fu_611_m_axi_inout1_RREADY,
        m_axi_inout1_RDATA => ap_const_lv256_lc_1,
        m_axi_inout1_RLAST => ap_const_logic_0,
        m_axi_inout1_RID => ap_const_lv1_0,
        m_axi_inout1_RFIFONUM => ap_const_lv9_0,
        m_axi_inout1_RUSER => ap_const_lv1_0,
        m_axi_inout1_RRESP => ap_const_lv2_0,
        m_axi_inout1_BVALID => inout1_BVALID,
        m_axi_inout1_BREADY => grp_compute_norm_fu_611_m_axi_inout1_BREADY,
        m_axi_inout1_BRESP => ap_const_lv2_0,
        m_axi_inout1_BID => ap_const_lv1_0,
        m_axi_inout1_BUSER => ap_const_lv1_0,
        out_r => tmp1_read_reg_1169,
        weights_address0 => grp_compute_norm_fu_611_weights_address0,
        weights_ce0 => grp_compute_norm_fu_611_weights_ce0,
        weights_d0 => grp_compute_norm_fu_611_weights_d0,
        weights_q0 => grp_compute_norm_fu_611_weights_q0,
        weights_we0 => grp_compute_norm_fu_611_weights_we0,
        weights_address1 => grp_compute_norm_fu_611_weights_address1,
        weights_ce1 => grp_compute_norm_fu_611_weights_ce1,
        weights_d1 => grp_compute_norm_fu_611_weights_d1,
        weights_q1 => ap_const_lv128_lc_1,
        weights_we1 => grp_compute_norm_fu_611_weights_we1,
        bias_address0 => grp_compute_norm_fu_611_bias_address0,
        bias_ce0 => grp_compute_norm_fu_611_bias_ce0,
        bias_d0 => grp_compute_norm_fu_611_bias_d0,
        bias_q0 => grp_compute_norm_fu_611_bias_q0,
        bias_we0 => grp_compute_norm_fu_611_bias_we0,
        bias_address1 => grp_compute_norm_fu_611_bias_address1,
        bias_ce1 => grp_compute_norm_fu_611_bias_ce1,
        bias_d1 => grp_compute_norm_fu_611_bias_d1,
        bias_q1 => ap_const_lv128_lc_1,
        bias_we1 => grp_compute_norm_fu_611_bias_we1,
        norm_eps_V => norm_eps_V,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        x_ap_vld => ap_const_logic_1,
        out_r_ap_vld => ap_const_logic_1,
        norm_eps_V_ap_vld => ap_const_logic_1,
        ap_start => grp_compute_norm_fu_611_ap_start,
        ap_done => grp_compute_norm_fu_611_ap_done,
        ap_ready => grp_compute_norm_fu_611_ap_ready,
        ap_idle => grp_compute_norm_fu_611_ap_idle,
        ap_continue => grp_compute_norm_fu_611_ap_continue);

    grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629 : component ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_start,
        ap_done => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done,
        ap_idle => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_idle,
        ap_ready => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_ready,
        bias_dst_address0 => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_address0,
        bias_dst_ce0 => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_ce0,
        bias_dst_we0 => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_we0,
        bias_dst_d0 => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_d0,
        m_axi_weights_AWVALID => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => weights_ARREADY,
        m_axi_weights_ARADDR => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => weights_RVALID,
        m_axi_weights_RREADY => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_RREADY,
        m_axi_weights_RDATA => weights_RDATA,
        m_axi_weights_RLAST => ap_const_logic_0,
        m_axi_weights_RID => ap_const_lv1_0,
        m_axi_weights_RFIFONUM => weights_RFIFONUM,
        m_axi_weights_RUSER => ap_const_lv1_0,
        m_axi_weights_RRESP => ap_const_lv2_0,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        bias_src => grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_src);

    grp_compute_q_matmul_k_fu_639 : component ViT_act_compute_q_matmul_k
    port map (
        m_axi_inout2_AWVALID => grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => ap_const_logic_0,
        m_axi_inout2_AWADDR => grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => grp_compute_q_matmul_k_fu_639_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => grp_compute_q_matmul_k_fu_639_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => ap_const_logic_0,
        m_axi_inout2_WDATA => grp_compute_q_matmul_k_fu_639_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => grp_compute_q_matmul_k_fu_639_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => grp_compute_q_matmul_k_fu_639_m_axi_inout2_WLAST,
        m_axi_inout2_WID => grp_compute_q_matmul_k_fu_639_m_axi_inout2_WID,
        m_axi_inout2_WUSER => grp_compute_q_matmul_k_fu_639_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => inout2_ARREADY,
        m_axi_inout2_ARADDR => grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => inout2_RVALID,
        m_axi_inout2_RREADY => grp_compute_q_matmul_k_fu_639_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => inout2_RDATA,
        m_axi_inout2_RLAST => ap_const_logic_0,
        m_axi_inout2_RID => ap_const_lv1_0,
        m_axi_inout2_RFIFONUM => inout2_RFIFONUM,
        m_axi_inout2_RUSER => ap_const_lv1_0,
        m_axi_inout2_RRESP => ap_const_lv2_0,
        m_axi_inout2_BVALID => ap_const_logic_0,
        m_axi_inout2_BREADY => grp_compute_q_matmul_k_fu_639_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => ap_const_lv2_0,
        m_axi_inout2_BID => ap_const_lv1_0,
        m_axi_inout2_BUSER => ap_const_lv1_0,
        q => tmp2_read_reg_1162,
        m_axi_inout3_AWVALID => grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWVALID,
        m_axi_inout3_AWREADY => ap_const_logic_0,
        m_axi_inout3_AWADDR => grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWADDR,
        m_axi_inout3_AWID => grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWID,
        m_axi_inout3_AWLEN => grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWLEN,
        m_axi_inout3_AWSIZE => grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWSIZE,
        m_axi_inout3_AWBURST => grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWBURST,
        m_axi_inout3_AWLOCK => grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWLOCK,
        m_axi_inout3_AWCACHE => grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWCACHE,
        m_axi_inout3_AWPROT => grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWPROT,
        m_axi_inout3_AWQOS => grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWQOS,
        m_axi_inout3_AWREGION => grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWREGION,
        m_axi_inout3_AWUSER => grp_compute_q_matmul_k_fu_639_m_axi_inout3_AWUSER,
        m_axi_inout3_WVALID => grp_compute_q_matmul_k_fu_639_m_axi_inout3_WVALID,
        m_axi_inout3_WREADY => ap_const_logic_0,
        m_axi_inout3_WDATA => grp_compute_q_matmul_k_fu_639_m_axi_inout3_WDATA,
        m_axi_inout3_WSTRB => grp_compute_q_matmul_k_fu_639_m_axi_inout3_WSTRB,
        m_axi_inout3_WLAST => grp_compute_q_matmul_k_fu_639_m_axi_inout3_WLAST,
        m_axi_inout3_WID => grp_compute_q_matmul_k_fu_639_m_axi_inout3_WID,
        m_axi_inout3_WUSER => grp_compute_q_matmul_k_fu_639_m_axi_inout3_WUSER,
        m_axi_inout3_ARVALID => grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARVALID,
        m_axi_inout3_ARREADY => inout3_ARREADY,
        m_axi_inout3_ARADDR => grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARADDR,
        m_axi_inout3_ARID => grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARID,
        m_axi_inout3_ARLEN => grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARLEN,
        m_axi_inout3_ARSIZE => grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARSIZE,
        m_axi_inout3_ARBURST => grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARBURST,
        m_axi_inout3_ARLOCK => grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARLOCK,
        m_axi_inout3_ARCACHE => grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARCACHE,
        m_axi_inout3_ARPROT => grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARPROT,
        m_axi_inout3_ARQOS => grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARQOS,
        m_axi_inout3_ARREGION => grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARREGION,
        m_axi_inout3_ARUSER => grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARUSER,
        m_axi_inout3_RVALID => inout3_RVALID,
        m_axi_inout3_RREADY => grp_compute_q_matmul_k_fu_639_m_axi_inout3_RREADY,
        m_axi_inout3_RDATA => inout3_RDATA,
        m_axi_inout3_RLAST => ap_const_logic_0,
        m_axi_inout3_RID => ap_const_lv1_0,
        m_axi_inout3_RFIFONUM => inout3_RFIFONUM,
        m_axi_inout3_RUSER => ap_const_lv1_0,
        m_axi_inout3_RRESP => ap_const_lv2_0,
        m_axi_inout3_BVALID => ap_const_logic_0,
        m_axi_inout3_BREADY => grp_compute_q_matmul_k_fu_639_m_axi_inout3_BREADY,
        m_axi_inout3_BRESP => ap_const_lv2_0,
        m_axi_inout3_BID => ap_const_lv1_0,
        m_axi_inout3_BUSER => ap_const_lv1_0,
        k => tmp3_read_reg_1155,
        m_axi_inout1_AWVALID => grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY => inout1_AWREADY,
        m_axi_inout1_AWADDR => grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWADDR,
        m_axi_inout1_AWID => grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWID,
        m_axi_inout1_AWLEN => grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE => grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST => grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK => grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE => grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT => grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS => grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION => grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER => grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID => grp_compute_q_matmul_k_fu_639_m_axi_inout1_WVALID,
        m_axi_inout1_WREADY => inout1_WREADY,
        m_axi_inout1_WDATA => grp_compute_q_matmul_k_fu_639_m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB => grp_compute_q_matmul_k_fu_639_m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST => grp_compute_q_matmul_k_fu_639_m_axi_inout1_WLAST,
        m_axi_inout1_WID => grp_compute_q_matmul_k_fu_639_m_axi_inout1_WID,
        m_axi_inout1_WUSER => grp_compute_q_matmul_k_fu_639_m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID => grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY => ap_const_logic_0,
        m_axi_inout1_ARADDR => grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARADDR,
        m_axi_inout1_ARID => grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARID,
        m_axi_inout1_ARLEN => grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE => grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST => grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK => grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE => grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT => grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS => grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION => grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER => grp_compute_q_matmul_k_fu_639_m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID => ap_const_logic_0,
        m_axi_inout1_RREADY => grp_compute_q_matmul_k_fu_639_m_axi_inout1_RREADY,
        m_axi_inout1_RDATA => ap_const_lv256_lc_1,
        m_axi_inout1_RLAST => ap_const_logic_0,
        m_axi_inout1_RID => ap_const_lv1_0,
        m_axi_inout1_RFIFONUM => ap_const_lv9_0,
        m_axi_inout1_RUSER => ap_const_lv1_0,
        m_axi_inout1_RRESP => ap_const_lv2_0,
        m_axi_inout1_BVALID => inout1_BVALID,
        m_axi_inout1_BREADY => grp_compute_q_matmul_k_fu_639_m_axi_inout1_BREADY,
        m_axi_inout1_BRESP => ap_const_lv2_0,
        m_axi_inout1_BID => ap_const_lv1_0,
        m_axi_inout1_BUSER => ap_const_lv1_0,
        attn => attn_read_reg_1143,
        m_axi_inout4_AWVALID => grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWVALID,
        m_axi_inout4_AWREADY => inout4_AWREADY,
        m_axi_inout4_AWADDR => grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWADDR,
        m_axi_inout4_AWID => grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWID,
        m_axi_inout4_AWLEN => grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWLEN,
        m_axi_inout4_AWSIZE => grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWSIZE,
        m_axi_inout4_AWBURST => grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWBURST,
        m_axi_inout4_AWLOCK => grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWLOCK,
        m_axi_inout4_AWCACHE => grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWCACHE,
        m_axi_inout4_AWPROT => grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWPROT,
        m_axi_inout4_AWQOS => grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWQOS,
        m_axi_inout4_AWREGION => grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWREGION,
        m_axi_inout4_AWUSER => grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWUSER,
        m_axi_inout4_WVALID => grp_compute_q_matmul_k_fu_639_m_axi_inout4_WVALID,
        m_axi_inout4_WREADY => inout4_WREADY,
        m_axi_inout4_WDATA => grp_compute_q_matmul_k_fu_639_m_axi_inout4_WDATA,
        m_axi_inout4_WSTRB => grp_compute_q_matmul_k_fu_639_m_axi_inout4_WSTRB,
        m_axi_inout4_WLAST => grp_compute_q_matmul_k_fu_639_m_axi_inout4_WLAST,
        m_axi_inout4_WID => grp_compute_q_matmul_k_fu_639_m_axi_inout4_WID,
        m_axi_inout4_WUSER => grp_compute_q_matmul_k_fu_639_m_axi_inout4_WUSER,
        m_axi_inout4_ARVALID => grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARVALID,
        m_axi_inout4_ARREADY => ap_const_logic_0,
        m_axi_inout4_ARADDR => grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARADDR,
        m_axi_inout4_ARID => grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARID,
        m_axi_inout4_ARLEN => grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARLEN,
        m_axi_inout4_ARSIZE => grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARSIZE,
        m_axi_inout4_ARBURST => grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARBURST,
        m_axi_inout4_ARLOCK => grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARLOCK,
        m_axi_inout4_ARCACHE => grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARCACHE,
        m_axi_inout4_ARPROT => grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARPROT,
        m_axi_inout4_ARQOS => grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARQOS,
        m_axi_inout4_ARREGION => grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARREGION,
        m_axi_inout4_ARUSER => grp_compute_q_matmul_k_fu_639_m_axi_inout4_ARUSER,
        m_axi_inout4_RVALID => ap_const_logic_0,
        m_axi_inout4_RREADY => grp_compute_q_matmul_k_fu_639_m_axi_inout4_RREADY,
        m_axi_inout4_RDATA => ap_const_lv256_lc_1,
        m_axi_inout4_RLAST => ap_const_logic_0,
        m_axi_inout4_RID => ap_const_lv1_0,
        m_axi_inout4_RFIFONUM => ap_const_lv9_0,
        m_axi_inout4_RUSER => ap_const_lv1_0,
        m_axi_inout4_RRESP => ap_const_lv2_0,
        m_axi_inout4_BVALID => inout4_BVALID,
        m_axi_inout4_BREADY => grp_compute_q_matmul_k_fu_639_m_axi_inout4_BREADY,
        m_axi_inout4_BRESP => ap_const_lv2_0,
        m_axi_inout4_BID => ap_const_lv1_0,
        m_axi_inout4_BUSER => ap_const_lv1_0,
        attn_softmax_info => attn_softmax_info_read_reg_1137,
        attn_scale_V => attn_scale_V,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        attn_ap_vld => ap_const_logic_1,
        attn_softmax_info_ap_vld => ap_const_logic_1,
        ap_start => grp_compute_q_matmul_k_fu_639_ap_start,
        q_ap_vld => ap_const_logic_1,
        k_ap_vld => ap_const_logic_1,
        attn_scale_V_ap_vld => ap_const_logic_1,
        ap_done => grp_compute_q_matmul_k_fu_639_ap_done,
        ap_ready => grp_compute_q_matmul_k_fu_639_ap_ready,
        ap_idle => grp_compute_q_matmul_k_fu_639_ap_idle,
        ap_continue => grp_compute_q_matmul_k_fu_639_ap_continue);

    grp_compute_attn_matmul_v_fu_669 : component ViT_act_compute_attn_matmul_v
    port map (
        m_axi_inout2_AWVALID => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => ap_const_logic_0,
        m_axi_inout2_AWADDR => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => ap_const_logic_0,
        m_axi_inout2_WDATA => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_WLAST,
        m_axi_inout2_WID => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_WID,
        m_axi_inout2_WUSER => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => inout2_ARREADY,
        m_axi_inout2_ARADDR => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => inout2_RVALID,
        m_axi_inout2_RREADY => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => inout2_RDATA,
        m_axi_inout2_RLAST => ap_const_logic_0,
        m_axi_inout2_RID => ap_const_lv1_0,
        m_axi_inout2_RFIFONUM => inout2_RFIFONUM,
        m_axi_inout2_RUSER => ap_const_lv1_0,
        m_axi_inout2_RRESP => ap_const_lv2_0,
        m_axi_inout2_BVALID => ap_const_logic_0,
        m_axi_inout2_BREADY => grp_compute_attn_matmul_v_fu_669_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => ap_const_lv2_0,
        m_axi_inout2_BID => ap_const_lv1_0,
        m_axi_inout2_BUSER => ap_const_lv1_0,
        v => tmp2_read_reg_1162,
        m_axi_inout1_AWVALID => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY => inout1_AWREADY,
        m_axi_inout1_AWADDR => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWADDR,
        m_axi_inout1_AWID => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWID,
        m_axi_inout1_AWLEN => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WVALID,
        m_axi_inout1_WREADY => inout1_WREADY,
        m_axi_inout1_WDATA => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WLAST,
        m_axi_inout1_WID => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WID,
        m_axi_inout1_WUSER => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY => inout1_ARREADY,
        m_axi_inout1_ARADDR => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARADDR,
        m_axi_inout1_ARID => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARID,
        m_axi_inout1_ARLEN => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID => inout1_RVALID,
        m_axi_inout1_RREADY => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_RREADY,
        m_axi_inout1_RDATA => inout1_RDATA,
        m_axi_inout1_RLAST => ap_const_logic_0,
        m_axi_inout1_RID => ap_const_lv1_0,
        m_axi_inout1_RFIFONUM => inout1_RFIFONUM,
        m_axi_inout1_RUSER => ap_const_lv1_0,
        m_axi_inout1_RRESP => ap_const_lv2_0,
        m_axi_inout1_BVALID => inout1_BVALID,
        m_axi_inout1_BREADY => grp_compute_attn_matmul_v_fu_669_m_axi_inout1_BREADY,
        m_axi_inout1_BRESP => ap_const_lv2_0,
        m_axi_inout1_BID => ap_const_lv1_0,
        m_axi_inout1_BUSER => ap_const_lv1_0,
        attn => attn_read_reg_1143,
        m_axi_inout4_AWVALID => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWVALID,
        m_axi_inout4_AWREADY => ap_const_logic_0,
        m_axi_inout4_AWADDR => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWADDR,
        m_axi_inout4_AWID => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWID,
        m_axi_inout4_AWLEN => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWLEN,
        m_axi_inout4_AWSIZE => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWSIZE,
        m_axi_inout4_AWBURST => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWBURST,
        m_axi_inout4_AWLOCK => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWLOCK,
        m_axi_inout4_AWCACHE => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWCACHE,
        m_axi_inout4_AWPROT => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWPROT,
        m_axi_inout4_AWQOS => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWQOS,
        m_axi_inout4_AWREGION => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWREGION,
        m_axi_inout4_AWUSER => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_AWUSER,
        m_axi_inout4_WVALID => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_WVALID,
        m_axi_inout4_WREADY => ap_const_logic_0,
        m_axi_inout4_WDATA => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_WDATA,
        m_axi_inout4_WSTRB => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_WSTRB,
        m_axi_inout4_WLAST => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_WLAST,
        m_axi_inout4_WID => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_WID,
        m_axi_inout4_WUSER => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_WUSER,
        m_axi_inout4_ARVALID => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARVALID,
        m_axi_inout4_ARREADY => inout4_ARREADY,
        m_axi_inout4_ARADDR => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARADDR,
        m_axi_inout4_ARID => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARID,
        m_axi_inout4_ARLEN => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARLEN,
        m_axi_inout4_ARSIZE => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARSIZE,
        m_axi_inout4_ARBURST => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARBURST,
        m_axi_inout4_ARLOCK => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARLOCK,
        m_axi_inout4_ARCACHE => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARCACHE,
        m_axi_inout4_ARPROT => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARPROT,
        m_axi_inout4_ARQOS => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARQOS,
        m_axi_inout4_ARREGION => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARREGION,
        m_axi_inout4_ARUSER => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARUSER,
        m_axi_inout4_RVALID => inout4_RVALID,
        m_axi_inout4_RREADY => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_RREADY,
        m_axi_inout4_RDATA => inout4_RDATA,
        m_axi_inout4_RLAST => ap_const_logic_0,
        m_axi_inout4_RID => ap_const_lv1_0,
        m_axi_inout4_RFIFONUM => inout4_RFIFONUM,
        m_axi_inout4_RUSER => ap_const_lv1_0,
        m_axi_inout4_RRESP => ap_const_lv2_0,
        m_axi_inout4_BVALID => ap_const_logic_0,
        m_axi_inout4_BREADY => grp_compute_attn_matmul_v_fu_669_m_axi_inout4_BREADY,
        m_axi_inout4_BRESP => ap_const_lv2_0,
        m_axi_inout4_BID => ap_const_lv1_0,
        m_axi_inout4_BUSER => ap_const_lv1_0,
        attn_softmax_info => attn_softmax_info_read_reg_1137,
        attn_matmul_v => tmp1_read_reg_1169,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        attn_matmul_v_ap_vld => ap_const_logic_1,
        ap_start => grp_compute_attn_matmul_v_fu_669_ap_start,
        v_ap_vld => ap_const_logic_1,
        attn_ap_vld => ap_const_logic_1,
        attn_softmax_info_ap_vld => ap_const_logic_1,
        ap_done => grp_compute_attn_matmul_v_fu_669_ap_done,
        ap_ready => grp_compute_attn_matmul_v_fu_669_ap_ready,
        ap_idle => grp_compute_attn_matmul_v_fu_669_ap_idle,
        ap_continue => grp_compute_attn_matmul_v_fu_669_ap_continue);

    grp_compute_add_fu_695 : component ViT_act_compute_add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_add_fu_695_ap_start,
        ap_done => grp_compute_add_fu_695_ap_done,
        ap_idle => grp_compute_add_fu_695_ap_idle,
        ap_ready => grp_compute_add_fu_695_ap_ready,
        m_axi_inout2_AWVALID => grp_compute_add_fu_695_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => inout2_AWREADY,
        m_axi_inout2_AWADDR => grp_compute_add_fu_695_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => grp_compute_add_fu_695_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => grp_compute_add_fu_695_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => grp_compute_add_fu_695_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => grp_compute_add_fu_695_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => grp_compute_add_fu_695_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => grp_compute_add_fu_695_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => grp_compute_add_fu_695_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => grp_compute_add_fu_695_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => grp_compute_add_fu_695_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => grp_compute_add_fu_695_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => grp_compute_add_fu_695_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => inout2_WREADY,
        m_axi_inout2_WDATA => grp_compute_add_fu_695_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => grp_compute_add_fu_695_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => grp_compute_add_fu_695_m_axi_inout2_WLAST,
        m_axi_inout2_WID => grp_compute_add_fu_695_m_axi_inout2_WID,
        m_axi_inout2_WUSER => grp_compute_add_fu_695_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => grp_compute_add_fu_695_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => inout2_ARREADY,
        m_axi_inout2_ARADDR => grp_compute_add_fu_695_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => grp_compute_add_fu_695_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => grp_compute_add_fu_695_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => grp_compute_add_fu_695_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => grp_compute_add_fu_695_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => grp_compute_add_fu_695_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => grp_compute_add_fu_695_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => grp_compute_add_fu_695_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => grp_compute_add_fu_695_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => grp_compute_add_fu_695_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => grp_compute_add_fu_695_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => inout2_RVALID,
        m_axi_inout2_RREADY => grp_compute_add_fu_695_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => inout2_RDATA,
        m_axi_inout2_RLAST => ap_const_logic_0,
        m_axi_inout2_RID => ap_const_lv1_0,
        m_axi_inout2_RFIFONUM => inout2_RFIFONUM,
        m_axi_inout2_RUSER => ap_const_lv1_0,
        m_axi_inout2_RRESP => ap_const_lv2_0,
        m_axi_inout2_BVALID => inout2_BVALID,
        m_axi_inout2_BREADY => grp_compute_add_fu_695_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => ap_const_lv2_0,
        m_axi_inout2_BID => ap_const_lv1_0,
        m_axi_inout2_BUSER => ap_const_lv1_0,
        m_axi_inout3_AWVALID => grp_compute_add_fu_695_m_axi_inout3_AWVALID,
        m_axi_inout3_AWREADY => ap_const_logic_0,
        m_axi_inout3_AWADDR => grp_compute_add_fu_695_m_axi_inout3_AWADDR,
        m_axi_inout3_AWID => grp_compute_add_fu_695_m_axi_inout3_AWID,
        m_axi_inout3_AWLEN => grp_compute_add_fu_695_m_axi_inout3_AWLEN,
        m_axi_inout3_AWSIZE => grp_compute_add_fu_695_m_axi_inout3_AWSIZE,
        m_axi_inout3_AWBURST => grp_compute_add_fu_695_m_axi_inout3_AWBURST,
        m_axi_inout3_AWLOCK => grp_compute_add_fu_695_m_axi_inout3_AWLOCK,
        m_axi_inout3_AWCACHE => grp_compute_add_fu_695_m_axi_inout3_AWCACHE,
        m_axi_inout3_AWPROT => grp_compute_add_fu_695_m_axi_inout3_AWPROT,
        m_axi_inout3_AWQOS => grp_compute_add_fu_695_m_axi_inout3_AWQOS,
        m_axi_inout3_AWREGION => grp_compute_add_fu_695_m_axi_inout3_AWREGION,
        m_axi_inout3_AWUSER => grp_compute_add_fu_695_m_axi_inout3_AWUSER,
        m_axi_inout3_WVALID => grp_compute_add_fu_695_m_axi_inout3_WVALID,
        m_axi_inout3_WREADY => ap_const_logic_0,
        m_axi_inout3_WDATA => grp_compute_add_fu_695_m_axi_inout3_WDATA,
        m_axi_inout3_WSTRB => grp_compute_add_fu_695_m_axi_inout3_WSTRB,
        m_axi_inout3_WLAST => grp_compute_add_fu_695_m_axi_inout3_WLAST,
        m_axi_inout3_WID => grp_compute_add_fu_695_m_axi_inout3_WID,
        m_axi_inout3_WUSER => grp_compute_add_fu_695_m_axi_inout3_WUSER,
        m_axi_inout3_ARVALID => grp_compute_add_fu_695_m_axi_inout3_ARVALID,
        m_axi_inout3_ARREADY => inout3_ARREADY,
        m_axi_inout3_ARADDR => grp_compute_add_fu_695_m_axi_inout3_ARADDR,
        m_axi_inout3_ARID => grp_compute_add_fu_695_m_axi_inout3_ARID,
        m_axi_inout3_ARLEN => grp_compute_add_fu_695_m_axi_inout3_ARLEN,
        m_axi_inout3_ARSIZE => grp_compute_add_fu_695_m_axi_inout3_ARSIZE,
        m_axi_inout3_ARBURST => grp_compute_add_fu_695_m_axi_inout3_ARBURST,
        m_axi_inout3_ARLOCK => grp_compute_add_fu_695_m_axi_inout3_ARLOCK,
        m_axi_inout3_ARCACHE => grp_compute_add_fu_695_m_axi_inout3_ARCACHE,
        m_axi_inout3_ARPROT => grp_compute_add_fu_695_m_axi_inout3_ARPROT,
        m_axi_inout3_ARQOS => grp_compute_add_fu_695_m_axi_inout3_ARQOS,
        m_axi_inout3_ARREGION => grp_compute_add_fu_695_m_axi_inout3_ARREGION,
        m_axi_inout3_ARUSER => grp_compute_add_fu_695_m_axi_inout3_ARUSER,
        m_axi_inout3_RVALID => inout3_RVALID,
        m_axi_inout3_RREADY => grp_compute_add_fu_695_m_axi_inout3_RREADY,
        m_axi_inout3_RDATA => inout3_RDATA,
        m_axi_inout3_RLAST => ap_const_logic_0,
        m_axi_inout3_RID => ap_const_lv1_0,
        m_axi_inout3_RFIFONUM => inout3_RFIFONUM,
        m_axi_inout3_RUSER => ap_const_lv1_0,
        m_axi_inout3_RRESP => ap_const_lv2_0,
        m_axi_inout3_BVALID => ap_const_logic_0,
        m_axi_inout3_BREADY => grp_compute_add_fu_695_m_axi_inout3_BREADY,
        m_axi_inout3_BRESP => ap_const_lv2_0,
        m_axi_inout3_BID => ap_const_lv1_0,
        m_axi_inout3_BUSER => ap_const_lv1_0,
        x => add_ln129_1_reg_1227,
        y => tmp3_read_reg_1155,
        out_r => add_ln129_1_reg_1227);

    grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706 : component ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_start,
        ap_done => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_done,
        ap_idle => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_idle,
        ap_ready => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_ready,
        bias_dst_address0 => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_address0,
        bias_dst_ce0 => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_ce0,
        bias_dst_we0 => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_we0,
        bias_dst_d0 => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_d0,
        m_axi_weights_AWVALID => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => weights_ARREADY,
        m_axi_weights_ARADDR => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => weights_RVALID,
        m_axi_weights_RREADY => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_RREADY,
        m_axi_weights_RDATA => weights_RDATA,
        m_axi_weights_RLAST => ap_const_logic_0,
        m_axi_weights_RID => ap_const_lv1_0,
        m_axi_weights_RFIFONUM => weights_RFIFONUM,
        m_axi_weights_RUSER => ap_const_lv1_0,
        m_axi_weights_RRESP => ap_const_lv2_0,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        bias_src => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_src,
        out_dim_offset => grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_out_dim_offset);

    control_s_axi_U : component ViT_act_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        images => images,
        x => x,
        tmp1 => tmp1,
        tmp2 => tmp2,
        tmp3 => tmp3,
        tmp_hidden => tmp_hidden,
        attn => attn,
        attn_softmax_info => attn_softmax_info,
        patch_embed_weights => patch_embed_weights,
        patch_embed_bias => patch_embed_bias,
        pos_embed => pos_embed,
        attn_weights => attn_weights,
        attn_bias => attn_bias,
        vit_weights_l1 => vit_weights_l1,
        vit_bias_l1 => vit_bias_l1,
        vit_weights_l2 => vit_weights_l2,
        vit_bias_l2 => vit_bias_l2,
        norm_weights => norm_weights,
        norm_bias => norm_bias,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    inout1_m_axi_U : component ViT_act_inout1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_INOUT1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_INOUT1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_INOUT1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_INOUT1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_INOUT1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_INOUT1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_INOUT1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_INOUT1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_INOUT1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_INOUT1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_INOUT1_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 256,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_inout1_AWVALID,
        AWREADY => m_axi_inout1_AWREADY,
        AWADDR => m_axi_inout1_AWADDR,
        AWID => m_axi_inout1_AWID,
        AWLEN => m_axi_inout1_AWLEN,
        AWSIZE => m_axi_inout1_AWSIZE,
        AWBURST => m_axi_inout1_AWBURST,
        AWLOCK => m_axi_inout1_AWLOCK,
        AWCACHE => m_axi_inout1_AWCACHE,
        AWPROT => m_axi_inout1_AWPROT,
        AWQOS => m_axi_inout1_AWQOS,
        AWREGION => m_axi_inout1_AWREGION,
        AWUSER => m_axi_inout1_AWUSER,
        WVALID => m_axi_inout1_WVALID,
        WREADY => m_axi_inout1_WREADY,
        WDATA => m_axi_inout1_WDATA,
        WSTRB => m_axi_inout1_WSTRB,
        WLAST => m_axi_inout1_WLAST,
        WID => m_axi_inout1_WID,
        WUSER => m_axi_inout1_WUSER,
        ARVALID => m_axi_inout1_ARVALID,
        ARREADY => m_axi_inout1_ARREADY,
        ARADDR => m_axi_inout1_ARADDR,
        ARID => m_axi_inout1_ARID,
        ARLEN => m_axi_inout1_ARLEN,
        ARSIZE => m_axi_inout1_ARSIZE,
        ARBURST => m_axi_inout1_ARBURST,
        ARLOCK => m_axi_inout1_ARLOCK,
        ARCACHE => m_axi_inout1_ARCACHE,
        ARPROT => m_axi_inout1_ARPROT,
        ARQOS => m_axi_inout1_ARQOS,
        ARREGION => m_axi_inout1_ARREGION,
        ARUSER => m_axi_inout1_ARUSER,
        RVALID => m_axi_inout1_RVALID,
        RREADY => m_axi_inout1_RREADY,
        RDATA => m_axi_inout1_RDATA,
        RLAST => m_axi_inout1_RLAST,
        RID => m_axi_inout1_RID,
        RUSER => m_axi_inout1_RUSER,
        RRESP => m_axi_inout1_RRESP,
        BVALID => m_axi_inout1_BVALID,
        BREADY => m_axi_inout1_BREADY,
        BRESP => m_axi_inout1_BRESP,
        BID => m_axi_inout1_BID,
        BUSER => m_axi_inout1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => inout1_ARVALID,
        I_ARREADY => inout1_ARREADY,
        I_ARADDR => inout1_ARADDR,
        I_ARLEN => inout1_ARLEN,
        I_RVALID => inout1_RVALID,
        I_RREADY => inout1_RREADY,
        I_RDATA => inout1_RDATA,
        I_RFIFONUM => inout1_RFIFONUM,
        I_AWVALID => inout1_AWVALID,
        I_AWREADY => inout1_AWREADY,
        I_AWADDR => inout1_AWADDR,
        I_AWLEN => inout1_AWLEN,
        I_WVALID => inout1_WVALID,
        I_WREADY => inout1_WREADY,
        I_WDATA => inout1_WDATA,
        I_WSTRB => inout1_WSTRB,
        I_BVALID => inout1_BVALID,
        I_BREADY => inout1_BREADY);

    inout2_m_axi_U : component ViT_act_inout2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_INOUT2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_INOUT2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_INOUT2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_INOUT2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_INOUT2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_INOUT2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_INOUT2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_INOUT2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_INOUT2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_INOUT2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_INOUT2_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 256,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_inout2_AWVALID,
        AWREADY => m_axi_inout2_AWREADY,
        AWADDR => m_axi_inout2_AWADDR,
        AWID => m_axi_inout2_AWID,
        AWLEN => m_axi_inout2_AWLEN,
        AWSIZE => m_axi_inout2_AWSIZE,
        AWBURST => m_axi_inout2_AWBURST,
        AWLOCK => m_axi_inout2_AWLOCK,
        AWCACHE => m_axi_inout2_AWCACHE,
        AWPROT => m_axi_inout2_AWPROT,
        AWQOS => m_axi_inout2_AWQOS,
        AWREGION => m_axi_inout2_AWREGION,
        AWUSER => m_axi_inout2_AWUSER,
        WVALID => m_axi_inout2_WVALID,
        WREADY => m_axi_inout2_WREADY,
        WDATA => m_axi_inout2_WDATA,
        WSTRB => m_axi_inout2_WSTRB,
        WLAST => m_axi_inout2_WLAST,
        WID => m_axi_inout2_WID,
        WUSER => m_axi_inout2_WUSER,
        ARVALID => m_axi_inout2_ARVALID,
        ARREADY => m_axi_inout2_ARREADY,
        ARADDR => m_axi_inout2_ARADDR,
        ARID => m_axi_inout2_ARID,
        ARLEN => m_axi_inout2_ARLEN,
        ARSIZE => m_axi_inout2_ARSIZE,
        ARBURST => m_axi_inout2_ARBURST,
        ARLOCK => m_axi_inout2_ARLOCK,
        ARCACHE => m_axi_inout2_ARCACHE,
        ARPROT => m_axi_inout2_ARPROT,
        ARQOS => m_axi_inout2_ARQOS,
        ARREGION => m_axi_inout2_ARREGION,
        ARUSER => m_axi_inout2_ARUSER,
        RVALID => m_axi_inout2_RVALID,
        RREADY => m_axi_inout2_RREADY,
        RDATA => m_axi_inout2_RDATA,
        RLAST => m_axi_inout2_RLAST,
        RID => m_axi_inout2_RID,
        RUSER => m_axi_inout2_RUSER,
        RRESP => m_axi_inout2_RRESP,
        BVALID => m_axi_inout2_BVALID,
        BREADY => m_axi_inout2_BREADY,
        BRESP => m_axi_inout2_BRESP,
        BID => m_axi_inout2_BID,
        BUSER => m_axi_inout2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => inout2_ARVALID,
        I_ARREADY => inout2_ARREADY,
        I_ARADDR => inout2_ARADDR,
        I_ARLEN => inout2_ARLEN,
        I_RVALID => inout2_RVALID,
        I_RREADY => inout2_RREADY,
        I_RDATA => inout2_RDATA,
        I_RFIFONUM => inout2_RFIFONUM,
        I_AWVALID => inout2_AWVALID,
        I_AWREADY => inout2_AWREADY,
        I_AWADDR => inout2_AWADDR,
        I_AWLEN => inout2_AWLEN,
        I_WVALID => inout2_WVALID,
        I_WREADY => inout2_WREADY,
        I_WDATA => inout2_WDATA,
        I_WSTRB => inout2_WSTRB,
        I_BVALID => inout2_BVALID,
        I_BREADY => inout2_BREADY);

    inout3_m_axi_U : component ViT_act_inout3_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_INOUT3_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_INOUT3_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_INOUT3_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_INOUT3_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_INOUT3_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_INOUT3_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_INOUT3_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_INOUT3_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_INOUT3_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_INOUT3_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_INOUT3_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 256,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_inout3_AWVALID,
        AWREADY => m_axi_inout3_AWREADY,
        AWADDR => m_axi_inout3_AWADDR,
        AWID => m_axi_inout3_AWID,
        AWLEN => m_axi_inout3_AWLEN,
        AWSIZE => m_axi_inout3_AWSIZE,
        AWBURST => m_axi_inout3_AWBURST,
        AWLOCK => m_axi_inout3_AWLOCK,
        AWCACHE => m_axi_inout3_AWCACHE,
        AWPROT => m_axi_inout3_AWPROT,
        AWQOS => m_axi_inout3_AWQOS,
        AWREGION => m_axi_inout3_AWREGION,
        AWUSER => m_axi_inout3_AWUSER,
        WVALID => m_axi_inout3_WVALID,
        WREADY => m_axi_inout3_WREADY,
        WDATA => m_axi_inout3_WDATA,
        WSTRB => m_axi_inout3_WSTRB,
        WLAST => m_axi_inout3_WLAST,
        WID => m_axi_inout3_WID,
        WUSER => m_axi_inout3_WUSER,
        ARVALID => m_axi_inout3_ARVALID,
        ARREADY => m_axi_inout3_ARREADY,
        ARADDR => m_axi_inout3_ARADDR,
        ARID => m_axi_inout3_ARID,
        ARLEN => m_axi_inout3_ARLEN,
        ARSIZE => m_axi_inout3_ARSIZE,
        ARBURST => m_axi_inout3_ARBURST,
        ARLOCK => m_axi_inout3_ARLOCK,
        ARCACHE => m_axi_inout3_ARCACHE,
        ARPROT => m_axi_inout3_ARPROT,
        ARQOS => m_axi_inout3_ARQOS,
        ARREGION => m_axi_inout3_ARREGION,
        ARUSER => m_axi_inout3_ARUSER,
        RVALID => m_axi_inout3_RVALID,
        RREADY => m_axi_inout3_RREADY,
        RDATA => m_axi_inout3_RDATA,
        RLAST => m_axi_inout3_RLAST,
        RID => m_axi_inout3_RID,
        RUSER => m_axi_inout3_RUSER,
        RRESP => m_axi_inout3_RRESP,
        BVALID => m_axi_inout3_BVALID,
        BREADY => m_axi_inout3_BREADY,
        BRESP => m_axi_inout3_BRESP,
        BID => m_axi_inout3_BID,
        BUSER => m_axi_inout3_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => inout3_ARVALID,
        I_ARREADY => inout3_ARREADY,
        I_ARADDR => inout3_ARADDR,
        I_ARLEN => inout3_ARLEN,
        I_RVALID => inout3_RVALID,
        I_RREADY => inout3_RREADY,
        I_RDATA => inout3_RDATA,
        I_RFIFONUM => inout3_RFIFONUM,
        I_AWVALID => inout3_AWVALID,
        I_AWREADY => inout3_AWREADY,
        I_AWADDR => grp_compute_linear_fu_486_m_axi_inout2_AWADDR,
        I_AWLEN => grp_compute_linear_fu_486_m_axi_inout2_AWLEN,
        I_WVALID => inout3_WVALID,
        I_WREADY => inout3_WREADY,
        I_WDATA => grp_compute_linear_fu_486_m_axi_inout2_WDATA,
        I_WSTRB => grp_compute_linear_fu_486_m_axi_inout2_WSTRB,
        I_BVALID => inout3_BVALID,
        I_BREADY => inout3_BREADY);

    inout4_m_axi_U : component ViT_act_inout4_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_INOUT4_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_INOUT4_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_INOUT4_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_INOUT4_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_INOUT4_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_INOUT4_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_INOUT4_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_INOUT4_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_INOUT4_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_INOUT4_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_INOUT4_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 256,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_inout4_AWVALID,
        AWREADY => m_axi_inout4_AWREADY,
        AWADDR => m_axi_inout4_AWADDR,
        AWID => m_axi_inout4_AWID,
        AWLEN => m_axi_inout4_AWLEN,
        AWSIZE => m_axi_inout4_AWSIZE,
        AWBURST => m_axi_inout4_AWBURST,
        AWLOCK => m_axi_inout4_AWLOCK,
        AWCACHE => m_axi_inout4_AWCACHE,
        AWPROT => m_axi_inout4_AWPROT,
        AWQOS => m_axi_inout4_AWQOS,
        AWREGION => m_axi_inout4_AWREGION,
        AWUSER => m_axi_inout4_AWUSER,
        WVALID => m_axi_inout4_WVALID,
        WREADY => m_axi_inout4_WREADY,
        WDATA => m_axi_inout4_WDATA,
        WSTRB => m_axi_inout4_WSTRB,
        WLAST => m_axi_inout4_WLAST,
        WID => m_axi_inout4_WID,
        WUSER => m_axi_inout4_WUSER,
        ARVALID => m_axi_inout4_ARVALID,
        ARREADY => m_axi_inout4_ARREADY,
        ARADDR => m_axi_inout4_ARADDR,
        ARID => m_axi_inout4_ARID,
        ARLEN => m_axi_inout4_ARLEN,
        ARSIZE => m_axi_inout4_ARSIZE,
        ARBURST => m_axi_inout4_ARBURST,
        ARLOCK => m_axi_inout4_ARLOCK,
        ARCACHE => m_axi_inout4_ARCACHE,
        ARPROT => m_axi_inout4_ARPROT,
        ARQOS => m_axi_inout4_ARQOS,
        ARREGION => m_axi_inout4_ARREGION,
        ARUSER => m_axi_inout4_ARUSER,
        RVALID => m_axi_inout4_RVALID,
        RREADY => m_axi_inout4_RREADY,
        RDATA => m_axi_inout4_RDATA,
        RLAST => m_axi_inout4_RLAST,
        RID => m_axi_inout4_RID,
        RUSER => m_axi_inout4_RUSER,
        RRESP => m_axi_inout4_RRESP,
        BVALID => m_axi_inout4_BVALID,
        BREADY => m_axi_inout4_BREADY,
        BRESP => m_axi_inout4_BRESP,
        BID => m_axi_inout4_BID,
        BUSER => m_axi_inout4_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => inout4_ARVALID,
        I_ARREADY => inout4_ARREADY,
        I_ARADDR => inout4_ARADDR,
        I_ARLEN => inout4_ARLEN,
        I_RVALID => inout4_RVALID,
        I_RREADY => inout4_RREADY,
        I_RDATA => inout4_RDATA,
        I_RFIFONUM => inout4_RFIFONUM,
        I_AWVALID => inout4_AWVALID,
        I_AWREADY => inout4_AWREADY,
        I_AWADDR => inout4_AWADDR,
        I_AWLEN => inout4_AWLEN,
        I_WVALID => inout4_WVALID,
        I_WREADY => inout4_WREADY,
        I_WDATA => inout4_WDATA,
        I_WSTRB => inout4_WSTRB,
        I_BVALID => inout4_BVALID,
        I_BREADY => inout4_BREADY);

    weights_m_axi_U : component ViT_act_weights_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_WEIGHTS_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_WEIGHTS_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_WEIGHTS_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_WEIGHTS_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_WEIGHTS_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_WEIGHTS_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_WEIGHTS_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_WEIGHTS_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_WEIGHTS_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_WEIGHTS_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_WEIGHTS_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 256,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_weights_AWVALID,
        AWREADY => m_axi_weights_AWREADY,
        AWADDR => m_axi_weights_AWADDR,
        AWID => m_axi_weights_AWID,
        AWLEN => m_axi_weights_AWLEN,
        AWSIZE => m_axi_weights_AWSIZE,
        AWBURST => m_axi_weights_AWBURST,
        AWLOCK => m_axi_weights_AWLOCK,
        AWCACHE => m_axi_weights_AWCACHE,
        AWPROT => m_axi_weights_AWPROT,
        AWQOS => m_axi_weights_AWQOS,
        AWREGION => m_axi_weights_AWREGION,
        AWUSER => m_axi_weights_AWUSER,
        WVALID => m_axi_weights_WVALID,
        WREADY => m_axi_weights_WREADY,
        WDATA => m_axi_weights_WDATA,
        WSTRB => m_axi_weights_WSTRB,
        WLAST => m_axi_weights_WLAST,
        WID => m_axi_weights_WID,
        WUSER => m_axi_weights_WUSER,
        ARVALID => m_axi_weights_ARVALID,
        ARREADY => m_axi_weights_ARREADY,
        ARADDR => m_axi_weights_ARADDR,
        ARID => m_axi_weights_ARID,
        ARLEN => m_axi_weights_ARLEN,
        ARSIZE => m_axi_weights_ARSIZE,
        ARBURST => m_axi_weights_ARBURST,
        ARLOCK => m_axi_weights_ARLOCK,
        ARCACHE => m_axi_weights_ARCACHE,
        ARPROT => m_axi_weights_ARPROT,
        ARQOS => m_axi_weights_ARQOS,
        ARREGION => m_axi_weights_ARREGION,
        ARUSER => m_axi_weights_ARUSER,
        RVALID => m_axi_weights_RVALID,
        RREADY => m_axi_weights_RREADY,
        RDATA => m_axi_weights_RDATA,
        RLAST => m_axi_weights_RLAST,
        RID => m_axi_weights_RID,
        RUSER => m_axi_weights_RUSER,
        RRESP => m_axi_weights_RRESP,
        BVALID => m_axi_weights_BVALID,
        BREADY => m_axi_weights_BREADY,
        BRESP => m_axi_weights_BRESP,
        BID => m_axi_weights_BID,
        BUSER => m_axi_weights_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => weights_ARVALID,
        I_ARREADY => weights_ARREADY,
        I_ARADDR => weights_ARADDR,
        I_ARLEN => weights_ARLEN,
        I_RVALID => weights_RVALID,
        I_RREADY => weights_RREADY,
        I_RDATA => weights_RDATA,
        I_RFIFONUM => weights_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => weights_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => weights_WREADY,
        I_WDATA => ap_const_lv256_lc_1,
        I_WSTRB => ap_const_lv32_0,
        I_BVALID => weights_BVALID,
        I_BREADY => ap_const_logic_0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_compute_attn_matmul_v_fu_669_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_compute_attn_matmul_v_fu_669_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                    ap_sync_reg_grp_compute_attn_matmul_v_fu_669_ap_done <= ap_const_logic_0;
                elsif ((grp_compute_attn_matmul_v_fu_669_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_compute_attn_matmul_v_fu_669_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_compute_attn_matmul_v_fu_669_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_compute_attn_matmul_v_fu_669_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                    ap_sync_reg_grp_compute_attn_matmul_v_fu_669_ap_ready <= ap_const_logic_0;
                elsif ((grp_compute_attn_matmul_v_fu_669_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_compute_attn_matmul_v_fu_669_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_compute_linear_fu_486_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_compute_linear_fu_486_ap_done <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_state32_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((ap_const_boolean_0 = ap_block_state30_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((ap_const_boolean_0 = ap_block_state24_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
                    ap_sync_reg_grp_compute_linear_fu_486_ap_done <= ap_const_logic_0;
                elsif ((grp_compute_linear_fu_486_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_compute_linear_fu_486_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_compute_linear_fu_486_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_compute_linear_fu_486_ap_ready <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_state32_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((ap_const_boolean_0 = ap_block_state30_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((ap_const_boolean_0 = ap_block_state24_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
                    ap_sync_reg_grp_compute_linear_fu_486_ap_ready <= ap_const_logic_0;
                elsif ((grp_compute_linear_fu_486_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_compute_linear_fu_486_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_compute_norm_fu_611_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_compute_norm_fu_611_ap_done <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_state28_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state28)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                    ap_sync_reg_grp_compute_norm_fu_611_ap_done <= ap_const_logic_0;
                elsif ((grp_compute_norm_fu_611_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_compute_norm_fu_611_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_compute_norm_fu_611_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_compute_norm_fu_611_ap_ready <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_state28_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state28)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                    ap_sync_reg_grp_compute_norm_fu_611_ap_ready <= ap_const_logic_0;
                elsif ((grp_compute_norm_fu_611_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_compute_norm_fu_611_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_compute_q_matmul_k_fu_639_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_compute_q_matmul_k_fu_639_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    ap_sync_reg_grp_compute_q_matmul_k_fu_639_ap_done <= ap_const_logic_0;
                elsif ((grp_compute_q_matmul_k_fu_639_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_compute_q_matmul_k_fu_639_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_compute_q_matmul_k_fu_639_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_compute_q_matmul_k_fu_639_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    ap_sync_reg_grp_compute_q_matmul_k_fu_639_ap_ready <= ap_const_logic_0;
                elsif ((grp_compute_q_matmul_k_fu_639_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_compute_q_matmul_k_fu_639_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_add_fu_695_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_add_fu_695_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                    grp_compute_add_fu_695_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_add_fu_695_ap_ready = ap_const_logic_1)) then 
                    grp_compute_add_fu_695_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_attn_matmul_v_fu_669_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_attn_matmul_v_fu_669_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state21) or ((ap_sync_grp_compute_attn_matmul_v_fu_669_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state22)))) then 
                    grp_compute_attn_matmul_v_fu_669_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_attn_matmul_v_fu_669_ap_ready = ap_const_logic_1)) then 
                    grp_compute_attn_matmul_v_fu_669_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_linear_fu_486_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_linear_fu_486_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_sync_grp_compute_linear_fu_486_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((ap_sync_grp_compute_linear_fu_486_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((ap_sync_grp_compute_linear_fu_486_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((ap_sync_grp_compute_linear_fu_486_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_sync_grp_compute_linear_fu_486_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_sync_grp_compute_linear_fu_486_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
                    grp_compute_linear_fu_486_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_linear_fu_486_ap_ready = ap_const_logic_1)) then 
                    grp_compute_linear_fu_486_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_norm_fu_611_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_norm_fu_611_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_sync_grp_compute_norm_fu_611_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state28)) or ((ap_sync_grp_compute_norm_fu_611_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                    grp_compute_norm_fu_611_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_norm_fu_611_ap_ready = ap_const_logic_1)) then 
                    grp_compute_norm_fu_611_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_patch_embed_fu_582_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_patch_embed_fu_582_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_compute_patch_embed_fu_582_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_patch_embed_fu_582_ap_ready = ap_const_logic_1)) then 
                    grp_compute_patch_embed_fu_582_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_q_matmul_k_fu_639_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_q_matmul_k_fu_639_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_sync_grp_compute_q_matmul_k_fu_639_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
                    grp_compute_q_matmul_k_fu_639_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_q_matmul_k_fu_639_ap_ready = ap_const_logic_1)) then 
                    grp_compute_q_matmul_k_fu_639_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
                    grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_ready = ap_const_logic_1)) then 
                    grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_ready = ap_const_logic_1)) then 
                    grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_linear_weights_fu_437_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_linear_weights_fu_437_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_load_linear_weights_fu_437_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_linear_weights_fu_437_ap_ready = ap_const_logic_1)) then 
                    grp_load_linear_weights_fu_437_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_norms_fu_599_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_norms_fu_599_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln131_fu_802_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_load_norms_fu_599_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_norms_fu_599_ap_ready = ap_const_logic_1)) then 
                    grp_load_norms_fu_599_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_one_time_weights_fu_564_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_one_time_weights_fu_564_ap_start_reg <= ap_const_logic_0;
            else
                if (((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_load_one_time_weights_fu_564_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_one_time_weights_fu_564_ap_ready = ap_const_logic_1)) then 
                    grp_load_one_time_weights_fu_564_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    image_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                image_fu_296 <= ap_const_lv32_0;
            elsif (((icmp_ln131_fu_802_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                image_fu_296 <= add_ln124_reg_1217;
            end if; 
        end if;
    end process;

    layer_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_compute_patch_embed_fu_582_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                layer_reg_426 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state34) and (grp_compute_add_fu_695_ap_done = ap_const_logic_1))) then 
                layer_reg_426 <= add_ln131_reg_1238;
            end if; 
        end if;
    end process;

    phi_mul_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_mul_fu_292 <= ap_const_lv49_0;
            elsif (((icmp_ln131_fu_802_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                phi_mul_fu_292 <= add_ln124_1_reg_1209;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln124_1_reg_1209 <= add_ln124_1_fu_735_p2;
                add_ln124_reg_1217 <= add_ln124_fu_746_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                add_ln129_1_reg_1227 <= add_ln129_1_fu_796_p2;
                add_ln129_reg_1222 <= add_ln129_fu_786_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln131_reg_1238 <= add_ln131_fu_808_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln131_fu_802_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                add_ln133_1_reg_1248 <= add_ln133_1_fu_854_p2;
                add_ln133_reg_1243 <= add_ln133_fu_848_p2;
                add_ln137_reg_1253 <= add_ln137_fu_890_p2;
                add_ln138_reg_1261 <= add_ln138_fu_929_p2;
                add_ln170_reg_1269 <= add_ln170_fu_958_p2;
                add_ln171_reg_1274 <= add_ln171_fu_1001_p2;
                add_ln174_reg_1279 <= add_ln174_fu_1006_p2;
                add_ln175_reg_1284 <= add_ln175_fu_1033_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                add_ln143_reg_1289 <= add_ln143_fu_1046_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add_ln144_reg_1294 <= add_ln144_fu_1052_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                add_ln152_reg_1299 <= add_ln152_fu_1058_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                add_ln153_reg_1304 <= add_ln153_fu_1064_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                add_ln160_reg_1309 <= add_ln160_fu_1070_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                add_ln161_reg_1314 <= add_ln161_fu_1076_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                attn_bias_read_reg_1112 <= attn_bias;
                attn_read_reg_1143 <= attn;
                attn_softmax_info_read_reg_1137 <= attn_softmax_info;
                attn_weights_read_reg_1117 <= attn_weights;
                images_read_reg_1181 <= images;
                norm_bias_read_reg_1082 <= norm_bias;
                norm_weights_read_reg_1087 <= norm_weights;
                patch_embed_bias_read_reg_1127 <= patch_embed_bias;
                patch_embed_weights_read_reg_1132 <= patch_embed_weights;
                pos_embed_read_reg_1122 <= pos_embed;
                tmp1_read_reg_1169 <= tmp1;
                tmp2_read_reg_1162 <= tmp2;
                tmp3_read_reg_1155 <= tmp3;
                tmp_hidden_read_reg_1149 <= tmp_hidden;
                vit_bias_l1_read_reg_1102 <= vit_bias_l1;
                vit_bias_l2_read_reg_1092 <= vit_bias_l2;
                vit_weights_l1_read_reg_1107 <= vit_weights_l1;
                vit_weights_l2_read_reg_1097 <= vit_weights_l2;
                x_read_reg_1176 <= x;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_one_time_weights_fu_564_attn_scale_V_ap_vld = ap_const_logic_1) and (reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                attn_scale_V <= grp_load_one_time_weights_fu_564_attn_scale_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_one_time_weights_fu_564_norm_eps_V_ap_vld = ap_const_logic_1) and (reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                norm_eps_V <= grp_load_one_time_weights_fu_564_norm_eps_V;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state5, icmp_ln131_fu_802_p2, grp_compute_patch_embed_fu_582_ap_done, grp_load_norms_fu_599_ap_done, grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done, grp_compute_add_fu_695_ap_done, ap_CS_fsm_state34, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_block_state12_on_subcall_done, ap_block_state16_on_subcall_done, ap_block_state20_on_subcall_done, ap_block_state24_on_subcall_done, ap_CS_fsm_state30, ap_block_state30_on_subcall_done, ap_CS_fsm_state32, ap_block_state32_on_subcall_done, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_block_state8_on_subcall_done, ap_block_state28_on_subcall_done, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_block_state18_on_subcall_done, ap_block_state22_on_subcall_done, ap_CS_fsm_state26, ap_block_state2_on_subcall_done, ap_block_state26_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln124_fu_741_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((grp_compute_patch_embed_fu_582_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln131_fu_802_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_load_norms_fu_599_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((ap_const_boolean_0 = ap_block_state24_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((ap_const_boolean_0 = ap_block_state26_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((ap_const_boolean_0 = ap_block_state28_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((ap_const_boolean_0 = ap_block_state30_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((ap_const_boolean_0 = ap_block_state32_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and (grp_compute_add_fu_695_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln124_1_fu_735_p2 <= std_logic_vector(unsigned(phi_mul_fu_292) + unsigned(ap_const_lv49_18300));
    add_ln124_fu_746_p2 <= std_logic_vector(unsigned(image_fu_296) + unsigned(ap_const_lv32_1));
    add_ln129_1_fu_796_p2 <= std_logic_vector(unsigned(zext_ln129_2_fu_792_p1) + unsigned(x_read_reg_1176));
    add_ln129_fu_786_p2 <= std_logic_vector(signed(sext_ln129_fu_782_p1) + signed(images_read_reg_1181));
    add_ln131_fu_808_p2 <= std_logic_vector(unsigned(layer_reg_426) + unsigned(ap_const_lv4_1));
    add_ln133_1_fu_854_p2 <= std_logic_vector(signed(sext_ln133_fu_844_p1) + signed(norm_bias_read_reg_1082));
    add_ln133_fu_848_p2 <= std_logic_vector(signed(sext_ln133_fu_844_p1) + signed(norm_weights_read_reg_1087));
    add_ln137_31_fu_880_p2 <= std_logic_vector(unsigned(shl_ln3_fu_860_p3) + unsigned(zext_ln137_fu_876_p1));
    add_ln137_fu_890_p2 <= std_logic_vector(unsigned(zext_ln137_61_fu_886_p1) + unsigned(attn_weights_read_reg_1117));
    add_ln138_fu_929_p2 <= std_logic_vector(signed(sext_ln138_fu_925_p1) + signed(attn_bias_read_reg_1112));
    add_ln143_fu_1046_p2 <= std_logic_vector(unsigned(add_ln137_reg_1253) + unsigned(ap_const_lv64_12000));
    add_ln144_fu_1052_p2 <= std_logic_vector(unsigned(add_ln138_reg_1261) + unsigned(ap_const_lv64_180));
    add_ln152_fu_1058_p2 <= std_logic_vector(unsigned(add_ln137_reg_1253) + unsigned(ap_const_lv64_24000));
    add_ln153_fu_1064_p2 <= std_logic_vector(unsigned(add_ln138_reg_1261) + unsigned(ap_const_lv64_300));
    add_ln160_fu_1070_p2 <= std_logic_vector(unsigned(add_ln137_reg_1253) + unsigned(ap_const_lv64_36000));
    add_ln161_fu_1076_p2 <= std_logic_vector(unsigned(add_ln138_reg_1261) + unsigned(ap_const_lv64_480));
    add_ln170_fu_958_p2 <= std_logic_vector(unsigned(zext_ln170_fu_954_p1) + unsigned(vit_weights_l1_read_reg_1107));
    add_ln171_fu_1001_p2 <= std_logic_vector(signed(sext_ln171_fu_997_p1) + signed(vit_bias_l1_read_reg_1102));
    add_ln174_fu_1006_p2 <= std_logic_vector(unsigned(zext_ln170_fu_954_p1) + unsigned(vit_weights_l2_read_reg_1097));
    add_ln175_fu_1033_p2 <= std_logic_vector(signed(sext_ln175_fu_1029_p1) + signed(vit_bias_l2_read_reg_1092));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done)
    begin
        if ((grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(ap_block_state12_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state12_on_subcall_done)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done)
    begin
        if ((grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(ap_block_state16_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state16_on_subcall_done)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(ap_block_state18_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state18_on_subcall_done)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(ap_block_state20_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state20_on_subcall_done)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(ap_block_state22_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state22_on_subcall_done)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(ap_block_state24_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state24_on_subcall_done)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(ap_block_state26_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state26_on_subcall_done)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(ap_block_state28_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state28_on_subcall_done)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(ap_block_state30_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state30_on_subcall_done)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(ap_block_state32_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state32_on_subcall_done)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_compute_add_fu_695_ap_done)
    begin
        if ((grp_compute_add_fu_695_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_compute_patch_embed_fu_582_ap_done)
    begin
        if ((grp_compute_patch_embed_fu_582_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_load_norms_fu_599_ap_done)
    begin
        if ((grp_load_norms_fu_599_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state12_on_subcall_done_assign_proc : process(grp_load_linear_weights_fu_437_ap_done, ap_sync_grp_compute_linear_fu_486_ap_ready, ap_sync_grp_compute_linear_fu_486_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((grp_load_linear_weights_fu_437_ap_done = ap_const_logic_0) or ((ap_sync_grp_compute_linear_fu_486_ap_ready and ap_sync_grp_compute_linear_fu_486_ap_done) = ap_const_logic_0));
    end process;


    ap_block_state16_on_subcall_done_assign_proc : process(grp_load_linear_weights_fu_437_ap_done, ap_sync_grp_compute_linear_fu_486_ap_ready, ap_sync_grp_compute_linear_fu_486_ap_done)
    begin
                ap_block_state16_on_subcall_done <= ((grp_load_linear_weights_fu_437_ap_done = ap_const_logic_0) or ((ap_sync_grp_compute_linear_fu_486_ap_ready and ap_sync_grp_compute_linear_fu_486_ap_done) = ap_const_logic_0));
    end process;


    ap_block_state18_on_subcall_done_assign_proc : process(grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done, ap_sync_grp_compute_q_matmul_k_fu_639_ap_ready, ap_sync_grp_compute_q_matmul_k_fu_639_ap_done)
    begin
                ap_block_state18_on_subcall_done <= (((ap_sync_grp_compute_q_matmul_k_fu_639_ap_ready and ap_sync_grp_compute_q_matmul_k_fu_639_ap_done) = ap_const_logic_0) or (grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done = ap_const_logic_0));
    end process;


    ap_block_state20_on_subcall_done_assign_proc : process(grp_load_linear_weights_fu_437_ap_done, ap_sync_grp_compute_linear_fu_486_ap_ready, ap_sync_grp_compute_linear_fu_486_ap_done)
    begin
                ap_block_state20_on_subcall_done <= ((grp_load_linear_weights_fu_437_ap_done = ap_const_logic_0) or ((ap_sync_grp_compute_linear_fu_486_ap_ready and ap_sync_grp_compute_linear_fu_486_ap_done) = ap_const_logic_0));
    end process;


    ap_block_state22_on_subcall_done_assign_proc : process(grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done, ap_sync_grp_compute_attn_matmul_v_fu_669_ap_ready, ap_sync_grp_compute_attn_matmul_v_fu_669_ap_done)
    begin
                ap_block_state22_on_subcall_done <= (((ap_sync_grp_compute_attn_matmul_v_fu_669_ap_ready and ap_sync_grp_compute_attn_matmul_v_fu_669_ap_done) = ap_const_logic_0) or (grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_done = ap_const_logic_0));
    end process;


    ap_block_state24_on_subcall_done_assign_proc : process(grp_load_linear_weights_fu_437_ap_done, ap_sync_grp_compute_linear_fu_486_ap_ready, ap_sync_grp_compute_linear_fu_486_ap_done)
    begin
                ap_block_state24_on_subcall_done <= ((grp_load_linear_weights_fu_437_ap_done = ap_const_logic_0) or ((ap_sync_grp_compute_linear_fu_486_ap_ready and ap_sync_grp_compute_linear_fu_486_ap_done) = ap_const_logic_0));
    end process;


    ap_block_state26_on_subcall_done_assign_proc : process(grp_compute_add_fu_695_ap_done, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_done)
    begin
                ap_block_state26_on_subcall_done <= ((grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_done = ap_const_logic_0) or (grp_compute_add_fu_695_ap_done = ap_const_logic_0));
    end process;


    ap_block_state28_on_subcall_done_assign_proc : process(grp_load_linear_weights_fu_437_ap_done, ap_sync_grp_compute_norm_fu_611_ap_ready, ap_sync_grp_compute_norm_fu_611_ap_done)
    begin
                ap_block_state28_on_subcall_done <= ((grp_load_linear_weights_fu_437_ap_done = ap_const_logic_0) or ((ap_sync_grp_compute_norm_fu_611_ap_ready and ap_sync_grp_compute_norm_fu_611_ap_done) = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(reload_on_time_weights_read_read_fu_414_p2, grp_load_one_time_weights_fu_564_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_load_one_time_weights_fu_564_ap_done = ap_const_logic_0) and (reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1));
    end process;


    ap_block_state30_on_subcall_done_assign_proc : process(grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_done, ap_sync_grp_compute_linear_fu_486_ap_ready, ap_sync_grp_compute_linear_fu_486_ap_done)
    begin
                ap_block_state30_on_subcall_done <= (((ap_sync_grp_compute_linear_fu_486_ap_ready and ap_sync_grp_compute_linear_fu_486_ap_done) = ap_const_logic_0) or (grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_done = ap_const_logic_0));
    end process;


    ap_block_state32_on_subcall_done_assign_proc : process(ap_sync_grp_compute_linear_fu_486_ap_ready, ap_sync_grp_compute_linear_fu_486_ap_done)
    begin
                ap_block_state32_on_subcall_done <= ((ap_sync_grp_compute_linear_fu_486_ap_ready and ap_sync_grp_compute_linear_fu_486_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(grp_load_linear_weights_fu_437_ap_done, ap_sync_grp_compute_norm_fu_611_ap_ready, ap_sync_grp_compute_norm_fu_611_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_load_linear_weights_fu_437_ap_done = ap_const_logic_0) or ((ap_sync_grp_compute_norm_fu_611_ap_ready and ap_sync_grp_compute_norm_fu_611_ap_done) = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2)
    begin
        if (((icmp_ln124_fu_741_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2)
    begin
        if (((icmp_ln124_fu_741_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_compute_attn_matmul_v_fu_669_ap_done <= (grp_compute_attn_matmul_v_fu_669_ap_done or ap_sync_reg_grp_compute_attn_matmul_v_fu_669_ap_done);
    ap_sync_grp_compute_attn_matmul_v_fu_669_ap_ready <= (grp_compute_attn_matmul_v_fu_669_ap_ready or ap_sync_reg_grp_compute_attn_matmul_v_fu_669_ap_ready);
    ap_sync_grp_compute_linear_fu_486_ap_done <= (grp_compute_linear_fu_486_ap_done or ap_sync_reg_grp_compute_linear_fu_486_ap_done);
    ap_sync_grp_compute_linear_fu_486_ap_ready <= (grp_compute_linear_fu_486_ap_ready or ap_sync_reg_grp_compute_linear_fu_486_ap_ready);
    ap_sync_grp_compute_norm_fu_611_ap_done <= (grp_compute_norm_fu_611_ap_done or ap_sync_reg_grp_compute_norm_fu_611_ap_done);
    ap_sync_grp_compute_norm_fu_611_ap_ready <= (grp_compute_norm_fu_611_ap_ready or ap_sync_reg_grp_compute_norm_fu_611_ap_ready);
    ap_sync_grp_compute_q_matmul_k_fu_639_ap_done <= (grp_compute_q_matmul_k_fu_639_ap_done or ap_sync_reg_grp_compute_q_matmul_k_fu_639_ap_done);
    ap_sync_grp_compute_q_matmul_k_fu_639_ap_ready <= (grp_compute_q_matmul_k_fu_639_ap_ready or ap_sync_reg_grp_compute_q_matmul_k_fu_639_ap_ready);
    grp_compute_add_fu_695_ap_start <= grp_compute_add_fu_695_ap_start_reg;

    grp_compute_attn_matmul_v_fu_669_ap_continue_assign_proc : process(ap_CS_fsm_state22, ap_block_state22_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_compute_attn_matmul_v_fu_669_ap_continue <= ap_const_logic_1;
        else 
            grp_compute_attn_matmul_v_fu_669_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_compute_attn_matmul_v_fu_669_ap_start <= grp_compute_attn_matmul_v_fu_669_ap_start_reg;

    grp_compute_linear_fu_486_ap_continue_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_block_state12_on_subcall_done, ap_block_state16_on_subcall_done, ap_block_state20_on_subcall_done, ap_block_state24_on_subcall_done, ap_CS_fsm_state30, ap_block_state30_on_subcall_done, ap_CS_fsm_state32, ap_block_state32_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state32_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((ap_const_boolean_0 = ap_block_state30_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((ap_const_boolean_0 = ap_block_state24_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_compute_linear_fu_486_ap_continue <= ap_const_logic_1;
        else 
            grp_compute_linear_fu_486_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_compute_linear_fu_486_ap_start <= grp_compute_linear_fu_486_ap_start_reg;

    grp_compute_linear_fu_486_bias_q0_assign_proc : process(linear_bias_ping_data_q0, linear_bias_pong_data_q0, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            grp_compute_linear_fu_486_bias_q0 <= linear_bias_pong_data_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_bias_q0 <= linear_bias_ping_data_q0;
        else 
            grp_compute_linear_fu_486_bias_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_compute_linear_fu_486_dst_assign_proc : process(tmp_hidden_read_reg_1149, tmp3_read_reg_1155, tmp2_read_reg_1162, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_compute_linear_fu_486_dst <= tmp_hidden_read_reg_1149;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            grp_compute_linear_fu_486_dst <= tmp3_read_reg_1155;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_dst <= tmp2_read_reg_1162;
        else 
            grp_compute_linear_fu_486_dst <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_compute_linear_fu_486_in_dim_offset_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_compute_linear_fu_486_in_dim_offset <= ap_const_lv32_300;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_in_dim_offset <= ap_const_lv32_C0;
        else 
            grp_compute_linear_fu_486_in_dim_offset <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout1_ARREADY_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout1_ARREADY, inout4_ARREADY, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_compute_linear_fu_486_m_axi_inout1_ARREADY <= inout4_ARREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout1_ARREADY <= inout1_ARREADY;
        else 
            grp_compute_linear_fu_486_m_axi_inout1_ARREADY <= 'X';
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout1_RDATA_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout1_RDATA, inout4_RDATA, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RDATA <= inout4_RDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RDATA <= inout1_RDATA;
        else 
            grp_compute_linear_fu_486_m_axi_inout1_RDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout1_RFIFONUM_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout1_RFIFONUM, inout4_RFIFONUM, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RFIFONUM <= inout4_RFIFONUM;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RFIFONUM <= inout1_RFIFONUM;
        else 
            grp_compute_linear_fu_486_m_axi_inout1_RFIFONUM <= "XXXXXXXXX";
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout1_RID_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout1_RID, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RID <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RID <= inout1_RID;
        else 
            grp_compute_linear_fu_486_m_axi_inout1_RID <= "X";
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout1_RLAST_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout1_RLAST, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RLAST <= ap_const_logic_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RLAST <= inout1_RLAST;
        else 
            grp_compute_linear_fu_486_m_axi_inout1_RLAST <= 'X';
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout1_RRESP_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout1_RRESP, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RRESP <= ap_const_lv2_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RRESP <= inout1_RRESP;
        else 
            grp_compute_linear_fu_486_m_axi_inout1_RRESP <= "XX";
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout1_RUSER_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout1_RUSER, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RUSER <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RUSER <= inout1_RUSER;
        else 
            grp_compute_linear_fu_486_m_axi_inout1_RUSER <= "X";
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout1_RVALID_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout1_RVALID, inout4_RVALID, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RVALID <= inout4_RVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout1_RVALID <= inout1_RVALID;
        else 
            grp_compute_linear_fu_486_m_axi_inout1_RVALID <= 'X';
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout2_AWREADY_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout2_AWREADY, inout3_AWREADY, inout4_AWREADY, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_compute_linear_fu_486_m_axi_inout2_AWREADY <= inout4_AWREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout2_AWREADY <= inout3_AWREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_m_axi_inout2_AWREADY <= inout2_AWREADY;
        else 
            grp_compute_linear_fu_486_m_axi_inout2_AWREADY <= 'X';
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout2_BID_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout2_BID, inout3_BID, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_compute_linear_fu_486_m_axi_inout2_BID <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout2_BID <= inout3_BID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_m_axi_inout2_BID <= inout2_BID;
        else 
            grp_compute_linear_fu_486_m_axi_inout2_BID <= "X";
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout2_BRESP_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout2_BRESP, inout3_BRESP, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_compute_linear_fu_486_m_axi_inout2_BRESP <= ap_const_lv2_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout2_BRESP <= inout3_BRESP;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_m_axi_inout2_BRESP <= inout2_BRESP;
        else 
            grp_compute_linear_fu_486_m_axi_inout2_BRESP <= "XX";
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout2_BUSER_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout2_BUSER, inout3_BUSER, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_compute_linear_fu_486_m_axi_inout2_BUSER <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout2_BUSER <= inout3_BUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_m_axi_inout2_BUSER <= inout2_BUSER;
        else 
            grp_compute_linear_fu_486_m_axi_inout2_BUSER <= "X";
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout2_BVALID_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout2_BVALID, inout3_BVALID, inout4_BVALID, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_compute_linear_fu_486_m_axi_inout2_BVALID <= inout4_BVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout2_BVALID <= inout3_BVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_m_axi_inout2_BVALID <= inout2_BVALID;
        else 
            grp_compute_linear_fu_486_m_axi_inout2_BVALID <= 'X';
        end if; 
    end process;


    grp_compute_linear_fu_486_m_axi_inout2_WREADY_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, inout2_WREADY, inout3_WREADY, inout4_WREADY, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_compute_linear_fu_486_m_axi_inout2_WREADY <= inout4_WREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_compute_linear_fu_486_m_axi_inout2_WREADY <= inout3_WREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_m_axi_inout2_WREADY <= inout2_WREADY;
        else 
            grp_compute_linear_fu_486_m_axi_inout2_WREADY <= 'X';
        end if; 
    end process;


    grp_compute_linear_fu_486_out_dim_offset_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_compute_linear_fu_486_out_dim_offset <= ap_const_lv32_300;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_out_dim_offset <= ap_const_lv32_C0;
        else 
            grp_compute_linear_fu_486_out_dim_offset <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_compute_linear_fu_486_src_assign_proc : process(tmp_hidden_read_reg_1149, tmp1_read_reg_1169, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_compute_linear_fu_486_src <= tmp_hidden_read_reg_1149;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_src <= tmp1_read_reg_1169;
        else 
            grp_compute_linear_fu_486_src <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_compute_linear_fu_486_use_gelu_offset_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_compute_linear_fu_486_use_gelu_offset <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_use_gelu_offset <= ap_const_logic_0;
        else 
            grp_compute_linear_fu_486_use_gelu_offset <= 'X';
        end if; 
    end process;


    grp_compute_linear_fu_486_weights_q0_assign_proc : process(linear_weights_ping_data_q0, linear_weights_pong_data_q0, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            grp_compute_linear_fu_486_weights_q0 <= linear_weights_pong_data_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_compute_linear_fu_486_weights_q0 <= linear_weights_ping_data_q0;
        else 
            grp_compute_linear_fu_486_weights_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_compute_norm_fu_611_ap_continue_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state28, ap_block_state8_on_subcall_done, ap_block_state28_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state28_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state28)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            grp_compute_norm_fu_611_ap_continue <= ap_const_logic_1;
        else 
            grp_compute_norm_fu_611_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_compute_norm_fu_611_ap_start <= grp_compute_norm_fu_611_ap_start_reg;

    grp_compute_norm_fu_611_bias_q0_assign_proc : process(norm1_bias_q0, norm2_bias_q0, ap_CS_fsm_state8, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_compute_norm_fu_611_bias_q0 <= norm2_bias_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_compute_norm_fu_611_bias_q0 <= norm1_bias_q0;
        else 
            grp_compute_norm_fu_611_bias_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_compute_norm_fu_611_weights_q0_assign_proc : process(norm1_weights_q0, norm2_weights_q0, ap_CS_fsm_state8, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_compute_norm_fu_611_weights_q0 <= norm2_weights_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_compute_norm_fu_611_weights_q0 <= norm1_weights_q0;
        else 
            grp_compute_norm_fu_611_weights_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_compute_patch_embed_fu_582_ap_start <= grp_compute_patch_embed_fu_582_ap_start_reg;

    grp_compute_q_matmul_k_fu_639_ap_continue_assign_proc : process(ap_CS_fsm_state18, ap_block_state18_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            grp_compute_q_matmul_k_fu_639_ap_continue <= ap_const_logic_1;
        else 
            grp_compute_q_matmul_k_fu_639_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_compute_q_matmul_k_fu_639_ap_start <= grp_compute_q_matmul_k_fu_639_ap_start_reg;
    grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_start <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_ap_start_reg;

    grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_src_assign_proc : process(add_ln171_reg_1274, add_ln175_reg_1284, ap_CS_fsm_state30, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_src <= add_ln175_reg_1284;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_src <= add_ln171_reg_1274;
        else 
            grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_src <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_out_dim_offset_assign_proc : process(ap_CS_fsm_state30, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_out_dim_offset <= ap_const_lv9_C0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_out_dim_offset <= ap_const_lv9_100;
        else 
            grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_out_dim_offset <= "XXXXXXXXX";
        end if; 
    end process;

    grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_start <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_ap_start_reg;

    grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_src_assign_proc : process(add_ln138_reg_1261, add_ln144_reg_1294, add_ln153_reg_1304, add_ln161_reg_1314, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_src <= add_ln161_reg_1314;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_src <= add_ln153_reg_1304;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_src <= add_ln144_reg_1294;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_src <= add_ln138_reg_1261;
        else 
            grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_src <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_load_linear_weights_fu_437_ap_start <= grp_load_linear_weights_fu_437_ap_start_reg;

    grp_load_linear_weights_fu_437_in_dim_offset_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_load_linear_weights_fu_437_in_dim_offset <= ap_const_lv32_300;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_load_linear_weights_fu_437_in_dim_offset <= ap_const_lv32_C0;
        else 
            grp_load_linear_weights_fu_437_in_dim_offset <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_linear_weights_fu_437_out_dim_offset_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_load_linear_weights_fu_437_out_dim_offset <= ap_const_lv32_300;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_load_linear_weights_fu_437_out_dim_offset <= ap_const_lv32_C0;
        else 
            grp_load_linear_weights_fu_437_out_dim_offset <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_linear_weights_fu_437_weights_src_assign_proc : process(add_ln137_reg_1253, add_ln170_reg_1269, add_ln174_reg_1279, add_ln143_reg_1289, add_ln152_reg_1299, add_ln160_reg_1309, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_load_linear_weights_fu_437_weights_src <= add_ln174_reg_1279;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_load_linear_weights_fu_437_weights_src <= add_ln170_reg_1269;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_load_linear_weights_fu_437_weights_src <= add_ln160_reg_1309;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_load_linear_weights_fu_437_weights_src <= add_ln152_reg_1299;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_load_linear_weights_fu_437_weights_src <= add_ln143_reg_1289;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_load_linear_weights_fu_437_weights_src <= add_ln137_reg_1253;
        else 
            grp_load_linear_weights_fu_437_weights_src <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_load_norms_fu_599_ap_start <= grp_load_norms_fu_599_ap_start_reg;
    grp_load_one_time_weights_fu_564_ap_start <= grp_load_one_time_weights_fu_564_ap_start_reg;
    icmp_ln124_fu_741_p2 <= "1" when (image_fu_296 = num_images) else "0";
    icmp_ln131_fu_802_p2 <= "1" when (layer_reg_426 = ap_const_lv4_C) else "0";

    inout1_ARADDR_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state21, grp_compute_linear_fu_486_m_axi_inout1_ARADDR, grp_compute_patch_embed_fu_582_m_axi_inout1_ARADDR, grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARADDR, ap_CS_fsm_state4, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout1_ARADDR <= grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            inout1_ARADDR <= grp_compute_patch_embed_fu_582_m_axi_inout1_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            inout1_ARADDR <= grp_compute_linear_fu_486_m_axi_inout1_ARADDR;
        else 
            inout1_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout1_ARLEN_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state21, grp_compute_linear_fu_486_m_axi_inout1_ARLEN, grp_compute_patch_embed_fu_582_m_axi_inout1_ARLEN, grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARLEN, ap_CS_fsm_state4, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout1_ARLEN <= grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            inout1_ARLEN <= grp_compute_patch_embed_fu_582_m_axi_inout1_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            inout1_ARLEN <= grp_compute_linear_fu_486_m_axi_inout1_ARLEN;
        else 
            inout1_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout1_ARVALID_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state21, grp_compute_linear_fu_486_m_axi_inout1_ARVALID, grp_compute_patch_embed_fu_582_m_axi_inout1_ARVALID, grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARVALID, ap_CS_fsm_state4, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout1_ARVALID <= grp_compute_attn_matmul_v_fu_669_m_axi_inout1_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            inout1_ARVALID <= grp_compute_patch_embed_fu_582_m_axi_inout1_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            inout1_ARVALID <= grp_compute_linear_fu_486_m_axi_inout1_ARVALID;
        else 
            inout1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    inout1_AWADDR_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, grp_compute_norm_fu_611_m_axi_inout1_AWADDR, grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWADDR, grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWADDR, ap_CS_fsm_state7, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout1_AWADDR <= grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout1_AWADDR <= grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            inout1_AWADDR <= grp_compute_norm_fu_611_m_axi_inout1_AWADDR;
        else 
            inout1_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout1_AWLEN_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, grp_compute_norm_fu_611_m_axi_inout1_AWLEN, grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWLEN, grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWLEN, ap_CS_fsm_state7, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout1_AWLEN <= grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout1_AWLEN <= grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            inout1_AWLEN <= grp_compute_norm_fu_611_m_axi_inout1_AWLEN;
        else 
            inout1_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout1_AWVALID_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, grp_compute_norm_fu_611_m_axi_inout1_AWVALID, grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWVALID, grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWVALID, ap_CS_fsm_state7, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout1_AWVALID <= grp_compute_attn_matmul_v_fu_669_m_axi_inout1_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout1_AWVALID <= grp_compute_q_matmul_k_fu_639_m_axi_inout1_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            inout1_AWVALID <= grp_compute_norm_fu_611_m_axi_inout1_AWVALID;
        else 
            inout1_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    inout1_BREADY_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, grp_compute_norm_fu_611_m_axi_inout1_BREADY, grp_compute_q_matmul_k_fu_639_m_axi_inout1_BREADY, grp_compute_attn_matmul_v_fu_669_m_axi_inout1_BREADY, ap_CS_fsm_state7, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout1_BREADY <= grp_compute_attn_matmul_v_fu_669_m_axi_inout1_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout1_BREADY <= grp_compute_q_matmul_k_fu_639_m_axi_inout1_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            inout1_BREADY <= grp_compute_norm_fu_611_m_axi_inout1_BREADY;
        else 
            inout1_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    inout1_RID <= ap_const_lv1_0;
    inout1_RLAST <= ap_const_logic_0;

    inout1_RREADY_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state21, grp_compute_linear_fu_486_m_axi_inout1_RREADY, grp_compute_patch_embed_fu_582_m_axi_inout1_RREADY, grp_compute_attn_matmul_v_fu_669_m_axi_inout1_RREADY, ap_CS_fsm_state4, ap_CS_fsm_state23, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout1_RREADY <= grp_compute_attn_matmul_v_fu_669_m_axi_inout1_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            inout1_RREADY <= grp_compute_patch_embed_fu_582_m_axi_inout1_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            inout1_RREADY <= grp_compute_linear_fu_486_m_axi_inout1_RREADY;
        else 
            inout1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    inout1_RRESP <= ap_const_lv2_0;
    inout1_RUSER <= ap_const_lv1_0;

    inout1_WDATA_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, grp_compute_norm_fu_611_m_axi_inout1_WDATA, grp_compute_q_matmul_k_fu_639_m_axi_inout1_WDATA, grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WDATA, ap_CS_fsm_state7, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout1_WDATA <= grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout1_WDATA <= grp_compute_q_matmul_k_fu_639_m_axi_inout1_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            inout1_WDATA <= grp_compute_norm_fu_611_m_axi_inout1_WDATA;
        else 
            inout1_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout1_WSTRB_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, grp_compute_norm_fu_611_m_axi_inout1_WSTRB, grp_compute_q_matmul_k_fu_639_m_axi_inout1_WSTRB, grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WSTRB, ap_CS_fsm_state7, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout1_WSTRB <= grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout1_WSTRB <= grp_compute_q_matmul_k_fu_639_m_axi_inout1_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            inout1_WSTRB <= grp_compute_norm_fu_611_m_axi_inout1_WSTRB;
        else 
            inout1_WSTRB <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout1_WVALID_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, grp_compute_norm_fu_611_m_axi_inout1_WVALID, grp_compute_q_matmul_k_fu_639_m_axi_inout1_WVALID, grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WVALID, ap_CS_fsm_state7, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout1_WVALID <= grp_compute_attn_matmul_v_fu_669_m_axi_inout1_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout1_WVALID <= grp_compute_q_matmul_k_fu_639_m_axi_inout1_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            inout1_WVALID <= grp_compute_norm_fu_611_m_axi_inout1_WVALID;
        else 
            inout1_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    inout2_ARADDR_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, grp_compute_norm_fu_611_m_axi_inout2_ARADDR, grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARADDR, grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARADDR, grp_compute_add_fu_695_m_axi_inout2_ARADDR, ap_CS_fsm_state34, ap_CS_fsm_state7, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout2_ARADDR <= grp_compute_add_fu_695_m_axi_inout2_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout2_ARADDR <= grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout2_ARADDR <= grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            inout2_ARADDR <= grp_compute_norm_fu_611_m_axi_inout2_ARADDR;
        else 
            inout2_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout2_ARLEN_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, grp_compute_norm_fu_611_m_axi_inout2_ARLEN, grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARLEN, grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARLEN, grp_compute_add_fu_695_m_axi_inout2_ARLEN, ap_CS_fsm_state34, ap_CS_fsm_state7, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout2_ARLEN <= grp_compute_add_fu_695_m_axi_inout2_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout2_ARLEN <= grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout2_ARLEN <= grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            inout2_ARLEN <= grp_compute_norm_fu_611_m_axi_inout2_ARLEN;
        else 
            inout2_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout2_ARVALID_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, grp_compute_norm_fu_611_m_axi_inout2_ARVALID, grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARVALID, grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARVALID, grp_compute_add_fu_695_m_axi_inout2_ARVALID, ap_CS_fsm_state34, ap_CS_fsm_state7, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout2_ARVALID <= grp_compute_add_fu_695_m_axi_inout2_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout2_ARVALID <= grp_compute_attn_matmul_v_fu_669_m_axi_inout2_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout2_ARVALID <= grp_compute_q_matmul_k_fu_639_m_axi_inout2_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            inout2_ARVALID <= grp_compute_norm_fu_611_m_axi_inout2_ARVALID;
        else 
            inout2_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    inout2_AWADDR_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state11, ap_CS_fsm_state19, grp_compute_linear_fu_486_m_axi_inout2_AWADDR, grp_compute_patch_embed_fu_582_m_axi_inout2_AWADDR, grp_compute_add_fu_695_m_axi_inout2_AWADDR, ap_CS_fsm_state34, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout2_AWADDR <= grp_compute_add_fu_695_m_axi_inout2_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            inout2_AWADDR <= grp_compute_patch_embed_fu_582_m_axi_inout2_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            inout2_AWADDR <= grp_compute_linear_fu_486_m_axi_inout2_AWADDR;
        else 
            inout2_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout2_AWLEN_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state11, ap_CS_fsm_state19, grp_compute_linear_fu_486_m_axi_inout2_AWLEN, grp_compute_patch_embed_fu_582_m_axi_inout2_AWLEN, grp_compute_add_fu_695_m_axi_inout2_AWLEN, ap_CS_fsm_state34, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout2_AWLEN <= grp_compute_add_fu_695_m_axi_inout2_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            inout2_AWLEN <= grp_compute_patch_embed_fu_582_m_axi_inout2_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            inout2_AWLEN <= grp_compute_linear_fu_486_m_axi_inout2_AWLEN;
        else 
            inout2_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout2_AWVALID_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state11, ap_CS_fsm_state19, grp_compute_linear_fu_486_m_axi_inout2_AWVALID, grp_compute_patch_embed_fu_582_m_axi_inout2_AWVALID, grp_compute_add_fu_695_m_axi_inout2_AWVALID, ap_CS_fsm_state34, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout2_AWVALID <= grp_compute_add_fu_695_m_axi_inout2_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            inout2_AWVALID <= grp_compute_patch_embed_fu_582_m_axi_inout2_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            inout2_AWVALID <= grp_compute_linear_fu_486_m_axi_inout2_AWVALID;
        else 
            inout2_AWVALID <= ap_const_logic_0;
        end if; 
    end process;

    inout2_BID <= ap_const_lv1_0;

    inout2_BREADY_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state11, ap_CS_fsm_state19, grp_compute_linear_fu_486_m_axi_inout2_BREADY, grp_compute_patch_embed_fu_582_m_axi_inout2_BREADY, grp_compute_add_fu_695_m_axi_inout2_BREADY, ap_CS_fsm_state34, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout2_BREADY <= grp_compute_add_fu_695_m_axi_inout2_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            inout2_BREADY <= grp_compute_patch_embed_fu_582_m_axi_inout2_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            inout2_BREADY <= grp_compute_linear_fu_486_m_axi_inout2_BREADY;
        else 
            inout2_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    inout2_BRESP <= ap_const_lv2_0;
    inout2_BUSER <= ap_const_lv1_0;

    inout2_RREADY_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, grp_compute_norm_fu_611_m_axi_inout2_RREADY, grp_compute_q_matmul_k_fu_639_m_axi_inout2_RREADY, grp_compute_attn_matmul_v_fu_669_m_axi_inout2_RREADY, grp_compute_add_fu_695_m_axi_inout2_RREADY, ap_CS_fsm_state34, ap_CS_fsm_state7, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state28, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout2_RREADY <= grp_compute_add_fu_695_m_axi_inout2_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout2_RREADY <= grp_compute_attn_matmul_v_fu_669_m_axi_inout2_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout2_RREADY <= grp_compute_q_matmul_k_fu_639_m_axi_inout2_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            inout2_RREADY <= grp_compute_norm_fu_611_m_axi_inout2_RREADY;
        else 
            inout2_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    inout2_WDATA_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state11, ap_CS_fsm_state19, grp_compute_linear_fu_486_m_axi_inout2_WDATA, grp_compute_patch_embed_fu_582_m_axi_inout2_WDATA, grp_compute_add_fu_695_m_axi_inout2_WDATA, ap_CS_fsm_state34, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout2_WDATA <= grp_compute_add_fu_695_m_axi_inout2_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            inout2_WDATA <= grp_compute_patch_embed_fu_582_m_axi_inout2_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            inout2_WDATA <= grp_compute_linear_fu_486_m_axi_inout2_WDATA;
        else 
            inout2_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout2_WSTRB_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state11, ap_CS_fsm_state19, grp_compute_linear_fu_486_m_axi_inout2_WSTRB, grp_compute_patch_embed_fu_582_m_axi_inout2_WSTRB, grp_compute_add_fu_695_m_axi_inout2_WSTRB, ap_CS_fsm_state34, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout2_WSTRB <= grp_compute_add_fu_695_m_axi_inout2_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            inout2_WSTRB <= grp_compute_patch_embed_fu_582_m_axi_inout2_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            inout2_WSTRB <= grp_compute_linear_fu_486_m_axi_inout2_WSTRB;
        else 
            inout2_WSTRB <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout2_WVALID_assign_proc : process(ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state11, ap_CS_fsm_state19, grp_compute_linear_fu_486_m_axi_inout2_WVALID, grp_compute_patch_embed_fu_582_m_axi_inout2_WVALID, grp_compute_add_fu_695_m_axi_inout2_WVALID, ap_CS_fsm_state34, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout2_WVALID <= grp_compute_add_fu_695_m_axi_inout2_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            inout2_WVALID <= grp_compute_patch_embed_fu_582_m_axi_inout2_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            inout2_WVALID <= grp_compute_linear_fu_486_m_axi_inout2_WVALID;
        else 
            inout2_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    inout3_ARADDR_assign_proc : process(ap_CS_fsm_state17, grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARADDR, grp_compute_add_fu_695_m_axi_inout3_ARADDR, ap_CS_fsm_state34, ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout3_ARADDR <= grp_compute_add_fu_695_m_axi_inout3_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout3_ARADDR <= grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARADDR;
        else 
            inout3_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout3_ARLEN_assign_proc : process(ap_CS_fsm_state17, grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARLEN, grp_compute_add_fu_695_m_axi_inout3_ARLEN, ap_CS_fsm_state34, ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout3_ARLEN <= grp_compute_add_fu_695_m_axi_inout3_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout3_ARLEN <= grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARLEN;
        else 
            inout3_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout3_ARVALID_assign_proc : process(ap_CS_fsm_state17, grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARVALID, grp_compute_add_fu_695_m_axi_inout3_ARVALID, ap_CS_fsm_state34, ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout3_ARVALID <= grp_compute_add_fu_695_m_axi_inout3_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout3_ARVALID <= grp_compute_q_matmul_k_fu_639_m_axi_inout3_ARVALID;
        else 
            inout3_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    inout3_AWVALID_assign_proc : process(ap_CS_fsm_state15, grp_compute_linear_fu_486_m_axi_inout2_AWVALID, ap_CS_fsm_state23, ap_CS_fsm_state16, ap_CS_fsm_state24, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            inout3_AWVALID <= grp_compute_linear_fu_486_m_axi_inout2_AWVALID;
        else 
            inout3_AWVALID <= ap_const_logic_0;
        end if; 
    end process;

    inout3_BID <= ap_const_lv1_0;

    inout3_BREADY_assign_proc : process(ap_CS_fsm_state15, grp_compute_linear_fu_486_m_axi_inout2_BREADY, ap_CS_fsm_state23, ap_CS_fsm_state16, ap_CS_fsm_state24, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            inout3_BREADY <= grp_compute_linear_fu_486_m_axi_inout2_BREADY;
        else 
            inout3_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    inout3_BRESP <= ap_const_lv2_0;
    inout3_BUSER <= ap_const_lv1_0;

    inout3_RREADY_assign_proc : process(ap_CS_fsm_state17, grp_compute_q_matmul_k_fu_639_m_axi_inout3_RREADY, grp_compute_add_fu_695_m_axi_inout3_RREADY, ap_CS_fsm_state34, ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            inout3_RREADY <= grp_compute_add_fu_695_m_axi_inout3_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout3_RREADY <= grp_compute_q_matmul_k_fu_639_m_axi_inout3_RREADY;
        else 
            inout3_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    inout3_WVALID_assign_proc : process(ap_CS_fsm_state15, grp_compute_linear_fu_486_m_axi_inout2_WVALID, ap_CS_fsm_state23, ap_CS_fsm_state16, ap_CS_fsm_state24, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            inout3_WVALID <= grp_compute_linear_fu_486_m_axi_inout2_WVALID;
        else 
            inout3_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    inout4_ARADDR_assign_proc : process(ap_CS_fsm_state21, grp_compute_linear_fu_486_m_axi_inout1_ARADDR, grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARADDR, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout4_ARADDR <= grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            inout4_ARADDR <= grp_compute_linear_fu_486_m_axi_inout1_ARADDR;
        else 
            inout4_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout4_ARLEN_assign_proc : process(ap_CS_fsm_state21, grp_compute_linear_fu_486_m_axi_inout1_ARLEN, grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARLEN, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout4_ARLEN <= grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            inout4_ARLEN <= grp_compute_linear_fu_486_m_axi_inout1_ARLEN;
        else 
            inout4_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout4_ARVALID_assign_proc : process(ap_CS_fsm_state21, grp_compute_linear_fu_486_m_axi_inout1_ARVALID, grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARVALID, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout4_ARVALID <= grp_compute_attn_matmul_v_fu_669_m_axi_inout4_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            inout4_ARVALID <= grp_compute_linear_fu_486_m_axi_inout1_ARVALID;
        else 
            inout4_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    inout4_AWADDR_assign_proc : process(ap_CS_fsm_state17, grp_compute_linear_fu_486_m_axi_inout2_AWADDR, grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWADDR, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout4_AWADDR <= grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            inout4_AWADDR <= grp_compute_linear_fu_486_m_axi_inout2_AWADDR;
        else 
            inout4_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout4_AWLEN_assign_proc : process(ap_CS_fsm_state17, grp_compute_linear_fu_486_m_axi_inout2_AWLEN, grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWLEN, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout4_AWLEN <= grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            inout4_AWLEN <= grp_compute_linear_fu_486_m_axi_inout2_AWLEN;
        else 
            inout4_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout4_AWVALID_assign_proc : process(ap_CS_fsm_state17, grp_compute_linear_fu_486_m_axi_inout2_AWVALID, grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWVALID, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout4_AWVALID <= grp_compute_q_matmul_k_fu_639_m_axi_inout4_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            inout4_AWVALID <= grp_compute_linear_fu_486_m_axi_inout2_AWVALID;
        else 
            inout4_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    inout4_BREADY_assign_proc : process(ap_CS_fsm_state17, grp_compute_linear_fu_486_m_axi_inout2_BREADY, grp_compute_q_matmul_k_fu_639_m_axi_inout4_BREADY, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout4_BREADY <= grp_compute_q_matmul_k_fu_639_m_axi_inout4_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            inout4_BREADY <= grp_compute_linear_fu_486_m_axi_inout2_BREADY;
        else 
            inout4_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    inout4_RREADY_assign_proc : process(ap_CS_fsm_state21, grp_compute_linear_fu_486_m_axi_inout1_RREADY, grp_compute_attn_matmul_v_fu_669_m_axi_inout4_RREADY, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            inout4_RREADY <= grp_compute_attn_matmul_v_fu_669_m_axi_inout4_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            inout4_RREADY <= grp_compute_linear_fu_486_m_axi_inout1_RREADY;
        else 
            inout4_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    inout4_WDATA_assign_proc : process(ap_CS_fsm_state17, grp_compute_linear_fu_486_m_axi_inout2_WDATA, grp_compute_q_matmul_k_fu_639_m_axi_inout4_WDATA, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout4_WDATA <= grp_compute_q_matmul_k_fu_639_m_axi_inout4_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            inout4_WDATA <= grp_compute_linear_fu_486_m_axi_inout2_WDATA;
        else 
            inout4_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout4_WSTRB_assign_proc : process(ap_CS_fsm_state17, grp_compute_linear_fu_486_m_axi_inout2_WSTRB, grp_compute_q_matmul_k_fu_639_m_axi_inout4_WSTRB, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout4_WSTRB <= grp_compute_q_matmul_k_fu_639_m_axi_inout4_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            inout4_WSTRB <= grp_compute_linear_fu_486_m_axi_inout2_WSTRB;
        else 
            inout4_WSTRB <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inout4_WVALID_assign_proc : process(ap_CS_fsm_state17, grp_compute_linear_fu_486_m_axi_inout2_WVALID, grp_compute_q_matmul_k_fu_639_m_axi_inout4_WVALID, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            inout4_WVALID <= grp_compute_q_matmul_k_fu_639_m_axi_inout4_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            inout4_WVALID <= grp_compute_linear_fu_486_m_axi_inout2_WVALID;
        else 
            inout4_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    linear_bias_ping_data_address0_assign_proc : process(grp_compute_linear_fu_486_bias_address0, grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_address0, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_address0, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state30, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            linear_bias_ping_data_address0 <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            linear_bias_ping_data_address0 <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            linear_bias_ping_data_address0 <= grp_compute_linear_fu_486_bias_address0;
        else 
            linear_bias_ping_data_address0 <= "XXXXXX";
        end if; 
    end process;


    linear_bias_ping_data_ce0_assign_proc : process(grp_compute_linear_fu_486_bias_ce0, grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_ce0, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_ce0, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state30, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            linear_bias_ping_data_ce0 <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            linear_bias_ping_data_ce0 <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            linear_bias_ping_data_ce0 <= grp_compute_linear_fu_486_bias_ce0;
        else 
            linear_bias_ping_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linear_bias_ping_data_d0_assign_proc : process(grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_d0, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_d0, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            linear_bias_ping_data_d0 <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            linear_bias_ping_data_d0 <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_d0;
        else 
            linear_bias_ping_data_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    linear_bias_ping_data_we0_assign_proc : process(grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_we0, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_we0, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            linear_bias_ping_data_we0 <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            linear_bias_ping_data_we0 <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_we0;
        else 
            linear_bias_ping_data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linear_bias_pong_data_address0_assign_proc : process(grp_compute_linear_fu_486_bias_address0, grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_address0, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_address0, ap_CS_fsm_state16, ap_CS_fsm_state24, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state14, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            linear_bias_pong_data_address0 <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            linear_bias_pong_data_address0 <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            linear_bias_pong_data_address0 <= grp_compute_linear_fu_486_bias_address0;
        else 
            linear_bias_pong_data_address0 <= "XXXXXX";
        end if; 
    end process;


    linear_bias_pong_data_ce0_assign_proc : process(grp_compute_linear_fu_486_bias_ce0, grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_ce0, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_ce0, ap_CS_fsm_state16, ap_CS_fsm_state24, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state14, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            linear_bias_pong_data_ce0 <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            linear_bias_pong_data_ce0 <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            linear_bias_pong_data_ce0 <= grp_compute_linear_fu_486_bias_ce0;
        else 
            linear_bias_pong_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linear_bias_pong_data_d0_assign_proc : process(grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_d0, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_d0, ap_CS_fsm_state30, ap_CS_fsm_state14, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            linear_bias_pong_data_d0 <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            linear_bias_pong_data_d0 <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_d0;
        else 
            linear_bias_pong_data_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    linear_bias_pong_data_we0_assign_proc : process(grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_we0, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_we0, ap_CS_fsm_state30, ap_CS_fsm_state14, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            linear_bias_pong_data_we0 <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_bias_dst_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            linear_bias_pong_data_we0 <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_bias_dst_we0;
        else 
            linear_bias_pong_data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linear_weights_ping_data_address0_assign_proc : process(grp_load_linear_weights_fu_437_weights_dst_address0, grp_compute_linear_fu_486_weights_address0, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            linear_weights_ping_data_address0 <= grp_compute_linear_fu_486_weights_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            linear_weights_ping_data_address0 <= grp_load_linear_weights_fu_437_weights_dst_address0;
        else 
            linear_weights_ping_data_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linear_weights_ping_data_ce0_assign_proc : process(grp_load_linear_weights_fu_437_weights_dst_ce0, grp_compute_linear_fu_486_weights_ce0, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            linear_weights_ping_data_ce0 <= grp_compute_linear_fu_486_weights_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            linear_weights_ping_data_ce0 <= grp_load_linear_weights_fu_437_weights_dst_ce0;
        else 
            linear_weights_ping_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linear_weights_ping_data_we0_assign_proc : process(grp_load_linear_weights_fu_437_weights_dst_we0, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            linear_weights_ping_data_we0 <= grp_load_linear_weights_fu_437_weights_dst_we0;
        else 
            linear_weights_ping_data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linear_weights_pong_data_address0_assign_proc : process(grp_load_linear_weights_fu_437_weights_dst_address0, grp_compute_linear_fu_486_weights_address0, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            linear_weights_pong_data_address0 <= grp_compute_linear_fu_486_weights_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            linear_weights_pong_data_address0 <= grp_load_linear_weights_fu_437_weights_dst_address0;
        else 
            linear_weights_pong_data_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linear_weights_pong_data_ce0_assign_proc : process(grp_load_linear_weights_fu_437_weights_dst_ce0, grp_compute_linear_fu_486_weights_ce0, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            linear_weights_pong_data_ce0 <= grp_compute_linear_fu_486_weights_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            linear_weights_pong_data_ce0 <= grp_load_linear_weights_fu_437_weights_dst_ce0;
        else 
            linear_weights_pong_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linear_weights_pong_data_we0_assign_proc : process(grp_load_linear_weights_fu_437_weights_dst_we0, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state28)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            linear_weights_pong_data_we0 <= grp_load_linear_weights_fu_437_weights_dst_we0;
        else 
            linear_weights_pong_data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    norm1_bias_address0_assign_proc : process(grp_load_norms_fu_599_norm1_bias_address0, grp_compute_norm_fu_611_bias_address0, ap_CS_fsm_state8, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            norm1_bias_address0 <= grp_compute_norm_fu_611_bias_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            norm1_bias_address0 <= grp_load_norms_fu_599_norm1_bias_address0;
        else 
            norm1_bias_address0 <= "XXXXX";
        end if; 
    end process;


    norm1_bias_ce0_assign_proc : process(grp_load_norms_fu_599_norm1_bias_ce0, grp_compute_norm_fu_611_bias_ce0, ap_CS_fsm_state8, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            norm1_bias_ce0 <= grp_compute_norm_fu_611_bias_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            norm1_bias_ce0 <= grp_load_norms_fu_599_norm1_bias_ce0;
        else 
            norm1_bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm1_bias_we0_assign_proc : process(grp_load_norms_fu_599_norm1_bias_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            norm1_bias_we0 <= grp_load_norms_fu_599_norm1_bias_we0;
        else 
            norm1_bias_we0 <= ap_const_logic_0;
        end if; 
    end process;


    norm1_weights_address0_assign_proc : process(grp_load_norms_fu_599_norm1_weights_address0, grp_compute_norm_fu_611_weights_address0, ap_CS_fsm_state8, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            norm1_weights_address0 <= grp_compute_norm_fu_611_weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            norm1_weights_address0 <= grp_load_norms_fu_599_norm1_weights_address0;
        else 
            norm1_weights_address0 <= "XXXXX";
        end if; 
    end process;


    norm1_weights_ce0_assign_proc : process(grp_load_norms_fu_599_norm1_weights_ce0, grp_compute_norm_fu_611_weights_ce0, ap_CS_fsm_state8, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            norm1_weights_ce0 <= grp_compute_norm_fu_611_weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            norm1_weights_ce0 <= grp_load_norms_fu_599_norm1_weights_ce0;
        else 
            norm1_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm1_weights_we0_assign_proc : process(grp_load_norms_fu_599_norm1_weights_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            norm1_weights_we0 <= grp_load_norms_fu_599_norm1_weights_we0;
        else 
            norm1_weights_we0 <= ap_const_logic_0;
        end if; 
    end process;


    norm2_bias_ce0_assign_proc : process(grp_compute_norm_fu_611_bias_ce0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            norm2_bias_ce0 <= grp_compute_norm_fu_611_bias_ce0;
        else 
            norm2_bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm2_weights_ce0_assign_proc : process(grp_compute_norm_fu_611_weights_ce0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            norm2_weights_ce0 <= grp_compute_norm_fu_611_weights_ce0;
        else 
            norm2_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln_fu_944_p4 <= ((tmp_s_fu_934_p4 & tmp_s_fu_934_p4) & ap_const_lv15_0);

    patch_embed_bias_r_address0_assign_proc : process(reload_on_time_weights_read_read_fu_414_p2, grp_load_one_time_weights_fu_564_patch_embed_bias_address0, grp_compute_patch_embed_fu_582_patch_embed_bias_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_embed_bias_r_address0 <= grp_compute_patch_embed_fu_582_patch_embed_bias_address0;
        elsif (((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patch_embed_bias_r_address0 <= grp_load_one_time_weights_fu_564_patch_embed_bias_address0;
        else 
            patch_embed_bias_r_address0 <= "XXXXX";
        end if; 
    end process;


    patch_embed_bias_r_ce0_assign_proc : process(reload_on_time_weights_read_read_fu_414_p2, grp_load_one_time_weights_fu_564_patch_embed_bias_ce0, grp_compute_patch_embed_fu_582_patch_embed_bias_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_embed_bias_r_ce0 <= grp_compute_patch_embed_fu_582_patch_embed_bias_ce0;
        elsif (((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patch_embed_bias_r_ce0 <= grp_load_one_time_weights_fu_564_patch_embed_bias_ce0;
        else 
            patch_embed_bias_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_embed_bias_r_we0_assign_proc : process(reload_on_time_weights_read_read_fu_414_p2, grp_load_one_time_weights_fu_564_patch_embed_bias_we0, ap_CS_fsm_state2)
    begin
        if (((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patch_embed_bias_r_we0 <= grp_load_one_time_weights_fu_564_patch_embed_bias_we0;
        else 
            patch_embed_bias_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_embed_weights_r_address0_assign_proc : process(reload_on_time_weights_read_read_fu_414_p2, grp_load_one_time_weights_fu_564_patch_embed_weights_address0, grp_compute_patch_embed_fu_582_patch_embed_weights_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_embed_weights_r_address0 <= grp_compute_patch_embed_fu_582_patch_embed_weights_address0;
        elsif (((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patch_embed_weights_r_address0 <= grp_load_one_time_weights_fu_564_patch_embed_weights_address0;
        else 
            patch_embed_weights_r_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    patch_embed_weights_r_ce0_assign_proc : process(reload_on_time_weights_read_read_fu_414_p2, grp_load_one_time_weights_fu_564_patch_embed_weights_ce0, grp_compute_patch_embed_fu_582_patch_embed_weights_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_embed_weights_r_ce0 <= grp_compute_patch_embed_fu_582_patch_embed_weights_ce0;
        elsif (((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patch_embed_weights_r_ce0 <= grp_load_one_time_weights_fu_564_patch_embed_weights_ce0;
        else 
            patch_embed_weights_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_embed_weights_r_we0_assign_proc : process(reload_on_time_weights_read_read_fu_414_p2, grp_load_one_time_weights_fu_564_patch_embed_weights_we0, ap_CS_fsm_state2)
    begin
        if (((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patch_embed_weights_r_we0 <= grp_load_one_time_weights_fu_564_patch_embed_weights_we0;
        else 
            patch_embed_weights_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    reload_on_time_weights_read_read_fu_414_p2 <= (0=>reload_on_time_weights, others=>'-');
        sext_ln129_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln129_fu_776_p2),64));

        sext_ln133_fu_844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln133_fu_838_p2),64));

        sext_ln138_fu_925_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln138_fu_919_p2),64));

        sext_ln171_fu_997_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_fu_991_p2),64));

        sext_ln175_fu_1029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln175_fu_1023_p2),64));

    shl_ln129_1_fu_764_p3 <= (image_fu_296 & ap_const_lv15_0);
    shl_ln133_1_fu_826_p3 <= (layer_reg_426 & ap_const_lv8_0);
    shl_ln137_s_fu_868_p3 <= (layer_reg_426 & ap_const_lv15_0);
    shl_ln138_2_fu_907_p3 <= (layer_reg_426 & ap_const_lv9_0);
    shl_ln171_1_fu_975_p3 <= (tmp_s_fu_934_p4 & ap_const_lv9_0);
    shl_ln2_fu_814_p3 <= (layer_reg_426 & ap_const_lv10_0);
    shl_ln3_fu_860_p3 <= (layer_reg_426 & ap_const_lv18_0);
    shl_ln4_fu_895_p3 <= (layer_reg_426 & ap_const_lv11_0);
    shl_ln5_fu_963_p3 <= (tmp_s_fu_934_p4 & ap_const_lv11_0);
    shl_ln6_fu_1011_p3 <= (tmp_s_fu_934_p4 & ap_const_lv7_0);
    shl_ln_fu_752_p3 <= (image_fu_296 & ap_const_lv17_0);
    sub_ln129_fu_776_p2 <= std_logic_vector(unsigned(zext_ln129_fu_760_p1) - unsigned(zext_ln129_1_fu_772_p1));
    sub_ln133_fu_838_p2 <= std_logic_vector(unsigned(zext_ln133_fu_822_p1) - unsigned(zext_ln133_4_fu_834_p1));
    sub_ln138_fu_919_p2 <= std_logic_vector(unsigned(zext_ln138_fu_903_p1) - unsigned(zext_ln138_3_fu_915_p1));
    sub_ln171_fu_991_p2 <= std_logic_vector(unsigned(zext_ln171_fu_971_p1) - unsigned(zext_ln171_2_fu_987_p1));
    sub_ln175_fu_1023_p2 <= std_logic_vector(unsigned(zext_ln171_1_fu_983_p1) - unsigned(zext_ln175_fu_1019_p1));
    tmp_s_fu_934_p4 <= layer_reg_426(3 downto 1);

    weights_ARADDR_assign_proc : process(ap_CS_fsm_state1, reload_on_time_weights_read_read_fu_414_p2, ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state5, icmp_ln131_fu_802_p2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, grp_load_linear_weights_fu_437_m_axi_weights_ARADDR, grp_load_one_time_weights_fu_564_m_axi_weights_ARADDR, grp_compute_patch_embed_fu_582_m_axi_weights_ARADDR, grp_load_norms_fu_599_m_axi_weights_ARADDR, grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARADDR, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARADDR, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            weights_ARADDR <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            weights_ARADDR <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or ((icmp_ln131_fu_802_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            weights_ARADDR <= grp_load_norms_fu_599_m_axi_weights_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            weights_ARADDR <= grp_compute_patch_embed_fu_582_m_axi_weights_ARADDR;
        elsif ((((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            weights_ARADDR <= grp_load_one_time_weights_fu_564_m_axi_weights_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            weights_ARADDR <= grp_load_linear_weights_fu_437_m_axi_weights_ARADDR;
        else 
            weights_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    weights_ARLEN_assign_proc : process(ap_CS_fsm_state1, reload_on_time_weights_read_read_fu_414_p2, ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state5, icmp_ln131_fu_802_p2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, grp_load_linear_weights_fu_437_m_axi_weights_ARLEN, grp_load_one_time_weights_fu_564_m_axi_weights_ARLEN, grp_compute_patch_embed_fu_582_m_axi_weights_ARLEN, grp_load_norms_fu_599_m_axi_weights_ARLEN, grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARLEN, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARLEN, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            weights_ARLEN <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            weights_ARLEN <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or ((icmp_ln131_fu_802_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            weights_ARLEN <= grp_load_norms_fu_599_m_axi_weights_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            weights_ARLEN <= grp_compute_patch_embed_fu_582_m_axi_weights_ARLEN;
        elsif ((((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            weights_ARLEN <= grp_load_one_time_weights_fu_564_m_axi_weights_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            weights_ARLEN <= grp_load_linear_weights_fu_437_m_axi_weights_ARLEN;
        else 
            weights_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    weights_ARVALID_assign_proc : process(ap_CS_fsm_state1, reload_on_time_weights_read_read_fu_414_p2, ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state5, icmp_ln131_fu_802_p2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, grp_load_linear_weights_fu_437_m_axi_weights_ARVALID, grp_load_one_time_weights_fu_564_m_axi_weights_ARVALID, grp_compute_patch_embed_fu_582_m_axi_weights_ARVALID, grp_load_norms_fu_599_m_axi_weights_ARVALID, grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARVALID, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARVALID, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            weights_ARVALID <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            weights_ARVALID <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or ((icmp_ln131_fu_802_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            weights_ARVALID <= grp_load_norms_fu_599_m_axi_weights_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            weights_ARVALID <= grp_compute_patch_embed_fu_582_m_axi_weights_ARVALID;
        elsif ((((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            weights_ARVALID <= grp_load_one_time_weights_fu_564_m_axi_weights_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            weights_ARVALID <= grp_load_linear_weights_fu_437_m_axi_weights_ARVALID;
        else 
            weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    weights_RREADY_assign_proc : process(ap_CS_fsm_state1, reload_on_time_weights_read_read_fu_414_p2, ap_CS_fsm_state3, icmp_ln124_fu_741_p2, ap_CS_fsm_state5, icmp_ln131_fu_802_p2, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, grp_load_linear_weights_fu_437_m_axi_weights_RREADY, grp_load_one_time_weights_fu_564_m_axi_weights_RREADY, grp_compute_patch_embed_fu_582_m_axi_weights_RREADY, grp_load_norms_fu_599_m_axi_weights_RREADY, grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_RREADY, grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_RREADY, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            weights_RREADY <= grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706_m_axi_weights_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            weights_RREADY <= grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629_m_axi_weights_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or ((icmp_ln131_fu_802_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            weights_RREADY <= grp_load_norms_fu_599_m_axi_weights_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln124_fu_741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            weights_RREADY <= grp_compute_patch_embed_fu_582_m_axi_weights_RREADY;
        elsif ((((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((reload_on_time_weights_read_read_fu_414_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            weights_RREADY <= grp_load_one_time_weights_fu_564_m_axi_weights_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            weights_RREADY <= grp_load_linear_weights_fu_437_m_axi_weights_RREADY;
        else 
            weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln129_1_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln129_1_fu_764_p3),50));
    zext_ln129_2_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_mul_fu_292),64));
    zext_ln129_fu_760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_752_p3),50));
    zext_ln133_4_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln133_1_fu_826_p3),15));
    zext_ln133_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_814_p3),15));
    zext_ln137_61_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln137_31_fu_880_p2),64));
    zext_ln137_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln137_s_fu_868_p3),22));
    zext_ln138_3_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln138_2_fu_907_p3),16));
    zext_ln138_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_895_p3),16));
    zext_ln170_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_944_p4),64));
    zext_ln171_1_fu_983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_1_fu_975_p3),13));
    zext_ln171_2_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_1_fu_975_p3),15));
    zext_ln171_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln5_fu_963_p3),15));
    zext_ln175_fu_1019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_fu_1011_p3),13));
end behav;
