Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 21 12:13:26 2021
| Host         : C195-UL-41 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.014     -173.790                    109                 2755        0.060        0.000                      0                 2755        2.000        0.000                       0                   825  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             6.397        0.000                      0                 2597        0.060        0.000                      0                 2597        9.020        0.000                       0                   757  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        4.549        0.000                      0                   16        0.779        0.000                      0                   16        3.500        0.000                       0                    39  
  clk_out2_design_1_clk_wiz_0_0       15.924        0.000                      0                   43        0.232        0.000                      0                   43        9.500        0.000                       0                    25  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_fpga_0                          -0.855      -16.964                     51                   80        0.081        0.000                      0                   80  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -2.625      -11.795                      5                    5        1.513        0.000                      0                    5  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       -4.014     -134.339                     48                   53        0.229        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_fpga_0                          15.019        0.000                      0                    2        1.668        0.000                      0                    2  
**async_default**              clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -2.456      -10.692                      5                    5        1.652        0.000                      0                    5  
**async_default**              clk_fpga_0                     clk_out2_design_1_clk_wiz_0_0       12.123        0.000                      0                   23        1.992        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.638ns  (logic 7.147ns (56.551%)  route 5.491ns (43.449%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[0]
                         net (fo=3, routed)           0.779     7.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.991 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.991    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.541 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.875 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.334    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.637 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.637    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.245 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    10.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913    11.874 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/O[3]
                         net (fo=17, routed)          2.113    13.987    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[13]
    SLICE_X22Y20         LUT4 (Prop_lut4_I3_O)        0.306    14.293 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=3, routed)           1.424    15.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/BRAM_i_2
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.537    22.729    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.859    
                         clock uncertainty           -0.302    22.557    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.114    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                         -15.717    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.406ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.628ns  (logic 7.288ns (57.715%)  route 5.340ns (42.285%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.727 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[0]
                         net (fo=3, routed)           0.779     7.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.991 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.991    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.541 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.875 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.334    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.637 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.637    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.245 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    10.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839    11.800 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.800    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.022 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[0]
                         net (fo=17, routed)          1.835    13.857    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[14]
    SLICE_X18Y22         LUT4 (Prop_lut4_I1_O)        0.299    14.156 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=3, routed)           1.550    15.706    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/BRAM_i_2
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.535    22.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.857    
                         clock uncertainty           -0.302    22.555    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.112    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -15.706    
  -------------------------------------------------------------------
                         slack                                  6.406    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.617ns  (logic 7.147ns (56.644%)  route 5.470ns (43.356%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.728 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[0]
                         net (fo=3, routed)           0.779     7.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.991 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.991    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.541 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.875 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.334    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.637 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.637    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.245 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    10.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913    11.874 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/O[3]
                         net (fo=17, routed)          2.293    14.167    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[13]
    SLICE_X26Y20         LUT4 (Prop_lut4_I3_O)        0.306    14.473 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=3, routed)           1.223    15.696    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/BRAM_i_2
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.536    22.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.858    
                         clock uncertainty           -0.302    22.556    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.113    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -15.696    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.697ns  (logic 7.147ns (56.291%)  route 5.550ns (43.709%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 22.735 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[0]
                         net (fo=3, routed)           0.779     7.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.991 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.991    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.541 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.875 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.334    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.637 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.637    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.245 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    10.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913    11.874 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/O[3]
                         net (fo=17, routed)          2.113    13.987    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[13]
    SLICE_X22Y20         LUT4 (Prop_lut4_I3_O)        0.306    14.293 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=3, routed)           1.482    15.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.543    22.735    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.230    22.965    
                         clock uncertainty           -0.302    22.663    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.220    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                         -15.775    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.457ns  (logic 7.147ns (57.372%)  route 5.310ns (42.628%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 22.724 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[0]
                         net (fo=3, routed)           0.779     7.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.991 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.991    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.541 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.875 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.334    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.637 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.637    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.245 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    10.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913    11.874 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/O[3]
                         net (fo=17, routed)          2.169    14.043    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[13]
    SLICE_X20Y20         LUT4 (Prop_lut4_I0_O)        0.306    14.349 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=3, routed)           1.187    15.536    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/BRAM_i_1
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.532    22.724    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.854    
                         clock uncertainty           -0.302    22.552    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.109    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.109    
                         arrival time                         -15.536    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.054ns  (logic 6.745ns (55.958%)  route 5.309ns (44.042%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.727 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[0]
                         net (fo=3, routed)           0.779     7.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.991 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.991    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.631 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/O[3]
                         net (fo=1, routed)           0.570     9.201    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_4
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.306     9.507 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_19/O
                         net (fo=1, routed)           0.000     9.507    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_19_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.887 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.887    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.106 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[0]
                         net (fo=1, routed)           0.589    10.694    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[7]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.539 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.539    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.761 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/O[0]
                         net (fo=36, routed)          3.371    15.132    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.535    22.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.857    
                         clock uncertainty           -0.302    22.555    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    21.814    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.814    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 7.147ns (57.720%)  route 5.235ns (42.280%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 22.724 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[0]
                         net (fo=3, routed)           0.779     7.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.991 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.991    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.541 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.875 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.334    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.637 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.637    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.245 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    10.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.913    11.874 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/O[3]
                         net (fo=17, routed)          2.113    13.987    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[13]
    SLICE_X22Y20         LUT4 (Prop_lut4_I3_O)        0.306    14.293 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=3, routed)           1.168    15.461    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.532    22.724    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.230    22.954    
                         clock uncertainty           -0.302    22.652    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.209    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.977ns  (logic 6.553ns (54.714%)  route 5.424ns (45.286%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[0]
                         net (fo=3, routed)           0.779     7.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.991 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.991    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.631 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/O[3]
                         net (fo=1, routed)           0.570     9.201    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_4
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.306     9.507 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_19/O
                         net (fo=1, routed)           0.000     9.507    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_19_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.887 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.887    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.106 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[0]
                         net (fo=1, routed)           0.589    10.694    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[7]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    11.569 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3/O[2]
                         net (fo=36, routed)          3.486    15.055    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.537    22.729    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.859    
                         clock uncertainty           -0.302    22.557    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.744    21.813    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.813    
                         arrival time                         -15.055    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.949ns  (logic 6.613ns (55.343%)  route 5.336ns (44.657%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[0]
                         net (fo=3, routed)           0.779     7.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.991 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.991    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.631 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/O[3]
                         net (fo=1, routed)           0.570     9.201    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_4
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.306     9.507 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_19/O
                         net (fo=1, routed)           0.000     9.507    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_19_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.887 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.887    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.106 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[0]
                         net (fo=1, routed)           0.589    10.694    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[7]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935    11.629 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3/O[3]
                         net (fo=36, routed)          3.398    15.028    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.537    22.729    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.859    
                         clock uncertainty           -0.302    22.557    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    21.809    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.809    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.355ns  (logic 7.288ns (58.990%)  route 5.067ns (41.010%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[0]
                         net (fo=3, routed)           0.779     7.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_105
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.991 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.991    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.541 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.875 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.334    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.637 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.637    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.245 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    10.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839    11.800 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.800    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.022 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[0]
                         net (fo=17, routed)          1.835    13.857    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[14]
    SLICE_X18Y22         LUT4 (Prop_lut4_I1_O)        0.299    14.156 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=3, routed)           1.278    15.433    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.541    22.733    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.230    22.963    
                         clock uncertainty           -0.302    22.661    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.218    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                         -15.433    
  -------------------------------------------------------------------
                         slack                                  6.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.432%)  route 0.257ns (64.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.585     0.926    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y46          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.257     1.323    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.070     1.264    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.048%)  route 0.256ns (57.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]/Q
                         net (fo=1, routed)           0.256     1.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[24]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.367 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.367    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[24]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.187ns (39.922%)  route 0.281ns (60.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/Q
                         net (fo=1, routed)           0.281     1.349    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[5]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.046     1.395 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1_n_0
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.454%)  route 0.223ns (63.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.223     1.276    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.833%)  route 0.264ns (65.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.264     1.329    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.119     1.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X4Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.938    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.054     1.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[27]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.165 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[27]
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.284     0.938    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.059    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.899%)  route 0.275ns (66.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.275     1.341    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.318%)  route 0.227ns (61.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.563     0.904    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[9]/Q
                         net (fo=36, routed)          0.227     1.271    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.872     1.242    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.262     0.980    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.163    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.551%)  route 0.104ns (42.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.104     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.058    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y1   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y1   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 1.425ns (48.931%)  route 1.487ns (51.069%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.676    -0.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.144     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.299     1.145 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.695 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.852 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344     2.195    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502     6.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.588     7.224    
                         clock uncertainty           -0.069     7.155    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410     6.745    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.745    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 1.425ns (48.931%)  route 1.487ns (51.069%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.676    -0.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.144     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.299     1.145 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.695 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.852 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344     2.195    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502     6.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.588     7.224    
                         clock uncertainty           -0.069     7.155    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410     6.745    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.745    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 1.425ns (48.931%)  route 1.487ns (51.069%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.676    -0.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.144     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.299     1.145 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.695 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.852 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344     2.195    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502     6.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
                         clock pessimism              0.588     7.224    
                         clock uncertainty           -0.069     7.155    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410     6.745    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.745    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 1.425ns (48.931%)  route 1.487ns (51.069%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.676    -0.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.144     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.299     1.145 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.695 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.852 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344     2.195    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502     6.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
                         clock pessimism              0.588     7.224    
                         clock uncertainty           -0.069     7.155    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410     6.745    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]
  -------------------------------------------------------------------
                         required time                          6.745    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 1.425ns (48.931%)  route 1.487ns (51.069%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.676    -0.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.144     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.299     1.145 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.695 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.852 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344     2.195    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502     6.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                         clock pessimism              0.588     7.224    
                         clock uncertainty           -0.069     7.155    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410     6.745    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]
  -------------------------------------------------------------------
                         required time                          6.745    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 1.425ns (48.931%)  route 1.487ns (51.069%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.676    -0.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.144     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.299     1.145 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.695 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.852 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344     2.195    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502     6.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
                         clock pessimism              0.588     7.224    
                         clock uncertainty           -0.069     7.155    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410     6.745    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                          6.745    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 1.425ns (48.931%)  route 1.487ns (51.069%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.676    -0.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.144     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.299     1.145 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.695 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.852 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344     2.195    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502     6.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/C
                         clock pessimism              0.588     7.224    
                         clock uncertainty           -0.069     7.155    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410     6.745    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                          6.745    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 1.425ns (48.931%)  route 1.487ns (51.069%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.676    -0.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.144     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.299     1.145 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.695 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.852 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344     2.195    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502     6.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/C
                         clock pessimism              0.588     7.224    
                         clock uncertainty           -0.069     7.155    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410     6.745    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]
  -------------------------------------------------------------------
                         required time                          6.745    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 1.425ns (48.931%)  route 1.487ns (51.069%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.676    -0.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.144     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.299     1.145 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.695 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.852 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344     2.195    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502     6.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                         clock pessimism              0.588     7.224    
                         clock uncertainty           -0.069     7.155    
    SLICE_X30Y44         FDRE (Setup_fdre_C_CE)      -0.374     6.781    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 1.425ns (48.931%)  route 1.487ns (51.069%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.676    -0.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.298 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.144     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.299     1.145 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.695 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.852 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344     2.195    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502     6.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                         clock pessimism              0.588     7.224    
                         clock uncertainty           -0.069     7.155    
    SLICE_X30Y44         FDRE (Setup_fdre_C_CE)      -0.374     6.781    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  4.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.337ns (46.219%)  route 0.392ns (53.781%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.565    -0.530    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/Q
                         net (fo=1, routed)           0.270    -0.096    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[14]
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.051    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.077 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.123     0.200    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                         clock pessimism              0.269    -0.495    
    SLICE_X30Y44         FDRE (Hold_fdre_C_CE)       -0.085    -0.580    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.337ns (46.219%)  route 0.392ns (53.781%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.565    -0.530    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/Q
                         net (fo=1, routed)           0.270    -0.096    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[14]
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.051    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.077 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.123     0.200    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                         clock pessimism              0.269    -0.495    
    SLICE_X30Y44         FDRE (Hold_fdre_C_CE)       -0.085    -0.580    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.337ns (46.219%)  route 0.392ns (53.781%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.565    -0.530    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/Q
                         net (fo=1, routed)           0.270    -0.096    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[14]
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.051    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.077 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.123     0.200    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/C
                         clock pessimism              0.269    -0.495    
    SLICE_X30Y44         FDRE (Hold_fdre_C_CE)       -0.085    -0.580    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.337ns (46.219%)  route 0.392ns (53.781%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.565    -0.530    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/Q
                         net (fo=1, routed)           0.270    -0.096    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[14]
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.051    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.077 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.123     0.200    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/C
                         clock pessimism              0.269    -0.495    
    SLICE_X30Y44         FDRE (Hold_fdre_C_CE)       -0.085    -0.580    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.337ns (46.219%)  route 0.392ns (53.781%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.565    -0.530    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/Q
                         net (fo=1, routed)           0.270    -0.096    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[14]
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.051    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.077 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.123     0.200    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                         clock pessimism              0.269    -0.495    
    SLICE_X30Y44         FDRE (Hold_fdre_C_CE)       -0.085    -0.580    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.337ns (46.219%)  route 0.392ns (53.781%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.565    -0.530    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/Q
                         net (fo=1, routed)           0.270    -0.096    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[14]
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.051    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.077 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.123     0.200    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
                         clock pessimism              0.269    -0.495    
    SLICE_X30Y44         FDRE (Hold_fdre_C_CE)       -0.085    -0.580    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.337ns (46.219%)  route 0.392ns (53.781%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.565    -0.530    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/Q
                         net (fo=1, routed)           0.270    -0.096    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[14]
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.051    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.077 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.123     0.200    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/C
                         clock pessimism              0.269    -0.495    
    SLICE_X30Y44         FDRE (Hold_fdre_C_CE)       -0.085    -0.580    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.337ns (46.219%)  route 0.392ns (53.781%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.565    -0.530    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/Q
                         net (fo=1, routed)           0.270    -0.096    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[14]
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.051    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.077 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.123     0.200    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                         clock pessimism              0.269    -0.495    
    SLICE_X30Y44         FDRE (Hold_fdre_C_CE)       -0.085    -0.580    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.337ns (46.219%)  route 0.392ns (53.781%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.565    -0.530    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/Q
                         net (fo=1, routed)           0.270    -0.096    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[14]
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.051    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.077 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.123     0.200    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.269    -0.495    
    SLICE_X31Y44         FDRE (Hold_fdre_C_CE)       -0.108    -0.603    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.337ns (46.219%)  route 0.392ns (53.781%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.565    -0.530    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/Q
                         net (fo=1, routed)           0.270    -0.096    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[14]
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.051 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.051    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_4_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.077 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.123     0.200    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.269    -0.495    
    SLICE_X31Y44         FDRE (Hold_fdre_C_CE)       -0.108    -0.603    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.802    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y41     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y41     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y41     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y41     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y41     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y41     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y41     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X25Y30     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y30     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X21Y30     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y44     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.924ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.027ns (27.519%)  route 2.705ns (72.481%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.675    -0.718    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.240 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.762     0.522    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.301     0.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.571     1.394    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.518 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.481     1.999    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X33Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.123 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.891     3.014    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.501    18.635    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
                         clock pessimism              0.588    19.223    
                         clock uncertainty           -0.080    19.143    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.205    18.938    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                 15.924    

Slack (MET) :             15.924ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.027ns (27.519%)  route 2.705ns (72.481%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.675    -0.718    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.240 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.762     0.522    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.301     0.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.571     1.394    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.518 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.481     1.999    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X33Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.123 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.891     3.014    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.501    18.635    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
                         clock pessimism              0.588    19.223    
                         clock uncertainty           -0.080    19.143    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.205    18.938    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                 15.924    

Slack (MET) :             15.947ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.963ns (24.421%)  route 2.980ns (75.579%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.675    -0.718    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y39         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.419    -0.299 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           1.173     0.875    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]
    SLICE_X34Y42         LUT6 (Prop_lut6_I3_O)        0.296     1.171 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.800     1.971    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I3_O)        0.124     2.095 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          1.006     3.101    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.124     3.225 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.225    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[1]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.501    18.635    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
                         clock pessimism              0.588    19.223    
                         clock uncertainty           -0.080    19.143    
    SLICE_X31Y41         FDCE (Setup_fdce_C_D)        0.029    19.172    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.172    
                         arrival time                          -3.225    
  -------------------------------------------------------------------
                         slack                                 15.947    

Slack (MET) :             15.955ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.963ns (23.967%)  route 3.055ns (76.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.675    -0.718    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y39         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.419    -0.299 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           1.173     0.875    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]
    SLICE_X34Y42         LUT6 (Prop_lut6_I3_O)        0.296     1.171 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.800     1.971    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I3_O)        0.124     2.095 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          1.081     3.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X32Y42         LUT4 (Prop_lut4_I3_O)        0.124     3.300 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.300    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[7]_i_1_n_0
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.502    18.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
                         clock pessimism              0.622    19.258    
                         clock uncertainty           -0.080    19.178    
    SLICE_X32Y42         FDCE (Setup_fdce_C_D)        0.077    19.255    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.255    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                 15.955    

Slack (MET) :             15.965ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.991ns (24.954%)  route 2.980ns (75.046%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.675    -0.718    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y39         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.419    -0.299 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           1.173     0.875    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]
    SLICE_X34Y42         LUT6 (Prop_lut6_I3_O)        0.296     1.171 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.800     1.971    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I3_O)        0.124     2.095 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          1.006     3.101    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.152     3.253 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.253    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.501    18.635    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
                         clock pessimism              0.588    19.223    
                         clock uncertainty           -0.080    19.143    
    SLICE_X31Y41         FDCE (Setup_fdce_C_D)        0.075    19.218    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         19.218    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                 15.965    

Slack (MET) :             15.970ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.989ns (24.456%)  route 3.055ns (75.544%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.675    -0.718    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y39         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.419    -0.299 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           1.173     0.875    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]
    SLICE_X34Y42         LUT6 (Prop_lut6_I3_O)        0.296     1.171 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.800     1.971    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I3_O)        0.124     2.095 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          1.081     3.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.150     3.326 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.326    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[8]_i_1_n_0
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.502    18.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                         clock pessimism              0.622    19.258    
                         clock uncertainty           -0.080    19.178    
    SLICE_X32Y42         FDCE (Setup_fdce_C_D)        0.118    19.296    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         19.296    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                 15.970    

Slack (MET) :             16.089ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.963ns (25.091%)  route 2.875ns (74.909%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.675    -0.718    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y39         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.419    -0.299 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           1.173     0.875    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]
    SLICE_X34Y42         LUT6 (Prop_lut6_I3_O)        0.296     1.171 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.800     1.971    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I3_O)        0.124     2.095 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          0.901     2.996    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X33Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     3.120    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_2_n_0
    SLICE_X33Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.502    18.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/C
                         clock pessimism              0.622    19.258    
                         clock uncertainty           -0.080    19.178    
    SLICE_X33Y42         FDCE (Setup_fdce_C_D)        0.031    19.209    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         19.209    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 16.089    

Slack (MET) :             16.115ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.027ns (28.437%)  route 2.585ns (71.563%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.675    -0.718    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.240 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.762     0.522    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.301     0.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.571     1.394    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.518 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.481     1.999    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X33Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.123 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.771     2.894    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.502    18.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
                         clock pessimism              0.622    19.258    
                         clock uncertainty           -0.080    19.178    
    SLICE_X32Y42         FDCE (Setup_fdce_C_CE)      -0.169    19.009    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                          -2.894    
  -------------------------------------------------------------------
                         slack                                 16.115    

Slack (MET) :             16.115ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.027ns (28.437%)  route 2.585ns (71.563%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.675    -0.718    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.240 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.762     0.522    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.301     0.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.571     1.394    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.518 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.481     1.999    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X33Y40         LUT2 (Prop_lut2_I1_O)        0.124     2.123 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.771     2.894    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.502    18.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                         clock pessimism              0.622    19.258    
                         clock uncertainty           -0.080    19.178    
    SLICE_X32Y42         FDCE (Setup_fdce_C_CE)      -0.169    19.009    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                          -2.894    
  -------------------------------------------------------------------
                         slack                                 16.115    

Slack (MET) :             16.169ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.021ns (27.185%)  route 2.735ns (72.815%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.676    -0.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.478    -0.239 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           1.319     1.080    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.295     1.375 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.603     1.978    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r[3]_INST_0_i_1_n_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.102 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_inv_i_3/O
                         net (fo=1, routed)           0.813     2.915    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_inv_i_3_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.039 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_inv_i_1/O
                         net (fo=1, routed)           0.000     3.039    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_inv_i_1_n_0
    SLICE_X33Y40         FDPE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.501    18.635    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y40         FDPE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_reg_inv/C
                         clock pessimism              0.622    19.257    
                         clock uncertainty           -0.080    19.177    
    SLICE_X33Y40         FDPE (Setup_fdpe_C_D)        0.031    19.208    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_reg_inv
  -------------------------------------------------------------------
                         required time                         19.208    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                 16.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.246ns (69.716%)  route 0.107ns (30.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.148    -0.383 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/Q
                         net (fo=10, routed)          0.107    -0.276    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[8]
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.098    -0.178 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_1_n_0
    SLICE_X32Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                         clock pessimism              0.234    -0.531    
    SLICE_X32Y41         FDCE (Hold_fdce_C_D)         0.121    -0.410    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.189ns (47.169%)  route 0.212ns (52.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/Q
                         net (fo=17, routed)          0.212    -0.178    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]
    SLICE_X32Y40         LUT5 (Prop_lut5_I2_O)        0.048    -0.130 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[3]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                         clock pessimism              0.269    -0.496    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.131    -0.365    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.771%)  route 0.212ns (53.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/Q
                         net (fo=17, routed)          0.212    -0.178    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]
    SLICE_X32Y40         LUT4 (Prop_lut4_I2_O)        0.045    -0.133 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[2]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
                         clock pessimism              0.269    -0.496    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.121    -0.375    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.487%)  route 0.149ns (44.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.149    -0.240    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[4]_i_1_n_0
    SLICE_X33Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                         clock pessimism              0.234    -0.531    
    SLICE_X33Y42         FDCE (Hold_fdce_C_D)         0.092    -0.439    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.384%)  route 0.162ns (43.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.162    -0.205    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[5]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.160 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[5]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                         clock pessimism              0.234    -0.531    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.121    -0.410    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.168    -0.221    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[1]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
                         clock pessimism              0.234    -0.531    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.091    -0.440    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.117%)  route 0.184ns (46.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.367 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/Q
                         net (fo=12, routed)          0.184    -0.182    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.137 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.137    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_next
    SLICE_X30Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/C
                         clock pessimism              0.234    -0.531    
    SLICE_X30Y40         FDCE (Hold_fdce_C_D)         0.121    -0.410    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.980%)  route 0.179ns (49.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/Q
                         net (fo=10, routed)          0.179    -0.211    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.045    -0.166 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.166    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_2_n_0
    SLICE_X33Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/C
                         clock pessimism              0.234    -0.531    
    SLICE_X33Y42         FDCE (Hold_fdce_C_D)         0.092    -0.439    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X26Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.185    -0.205    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[4]
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.160 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[4]_i_1_n_0
    SLICE_X26Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X26Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
                         clock pessimism              0.234    -0.531    
    SLICE_X26Y40         FDCE (Hold_fdce_C_D)         0.091    -0.440    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.128    -0.403 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/Q
                         net (fo=6, routed)           0.161    -0.241    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.102    -0.139 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
                         clock pessimism              0.234    -0.531    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.107    -0.424    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X26Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y41     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X33Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y41     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y39     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y39     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y41     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y40     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           51  Failing Endpoints,  Worst Slack       -0.855ns,  Total Violation      -16.964ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.855ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.785ns  (logic 0.456ns (5.857%)  route 7.329ns (94.143%))
  Logic Levels:           0  
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 15.284 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.677    15.284    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456    15.740 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/Q
                         net (fo=3, routed)           7.329    23.069    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[14]
    SLICE_X29Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.499    22.691    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.287    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)       -0.072    22.215    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                         -23.069    
  -------------------------------------------------------------------
                         slack                                 -0.855    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.413ns  (logic 1.209ns (16.309%)  route 6.204ns (83.691%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 15.284 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.677    15.284    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419    15.703 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/Q
                         net (fo=3, routed)           2.880    18.583    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/Q[15]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.299    18.882 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_data[31]_i_3/O
                         net (fo=1, routed)           0.000    18.882    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.373 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          3.324    22.697    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X19Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.489    22.681    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/C
                         clock pessimism              0.000    22.681    
                         clock uncertainty           -0.405    22.277    
    SLICE_X19Y29         FDRE (Setup_fdre_C_CE)      -0.410    21.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                         -22.697    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.599ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.180ns  (logic 1.209ns (16.837%)  route 5.971ns (83.163%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 15.284 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.677    15.284    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419    15.703 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/Q
                         net (fo=3, routed)           2.880    18.583    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/Q[15]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.299    18.882 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_data[31]_i_3/O
                         net (fo=1, routed)           0.000    18.882    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.373 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          3.091    22.465    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X21Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.488    22.681    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[22]/C
                         clock pessimism              0.000    22.681    
                         clock uncertainty           -0.405    22.276    
    SLICE_X21Y29         FDRE (Setup_fdre_C_CE)      -0.410    21.866    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[22]
  -------------------------------------------------------------------
                         required time                         21.866    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                 -0.599    

Slack (VIOLATED) :        -0.599ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.180ns  (logic 1.209ns (16.837%)  route 5.971ns (83.163%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 15.284 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.677    15.284    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419    15.703 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/Q
                         net (fo=3, routed)           2.880    18.583    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/Q[15]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.299    18.882 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_data[31]_i_3/O
                         net (fo=1, routed)           0.000    18.882    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.373 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          3.091    22.465    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X21Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.488    22.681    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/C
                         clock pessimism              0.000    22.681    
                         clock uncertainty           -0.405    22.276    
    SLICE_X21Y29         FDRE (Setup_fdre_C_CE)      -0.410    21.866    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]
  -------------------------------------------------------------------
                         required time                         21.866    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                 -0.599    

Slack (VIOLATED) :        -0.599ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.180ns  (logic 1.209ns (16.837%)  route 5.971ns (83.163%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 15.284 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.677    15.284    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419    15.703 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/Q
                         net (fo=3, routed)           2.880    18.583    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/Q[15]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.299    18.882 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_data[31]_i_3/O
                         net (fo=1, routed)           0.000    18.882    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.373 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          3.091    22.465    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X21Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.488    22.681    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[6]/C
                         clock pessimism              0.000    22.681    
                         clock uncertainty           -0.405    22.276    
    SLICE_X21Y29         FDRE (Setup_fdre_C_CE)      -0.410    21.866    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[6]
  -------------------------------------------------------------------
                         required time                         21.866    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                 -0.599    

Slack (VIOLATED) :        -0.599ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.180ns  (logic 1.209ns (16.837%)  route 5.971ns (83.163%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 15.284 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.677    15.284    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419    15.703 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/Q
                         net (fo=3, routed)           2.880    18.583    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/Q[15]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.299    18.882 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_data[31]_i_3/O
                         net (fo=1, routed)           0.000    18.882    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.373 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          3.091    22.465    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X21Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.488    22.681    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[7]/C
                         clock pessimism              0.000    22.681    
                         clock uncertainty           -0.405    22.276    
    SLICE_X21Y29         FDRE (Setup_fdre_C_CE)      -0.410    21.866    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.866    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                 -0.599    

Slack (VIOLATED) :        -0.510ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.295ns  (logic 0.419ns (5.744%)  route 6.876ns (94.256%))
  Logic Levels:           0  
  Clock Path Skew:        3.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 15.284 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.677    15.284    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419    15.703 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/Q
                         net (fo=3, routed)           6.876    22.579    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[1]
    SLICE_X30Y42         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.498    22.691    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y42         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.286    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.217    22.069    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                         -22.579    
  -------------------------------------------------------------------
                         slack                                 -0.510    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.423ns  (logic 0.518ns (6.979%)  route 6.905ns (93.021%))
  Logic Levels:           0  
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 15.284 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.677    15.284    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518    15.802 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/Q
                         net (fo=3, routed)           6.905    22.707    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[13]
    SLICE_X29Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.499    22.691    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.287    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)       -0.081    22.206    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                         -22.707    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.457ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.428ns  (logic 0.518ns (6.974%)  route 6.910ns (93.026%))
  Logic Levels:           0  
  Clock Path Skew:        3.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 15.284 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.677    15.284    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518    15.802 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/Q
                         net (fo=3, routed)           6.910    22.712    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[4]
    SLICE_X30Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.498    22.691    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[4]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.286    
    SLICE_X30Y41         FDRE (Setup_fdre_C_D)       -0.031    22.255    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -22.712    
  -------------------------------------------------------------------
                         slack                                 -0.457    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.193ns  (logic 0.419ns (5.825%)  route 6.774ns (94.175%))
  Logic Levels:           0  
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 15.284 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.677    15.284    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.419    15.703 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/Q
                         net (fo=3, routed)           6.774    22.477    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[15]
    SLICE_X29Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.499    22.691    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.287    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)       -0.250    22.037    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         22.037    
                         arrival time                         -22.477    
  -------------------------------------------------------------------
                         slack                                 -0.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.999ns (21.615%)  route 3.623ns (78.385%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.364    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.367    -0.997 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/Q
                         net (fo=3, routed)           1.804     0.807    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I1_O)        0.100     0.907 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     1.312 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.312    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.439 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          1.819     3.258    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X29Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.674     2.982    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[12]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.405     3.387    
    SLICE_X29Y44         FDRE (Hold_fdre_C_CE)       -0.210     3.177    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.999ns (21.615%)  route 3.623ns (78.385%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.364    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.367    -0.997 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/Q
                         net (fo=3, routed)           1.804     0.807    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I1_O)        0.100     0.907 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     1.312 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.312    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.439 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          1.819     3.258    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X29Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.674     2.982    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.405     3.387    
    SLICE_X29Y44         FDRE (Hold_fdre_C_CE)       -0.210     3.177    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.999ns (20.922%)  route 3.776ns (79.078%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.364    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.367    -0.997 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/Q
                         net (fo=3, routed)           1.804     0.807    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I1_O)        0.100     0.907 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     1.312 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.312    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.439 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          1.972     3.411    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X29Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.674     2.982    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.405     3.387    
    SLICE_X29Y43         FDRE (Hold_fdre_C_CE)       -0.210     3.177    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.999ns (20.922%)  route 3.776ns (79.078%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.364    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.367    -0.997 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/Q
                         net (fo=3, routed)           1.804     0.807    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I1_O)        0.100     0.907 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     1.312 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.312    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.439 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          1.972     3.411    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X29Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.674     2.982    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.405     3.387    
    SLICE_X29Y43         FDRE (Hold_fdre_C_CE)       -0.210     3.177    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.999ns (20.922%)  route 3.776ns (79.078%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.364    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.367    -0.997 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/Q
                         net (fo=3, routed)           1.804     0.807    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I1_O)        0.100     0.907 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     1.312 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.312    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.439 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          1.972     3.411    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X29Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.674     2.982    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[9]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.405     3.387    
    SLICE_X29Y43         FDRE (Hold_fdre_C_CE)       -0.210     3.177    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.367ns (7.018%)  route 4.862ns (92.982%))
  Logic Levels:           0  
  Clock Path Skew:        4.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.364    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.367    -0.997 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/Q
                         net (fo=3, routed)           4.862     3.866    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[9]
    SLICE_X28Y42         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.673     2.981    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y42         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[9]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.405     3.386    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.236     3.622    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.622    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 0.385ns (7.558%)  route 4.709ns (92.442%))
  Logic Levels:           0  
  Clock Path Skew:        4.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.364    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.385    -0.979 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/Q
                         net (fo=3, routed)           4.709     3.730    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[8]
    SLICE_X30Y42         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.673     2.981    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y42         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[8]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.405     3.386    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.098     3.484    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.999ns (20.334%)  route 3.914ns (79.666%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.364    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.367    -0.997 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/Q
                         net (fo=3, routed)           1.804     0.807    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I1_O)        0.100     0.907 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     1.312 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.312    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.439 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          2.110     3.549    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X30Y42         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.673     2.981    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y42         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.405     3.386    
    SLICE_X30Y42         FDRE (Hold_fdre_C_CE)       -0.164     3.222    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.999ns (20.334%)  route 3.914ns (79.666%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.364    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.367    -0.997 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/Q
                         net (fo=3, routed)           1.804     0.807    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I1_O)        0.100     0.907 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     1.312 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.312    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.439 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          2.110     3.549    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X30Y42         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.673     2.981    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y42         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[10]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.405     3.386    
    SLICE_X30Y42         FDRE (Hold_fdre_C_CE)       -0.164     3.222    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.999ns (20.334%)  route 3.914ns (79.666%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.364    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.367    -0.997 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/Q
                         net (fo=3, routed)           1.804     0.807    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[0]
    SLICE_X29Y42         LUT6 (Prop_lut6_I1_O)        0.100     0.907 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_8_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     1.312 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.312    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.439 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          2.110     3.549    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X30Y42         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.673     2.981    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y42         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.405     3.386    
    SLICE_X30Y42         FDRE (Hold_fdre_C_CE)       -0.164     3.222    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -2.625ns,  Total Violation      -11.795ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.625ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.944ns  (logic 0.991ns (50.969%)  route 0.953ns (49.031%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 22.625 - 24.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 22.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657    22.965    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518    23.483 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/Q
                         net (fo=2, routed)           0.953    24.436    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[11]
    SLICE_X21Y30         LUT5 (Prop_lut5_I4_O)        0.124    24.560 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_5/O
                         net (fo=1, routed)           0.000    24.560    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_5_n_0
    SLICE_X21Y30         MUXF7 (Prop_muxf7_I1_O)      0.245    24.805 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    24.805    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_2_n_0
    SLICE_X21Y30         MUXF8 (Prop_muxf8_I0_O)      0.104    24.909 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    24.909    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1_n_0
    SLICE_X21Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.491    22.625    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X21Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.000    22.625    
                         clock uncertainty           -0.405    22.221    
    SLICE_X21Y30         FDCE (Setup_fdce_C_D)        0.064    22.285    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         22.285    
                         arrival time                         -24.909    
  -------------------------------------------------------------------
                         slack                                 -2.625    

Slack (VIOLATED) :        -2.361ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.676ns  (logic 0.887ns (52.918%)  route 0.789ns (47.082%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 22.621 - 24.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 22.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657    22.965    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518    23.483 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/Q
                         net (fo=1, routed)           0.789    24.272    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[25]
    SLICE_X23Y30         LUT6 (Prop_lut6_I1_O)        0.124    24.396 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3/O
                         net (fo=1, routed)           0.000    24.396    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3_n_0
    SLICE_X23Y30         MUXF7 (Prop_muxf7_I1_O)      0.245    24.641 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    24.641    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1_n_0
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.487    22.621    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.000    22.621    
                         clock uncertainty           -0.405    22.217    
    SLICE_X23Y30         FDCE (Setup_fdce_C_D)        0.064    22.281    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         22.281    
                         arrival time                         -24.641    
  -------------------------------------------------------------------
                         slack                                 -2.361    

Slack (VIOLATED) :        -2.336ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.652ns  (logic 0.854ns (51.692%)  route 0.798ns (48.308%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 22.621 - 24.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 22.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657    22.965    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518    23.483 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/Q
                         net (fo=2, routed)           0.798    24.281    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[11]
    SLICE_X23Y30         LUT6 (Prop_lut6_I1_O)        0.124    24.405 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2/O
                         net (fo=1, routed)           0.000    24.405    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2_n_0
    SLICE_X23Y30         MUXF7 (Prop_muxf7_I0_O)      0.212    24.617 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    24.617    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1_n_0
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.487    22.621    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.000    22.621    
                         clock uncertainty           -0.405    22.217    
    SLICE_X23Y30         FDCE (Setup_fdce_C_D)        0.064    22.281    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         22.281    
                         arrival time                         -24.617    
  -------------------------------------------------------------------
                         slack                                 -2.336    

Slack (VIOLATED) :        -2.313ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.623ns  (logic 0.797ns (49.095%)  route 0.826ns (50.905%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 22.620 - 24.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 22.969 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.661    22.969    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456    23.425 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/Q
                         net (fo=2, routed)           0.826    24.251    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[18]
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.375 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_3/O
                         net (fo=1, routed)           0.000    24.375    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_3_n_0
    SLICE_X22Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    24.592 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    24.592    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X22Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.486    22.620    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X22Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.000    22.620    
                         clock uncertainty           -0.405    22.216    
    SLICE_X22Y28         FDCE (Setup_fdce_C_D)        0.064    22.280    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         22.280    
                         arrival time                         -24.592    
  -------------------------------------------------------------------
                         slack                                 -2.313    

Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.475ns  (logic 0.825ns (55.926%)  route 0.650ns (44.074%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 22.621 - 24.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 22.966 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.658    22.966    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.456    23.422 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[24]/Q
                         net (fo=1, routed)           0.650    24.072    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[24]
    SLICE_X25Y30         LUT6 (Prop_lut6_I1_O)        0.124    24.196 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3/O
                         net (fo=1, routed)           0.000    24.196    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3_n_0
    SLICE_X25Y30         MUXF7 (Prop_muxf7_I1_O)      0.245    24.441 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    24.441    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1_n_0
    SLICE_X25Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.487    22.621    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X25Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.000    22.621    
                         clock uncertainty           -0.405    22.217    
    SLICE_X25Y30         FDCE (Setup_fdce_C_D)        0.064    22.281    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         22.281    
                         arrival time                         -24.441    
  -------------------------------------------------------------------
                         slack                                 -2.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.513ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.260ns (73.777%)  route 0.092ns (26.223%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.553     0.894    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[17]/Q
                         net (fo=1, routed)           0.092     1.127    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[17]
    SLICE_X23Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.172 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3/O
                         net (fo=1, routed)           0.000     1.172    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3_n_0
    SLICE_X23Y30         MUXF7 (Prop_muxf7_I1_O)      0.074     1.246 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.246    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1_n_0
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.820    -0.777    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.405    -0.372    
    SLICE_X23Y30         FDCE (Hold_fdce_C_D)         0.105    -0.267    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.257ns (70.765%)  route 0.106ns (29.235%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.551     0.892    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[8]/Q
                         net (fo=1, routed)           0.106     1.139    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[8]
    SLICE_X25Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.184 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.184    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_2_n_0
    SLICE_X25Y30         MUXF7 (Prop_muxf7_I0_O)      0.071     1.255 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1_n_0
    SLICE_X25Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.820    -0.777    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X25Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.405    -0.372    
    SLICE_X25Y30         FDCE (Hold_fdce_C_D)         0.105    -0.267    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.248ns (67.518%)  route 0.119ns (32.482%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.553     0.894    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[15]/Q
                         net (fo=2, routed)           0.119     1.154    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[15]
    SLICE_X23Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.199 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2_n_0
    SLICE_X23Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.261 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1_n_0
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.820    -0.777    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.405    -0.372    
    SLICE_X23Y30         FDCE (Hold_fdce_C_D)         0.105    -0.267    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.542ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.267ns (69.645%)  route 0.116ns (30.355%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.553     0.894    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[19]/Q
                         net (fo=2, routed)           0.116     1.151    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[19]
    SLICE_X21Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.196 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_6/O
                         net (fo=1, routed)           0.000     1.196    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_6_n_0
    SLICE_X21Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.258 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     1.258    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3_n_0
    SLICE_X21Y30         MUXF8 (Prop_muxf8_I1_O)      0.019     1.277 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.277    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1_n_0
    SLICE_X21Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X21Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.405    -0.370    
    SLICE_X21Y30         FDCE (Hold_fdce_C_D)         0.105    -0.265    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.251ns (59.690%)  route 0.170ns (40.310%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.551     0.892    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/Q
                         net (fo=2, routed)           0.170     1.202    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[30]
    SLICE_X22Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.247 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_3/O
                         net (fo=1, routed)           0.000     1.247    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_3_n_0
    SLICE_X22Y28         MUXF7 (Prop_muxf7_I1_O)      0.065     1.312 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.312    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X22Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.818    -0.779    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X22Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.000    -0.779    
                         clock uncertainty            0.405    -0.374    
    SLICE_X22Y28         FDCE (Hold_fdce_C_D)         0.105    -0.269    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  1.581    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           48  Failing Endpoints,  Worst Slack       -4.014ns,  Total Violation     -134.339ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.060ns  (logic 5.303ns (75.114%)  route 1.757ns (24.886%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 22.636 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 19.283 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.676    19.283    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.478    19.761 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.400    20.161    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.012    24.173 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[0]
                         net (fo=3, routed)           1.013    25.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[0]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.310 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000    25.310    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.842 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344    26.343    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    22.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.302    22.939    
                         clock uncertainty           -0.200    22.739    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410    22.329    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.060ns  (logic 5.303ns (75.114%)  route 1.757ns (24.886%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 22.636 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 19.283 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.676    19.283    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.478    19.761 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.400    20.161    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.012    24.173 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[0]
                         net (fo=3, routed)           1.013    25.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[0]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.310 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000    25.310    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.842 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344    26.343    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    22.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.302    22.939    
                         clock uncertainty           -0.200    22.739    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410    22.329    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.060ns  (logic 5.303ns (75.114%)  route 1.757ns (24.886%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 22.636 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 19.283 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.676    19.283    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.478    19.761 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.400    20.161    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.012    24.173 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[0]
                         net (fo=3, routed)           1.013    25.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[0]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.310 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000    25.310    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.842 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344    26.343    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    22.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
                         clock pessimism              0.302    22.939    
                         clock uncertainty           -0.200    22.739    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410    22.329    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.060ns  (logic 5.303ns (75.114%)  route 1.757ns (24.886%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 22.636 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 19.283 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.676    19.283    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.478    19.761 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.400    20.161    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.012    24.173 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[0]
                         net (fo=3, routed)           1.013    25.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[0]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.310 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000    25.310    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.842 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344    26.343    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    22.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
                         clock pessimism              0.302    22.939    
                         clock uncertainty           -0.200    22.739    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410    22.329    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.060ns  (logic 5.303ns (75.114%)  route 1.757ns (24.886%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 22.636 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 19.283 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.676    19.283    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.478    19.761 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.400    20.161    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.012    24.173 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[0]
                         net (fo=3, routed)           1.013    25.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[0]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.310 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000    25.310    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.842 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344    26.343    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    22.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                         clock pessimism              0.302    22.939    
                         clock uncertainty           -0.200    22.739    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410    22.329    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.060ns  (logic 5.303ns (75.114%)  route 1.757ns (24.886%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 22.636 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 19.283 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.676    19.283    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.478    19.761 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.400    20.161    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.012    24.173 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[0]
                         net (fo=3, routed)           1.013    25.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[0]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.310 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000    25.310    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.842 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344    26.343    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    22.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
                         clock pessimism              0.302    22.939    
                         clock uncertainty           -0.200    22.739    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410    22.329    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.060ns  (logic 5.303ns (75.114%)  route 1.757ns (24.886%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 22.636 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 19.283 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.676    19.283    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.478    19.761 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.400    20.161    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.012    24.173 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[0]
                         net (fo=3, routed)           1.013    25.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[0]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.310 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000    25.310    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.842 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344    26.343    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    22.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/C
                         clock pessimism              0.302    22.939    
                         clock uncertainty           -0.200    22.739    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410    22.329    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.060ns  (logic 5.303ns (75.114%)  route 1.757ns (24.886%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 22.636 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 19.283 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.676    19.283    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.478    19.761 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.400    20.161    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.012    24.173 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[0]
                         net (fo=3, routed)           1.013    25.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[0]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.310 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000    25.310    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.842 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344    26.343    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    22.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/C
                         clock pessimism              0.302    22.939    
                         clock uncertainty           -0.200    22.739    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.410    22.329    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -3.978ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.060ns  (logic 5.303ns (75.114%)  route 1.757ns (24.886%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 22.636 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 19.283 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.676    19.283    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.478    19.761 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.400    20.161    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.012    24.173 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[0]
                         net (fo=3, routed)           1.013    25.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[0]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.310 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000    25.310    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.842 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344    26.343    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    22.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                         clock pessimism              0.302    22.939    
                         clock uncertainty           -0.200    22.739    
    SLICE_X30Y44         FDRE (Setup_fdre_C_CE)      -0.374    22.365    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         22.365    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 -3.978    

Slack (VIOLATED) :        -3.978ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.060ns  (logic 5.303ns (75.114%)  route 1.757ns (24.886%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 22.636 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 19.283 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.676    19.283    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.478    19.761 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.400    20.161    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.012    24.173 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[0]
                         net (fo=3, routed)           1.013    25.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[0]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.310 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000    25.310    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.842 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.842    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.344    26.343    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    22.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                         clock pessimism              0.302    22.939    
                         clock uncertainty           -0.200    22.739    
    SLICE_X30Y44         FDRE (Setup_fdre_C_CE)      -0.374    22.365    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         22.365    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 -3.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.249ns (29.660%)  route 0.591ns (70.340%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.591     0.224    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]
    SLICE_X23Y30         MUXF7 (Prop_muxf7_S_O)       0.085     0.309 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.309    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1_n_0
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.820    -0.777    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.200    -0.025    
    SLICE_X23Y30         FDCE (Hold_fdce_C_D)         0.105     0.080    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.249ns (28.398%)  route 0.628ns (71.602%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.628     0.261    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]
    SLICE_X22Y28         MUXF7 (Prop_muxf7_S_O)       0.085     0.346 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.346    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X22Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.818    -0.779    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X22Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.200    -0.027    
    SLICE_X22Y28         FDCE (Hold_fdce_C_D)         0.105     0.078    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.472ns (54.078%)  route 0.401ns (45.922%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.212    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_C[2]_P[7])
                                                      0.308     0.153 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[7]
                         net (fo=3, routed)           0.189     0.342    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[7]
    SLICE_X33Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y41         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.200    -0.013    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.078     0.065    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.472ns (54.853%)  route 0.388ns (45.147%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.212    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_C[2]_P[8])
                                                      0.308     0.153 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[8]
                         net (fo=3, routed)           0.177     0.330    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[8]
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.063     0.051    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.472ns (54.804%)  route 0.389ns (45.196%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.212    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_C[2]_P[14])
                                                      0.308     0.153 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[14]
                         net (fo=3, routed)           0.177     0.331    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[14]
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.059     0.047    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.472ns (54.093%)  route 0.401ns (45.907%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.212    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_C[2]_P[12])
                                                      0.308     0.153 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[12]
                         net (fo=3, routed)           0.189     0.342    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[12]
    SLICE_X33Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.070     0.058    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.472ns (53.165%)  route 0.416ns (46.835%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.212    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_C[2]_P[0])
                                                      0.308     0.153 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[0]
                         net (fo=3, routed)           0.204     0.357    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[0]
    SLICE_X35Y40         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X35Y40         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[0]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.078     0.066    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.283ns (31.331%)  route 0.620ns (68.669%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=20, routed)          0.620     0.254    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.299 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3/O
                         net (fo=1, routed)           0.000     0.299    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3_n_0
    SLICE_X23Y30         MUXF7 (Prop_muxf7_I1_O)      0.074     0.373 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.373    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1_n_0
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.820    -0.777    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.200    -0.025    
    SLICE_X23Y30         FDCE (Hold_fdce_C_D)         0.105     0.080    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.472ns (52.762%)  route 0.423ns (47.238%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.212    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_C[2]_P[15])
                                                      0.308     0.153 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[15]
                         net (fo=3, routed)           0.211     0.364    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[15]
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y44         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.075     0.063    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.472ns (54.031%)  route 0.402ns (45.969%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.564    -0.531    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.212    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[5]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_C[2]_P[15])
                                                      0.308     0.153 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[15]
                         net (fo=3, routed)           0.190     0.343    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[15]
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.833    -0.764    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y43         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.052     0.040    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.019ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.580ns (13.726%)  route 3.645ns (86.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657     2.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          2.859     6.280    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.404 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/axi_awready_i_1/O
                         net (fo=6, routed)           0.787     7.190    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/reset
    SLICE_X10Y48         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.508    22.701    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X10Y48         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.130    22.830    
                         clock uncertainty           -0.302    22.528    
    SLICE_X10Y48         FDCE (Recov_fdce_C_CLR)     -0.319    22.209    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                 15.019    

Slack (MET) :             15.019ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.580ns (13.726%)  route 3.645ns (86.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657     2.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          2.859     6.280    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.404 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/axi_awready_i_1/O
                         net (fo=6, routed)           0.787     7.190    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/reset
    SLICE_X10Y48         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.508    22.701    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X10Y48         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.130    22.830    
                         clock uncertainty           -0.302    22.528    
    SLICE_X10Y48         FDCE (Recov_fdce_C_CLR)     -0.319    22.209    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                 15.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.186ns (9.897%)  route 1.693ns (90.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.394     2.427    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.472 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/axi_awready_i_1/O
                         net (fo=6, routed)           0.300     2.772    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/reset
    SLICE_X10Y48         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.835     1.205    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X10Y48         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.034     1.171    
    SLICE_X10Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.104    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.186ns (9.897%)  route 1.693ns (90.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.394     2.427    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/s00_axi_aresetn
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.472 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/axi_awready_i_1/O
                         net (fo=6, routed)           0.300     2.772    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/reset
    SLICE_X10Y48         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.835     1.205    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X10Y48         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.034     1.171    
    SLICE_X10Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.104    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  1.668    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -2.456ns,  Total Violation      -10.692ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.456ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.306ns  (logic 0.456ns (34.907%)  route 0.850ns (65.093%))
  Logic Levels:           0  
  Clock Path Skew:        -4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 22.625 - 24.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 22.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657    22.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456    23.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.850    24.271    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X21Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.491    22.625    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X21Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.000    22.625    
                         clock uncertainty           -0.405    22.221    
    SLICE_X21Y30         FDCE (Recov_fdce_C_CLR)     -0.405    21.816    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         21.816    
                         arrival time                         -24.271    
  -------------------------------------------------------------------
                         slack                                 -2.456    

Slack (VIOLATED) :        -2.153ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.999ns  (logic 0.456ns (45.647%)  route 0.543ns (54.353%))
  Logic Levels:           0  
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 22.620 - 24.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 22.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657    22.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456    23.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.543    23.964    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X22Y28         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.486    22.620    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X22Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.000    22.620    
                         clock uncertainty           -0.405    22.216    
    SLICE_X22Y28         FDCE (Recov_fdce_C_CLR)     -0.405    21.811    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                         -23.964    
  -------------------------------------------------------------------
                         slack                                 -2.153    

Slack (VIOLATED) :        -2.047ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.894ns  (logic 0.456ns (51.022%)  route 0.438ns (48.979%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 22.621 - 24.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 22.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657    22.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456    23.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.438    23.859    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X23Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.487    22.621    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.000    22.621    
                         clock uncertainty           -0.405    22.217    
    SLICE_X23Y30         FDCE (Recov_fdce_C_CLR)     -0.405    21.812    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         21.812    
                         arrival time                         -23.859    
  -------------------------------------------------------------------
                         slack                                 -2.047    

Slack (VIOLATED) :        -2.047ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.894ns  (logic 0.456ns (51.022%)  route 0.438ns (48.979%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 22.621 - 24.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 22.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657    22.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456    23.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.438    23.859    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X23Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.487    22.621    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.000    22.621    
                         clock uncertainty           -0.405    22.217    
    SLICE_X23Y30         FDCE (Recov_fdce_C_CLR)     -0.405    21.812    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         21.812    
                         arrival time                         -23.859    
  -------------------------------------------------------------------
                         slack                                 -2.047    

Slack (VIOLATED) :        -1.989ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.836ns  (logic 0.456ns (54.563%)  route 0.380ns (45.437%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 22.621 - 24.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 22.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657    22.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456    23.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.380    23.801    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X25Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.487    22.621    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X25Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.000    22.621    
                         clock uncertainty           -0.405    22.217    
    SLICE_X25Y30         FDCE (Recov_fdce_C_CLR)     -0.405    21.812    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         21.812    
                         arrival time                         -23.801    
  -------------------------------------------------------------------
                         slack                                 -1.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.652ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.677%)  route 0.155ns (52.323%))
  Logic Levels:           0  
  Clock Path Skew:        -1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.155     1.188    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X25Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.820    -0.777    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X25Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.405    -0.372    
    SLICE_X25Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.464    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.667ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.375%)  route 0.170ns (54.625%))
  Logic Levels:           0  
  Clock Path Skew:        -1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.170     1.203    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X23Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.820    -0.777    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.405    -0.372    
    SLICE_X23Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.464    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.375%)  route 0.170ns (54.625%))
  Logic Levels:           0  
  Clock Path Skew:        -1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.170     1.203    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X23Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.820    -0.777    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X23Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.405    -0.372    
    SLICE_X23Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.464    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.724ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.634%)  route 0.224ns (61.366%))
  Logic Levels:           0  
  Clock Path Skew:        -1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.224     1.257    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X22Y28         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.818    -0.779    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X22Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.000    -0.779    
                         clock uncertainty            0.405    -0.374    
    SLICE_X22Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.466    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.840ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.053%)  route 0.344ns (70.947%))
  Logic Levels:           0  
  Clock Path Skew:        -1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.344     1.378    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X21Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X21Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.405    -0.370    
    SLICE_X21Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.462    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  1.840    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.992ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.456ns (16.404%)  route 2.324ns (83.596%))
  Logic Levels:           0  
  Clock Path Skew:        -4.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657     2.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          2.324     5.745    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y41         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.502    18.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/C
                         clock pessimism              0.000    18.636    
                         clock uncertainty           -0.407    18.229    
    SLICE_X32Y41         FDCE (Recov_fdce_C_CLR)     -0.361    17.868    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.868    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.165ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.456ns (16.404%)  route 2.324ns (83.596%))
  Logic Levels:           0  
  Clock Path Skew:        -4.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657     2.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          2.324     5.745    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y41         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.502    18.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/C
                         clock pessimism              0.000    18.636    
                         clock uncertainty           -0.407    18.229    
    SLICE_X32Y41         FDCE (Recov_fdce_C_CLR)     -0.319    17.910    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.910    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                 12.165    

Slack (MET) :             12.165ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.456ns (16.404%)  route 2.324ns (83.596%))
  Logic Levels:           0  
  Clock Path Skew:        -4.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657     2.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          2.324     5.745    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y41         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.502    18.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                         clock pessimism              0.000    18.636    
                         clock uncertainty           -0.407    18.229    
    SLICE_X32Y41         FDCE (Recov_fdce_C_CLR)     -0.319    17.910    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.910    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                 12.165    

Slack (MET) :             12.223ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.456ns (17.306%)  route 2.179ns (82.694%))
  Logic Levels:           0  
  Clock Path Skew:        -4.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657     2.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          2.179     5.600    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y39         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.501    18.635    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y39         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
                         clock pessimism              0.000    18.635    
                         clock uncertainty           -0.407    18.228    
    SLICE_X33Y39         FDCE (Recov_fdce_C_CLR)     -0.405    17.823    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.823    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                 12.223    

Slack (MET) :             12.223ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.456ns (17.306%)  route 2.179ns (82.694%))
  Logic Levels:           0  
  Clock Path Skew:        -4.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657     2.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          2.179     5.600    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y39         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.501    18.635    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y39         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
                         clock pessimism              0.000    18.635    
                         clock uncertainty           -0.407    18.228    
    SLICE_X33Y39         FDCE (Recov_fdce_C_CLR)     -0.405    17.823    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.823    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                 12.223    

Slack (MET) :             12.599ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.456ns (20.188%)  route 1.803ns (79.812%))
  Logic Levels:           0  
  Clock Path Skew:        -4.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657     2.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.803     5.224    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X31Y41         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.501    18.635    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
                         clock pessimism              0.000    18.635    
                         clock uncertainty           -0.407    18.228    
    SLICE_X31Y41         FDCE (Recov_fdce_C_CLR)     -0.405    17.823    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.823    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                 12.599    

Slack (MET) :             12.599ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.456ns (20.188%)  route 1.803ns (79.812%))
  Logic Levels:           0  
  Clock Path Skew:        -4.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 18.635 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657     2.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.803     5.224    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X31Y41         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.501    18.635    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y41         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
                         clock pessimism              0.000    18.635    
                         clock uncertainty           -0.407    18.228    
    SLICE_X31Y41         FDCE (Recov_fdce_C_CLR)     -0.405    17.823    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.823    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                 12.599    

Slack (MET) :             12.747ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.456ns (21.607%)  route 1.654ns (78.393%))
  Logic Levels:           0  
  Clock Path Skew:        -4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657     2.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.654     5.075    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X31Y40         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.500    18.634    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
                         clock pessimism              0.000    18.634    
                         clock uncertainty           -0.407    18.227    
    SLICE_X31Y40         FDCE (Recov_fdce_C_CLR)     -0.405    17.822    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.822    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                 12.747    

Slack (MET) :             12.833ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.456ns (21.607%)  route 1.654ns (78.393%))
  Logic Levels:           0  
  Clock Path Skew:        -4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657     2.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.654     5.075    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X30Y40         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.500    18.634    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/C
                         clock pessimism              0.000    18.634    
                         clock uncertainty           -0.407    18.227    
    SLICE_X30Y40         FDCE (Recov_fdce_C_CLR)     -0.319    17.908    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                         17.908    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                 12.833    

Slack (MET) :             12.907ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.456ns (23.359%)  route 1.496ns (76.641%))
  Logic Levels:           0  
  Clock Path Skew:        -4.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         1.657     2.965    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.496     4.917    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y42         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          1.502    18.636    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                         clock pessimism              0.000    18.636    
                         clock uncertainty           -0.407    18.229    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    17.824    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.824    
                         arrival time                          -4.917    
  -------------------------------------------------------------------
                         slack                                 12.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.992ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.699%)  route 0.509ns (78.301%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.509     1.542    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X26Y40         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X26Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.407    -0.358    
    SLICE_X26Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.136%)  route 0.596ns (80.864%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.596     1.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y40         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.407    -0.358    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.067    -0.425    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.136%)  route 0.596ns (80.864%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.596     1.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y40         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.407    -0.358    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.067    -0.425    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.136%)  route 0.596ns (80.864%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.596     1.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y40         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.407    -0.358    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.067    -0.425    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.136%)  route 0.596ns (80.864%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.596     1.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y40         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.407    -0.358    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.067    -0.425    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.136%)  route 0.596ns (80.864%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.596     1.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y40         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y40         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.407    -0.358    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.067    -0.425    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.136%)  route 0.596ns (80.864%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.596     1.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y40         FDPE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y40         FDPE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.407    -0.358    
    SLICE_X33Y40         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.453    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_reg_inv/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.136%)  route 0.596ns (80.864%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.596     1.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y40         FDPE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y40         FDPE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_reg_inv/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.407    -0.358    
    SLICE_X33Y40         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.453    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_reg_inv
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.125ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.447%)  route 0.667ns (82.553%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.667     1.701    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y42         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.407    -0.358    
    SLICE_X32Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.425    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.125ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.447%)  route 0.667ns (82.553%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=758, routed)         0.552     0.893    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.667     1.701    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y42         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=23, routed)          0.832    -0.765    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y42         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.407    -0.358    
    SLICE_X32Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.425    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  2.125    





