# interview_questions
Digital Logic RTL in verilog
