

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Oct 12 21:20:51 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       test_ap
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  908545|  908545|  908545|  908545|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  908544|  908544|        42|          -|          -|  21632|    no    |
        | + W_Col_Loop                     |      12|      12|         4|          -|          -|      3|    no    |
        | + W_Col_Loop                     |      12|      12|         4|          -|          -|      3|    no    |
        | + W_Col_Loop                     |      12|      12|         4|          -|          -|      3|    no    |
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    501|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    262|    -|
|Register         |        -|      -|     269|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      6|     640|   1707|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdhbi_U4  |conv_1_mac_muladdhbi  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U         |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    96|   32|     1|         3072|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |        4|  0|   0|    0|   320|  128|     4|        10240|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_769_p2     |     +    |      0|  0|  13|           1|          11|
    |add_ln21_1_fu_656_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln21_2_fu_713_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln21_fu_599_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_754_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln26_1_fu_631_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln26_3_fu_745_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln26_4_fu_421_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_5_fu_621_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln26_6_fu_640_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_7_fu_678_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln26_8_fu_697_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_9_fu_735_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln26_fu_688_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln35_2_fu_582_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_473_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_359_p2        |     +    |      0|  0|  21|          15|           1|
    |c_fu_527_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_764_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_347_p2              |     +    |      0|  0|  15|           5|           1|
    |sub_ln26_1_fu_459_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_503_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_415_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_818_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_521_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_365_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_515_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln21_1_fu_650_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_2_fu_707_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_593_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_806_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_800_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_353_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln34_fu_812_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_533_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_775_p3    |  select  |      0|  0|  11|           1|           1|
    |select_ln35_1_fu_379_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_427_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_3_fu_465_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln35_4_fu_539_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_5_fu_547_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_371_p3    |  select  |      0|  0|   5|           1|           1|
    |xor_ln35_fu_509_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 501|         246|         250|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  85|         17|    1|         17|
    |c_0_reg_225               |   9|          2|    5|         10|
    |conv_input_address0       |  21|          4|   10|         40|
    |f_0_reg_236               |   9|          2|    6|         12|
    |grp_fu_314_p0             |  21|          4|   32|        128|
    |grp_fu_314_p1             |  15|          3|   32|         96|
    |grp_fu_322_p0             |  21|          4|   32|        128|
    |indvar_flatten13_reg_191  |   9|          2|   15|         30|
    |indvar_flatten_reg_213    |   9|          2|   11|         22|
    |r_0_reg_202               |   9|          2|    5|         10|
    |w_sum_1_0_reg_247         |   9|          2|   32|         64|
    |w_sum_1_1_reg_270         |   9|          2|   32|         64|
    |w_sum_1_2_reg_292         |   9|          2|   32|         64|
    |wc_0_0_reg_259            |   9|          2|    2|          4|
    |wc_0_1_reg_281            |   9|          2|    2|          4|
    |wc_0_2_reg_303            |   9|          2|    2|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 262|         54|  251|        697|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln21_1_reg_936        |   2|   0|    2|          0|
    |add_ln21_2_reg_964        |   2|   0|    2|          0|
    |add_ln21_reg_908          |   2|   0|    2|          0|
    |add_ln8_reg_845           |  15|   0|   15|          0|
    |ap_CS_fsm                 |  16|   0|   16|          0|
    |c_0_reg_225               |   5|   0|    5|          0|
    |conv_out_addr_reg_900     |  15|   0|   15|          0|
    |f_0_reg_236               |   6|   0|    6|          0|
    |f_reg_984                 |   6|   0|    6|          0|
    |icmp_ln11_reg_850         |   1|   0|    1|          0|
    |indvar_flatten13_reg_191  |  15|   0|   15|          0|
    |indvar_flatten_reg_213    |  11|   0|   11|          0|
    |r_0_reg_202               |   5|   0|    5|          0|
    |select_ln11_reg_989       |  11|   0|   11|          0|
    |select_ln35_1_reg_855     |   5|   0|    5|          0|
    |select_ln35_4_reg_875     |   6|   0|    6|          0|
    |select_ln35_5_reg_880     |   5|   0|    5|          0|
    |sub_ln26_1_reg_865        |   9|   0|   11|          2|
    |sub_ln26_2_reg_870        |   9|   0|   11|          2|
    |sub_ln26_reg_860          |   9|   0|   11|          2|
    |w_sum_1_0_reg_247         |  32|   0|   32|          0|
    |w_sum_1_1_reg_270         |  32|   0|   32|          0|
    |w_sum_1_2_reg_292         |  32|   0|   32|          0|
    |wc_0_0_reg_259            |   2|   0|    2|          0|
    |wc_0_1_reg_281            |   2|   0|    2|          0|
    |wc_0_2_reg_303            |   2|   0|    2|          0|
    |zext_ln26_reg_888         |   6|   0|   64|         58|
    |zext_ln35_2_reg_893       |   6|   0|    8|          2|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 269|   0|  335|         66|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   10|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

