package composer

import chisel3._
import chisel3.util._
import composer.MemoryStreams._
import composer.RoccHelpers.{ComposerConsts, ComposerFunc, ComposerOpcode}
import composer.TLManagement.TLClientModule
import freechips.rocketchip.util._
import freechips.rocketchip.config._
import composer.common._
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.subsystem._
import freechips.rocketchip.tilelink._

class ComposerCoreIO(implicit p: Parameters) extends ParameterizedBundle()(p) {
  val req = Flipped(DecoupledIO(new ComposerRoccCommand))
  val resp = DecoupledIO(new ComposerRoccUserResponse)
  val busy = Output(Bool())
}

class DataChannelIO(dataBytes: Int, vlen: Int = 1) extends Bundle {
  val data = Decoupled(Vec(vlen, UInt((dataBytes * 8).W)))
  val in_progress = Output(Bool())
}

class ComposerCoreWrapper(val composerSystemParams: ComposerSystemParams, val core_id: Int, system_id: Int)(implicit p: Parameters) extends LazyModule {
  val coreParams = composerSystemParams.coreParams.copy(core_id = core_id, system_id = system_id)
  val blockBytes = p(CacheBlockBytes)
  val maxTxLength = p(MaximumTransactionLength)

  val CacheNodes = coreParams.memoryChannelParams.filter(_.channelType == CChannelType.CacheChannel) map (_.asInstanceOf[CCachedReadChannelParams]) map {
    par =>
      val param = par.cacheParams
      val cache = TLCache(param.sizeBytes,
        nClients = par.nChannels,
        associativity = param.associativity).suggestName("TLCache")
      val req_xbar = LazyModule(new TLXbar())
      val rnodes = List.tabulate(par.nChannels)(i => TLClientNode(List(TLMasterPortParameters.v1(
        clients = List(TLMasterParameters.v1(
          name = s"CachedReadChannel_sys${system_id}_core${core_id}_${par.name}$i",
          supportsGet = TransferSizes(1, maxTxLength),
          supportsProbe = TransferSizes(1, maxTxLength)
        ))))))

      rnodes foreach (req_xbar.node := _)
      cache.mem_reqs :=
        //        TLBuffer() := TLWidthWidget(blockBytes) :=
        TLBuffer() := req_xbar.node
      (par.name, (cache, rnodes))
  }
  val unCachedReaders = coreParams.memoryChannelParams.filter(_.channelType == CChannelType.ReadChannel).map { para =>
    val param: CReadChannelParams = para.asInstanceOf[CReadChannelParams]
    (param.name, List.tabulate(para.nChannels) { i =>
      TLClientNode(List(TLMasterPortParameters.v1(
        clients = List(TLMasterParameters.v1(
          name = s"ReadChannel_sys${system_id}_core${core_id}_${para.name}$i",
          supportsGet = TransferSizes(1, maxTxLength),
          supportsProbe = TransferSizes(1, maxTxLength),
          sourceId = IdRange(0, param.maxInFlightTxs)
        )))))
    })
  }
  val writers = coreParams.memoryChannelParams.filter(_.channelType == CChannelType.WriteChannel).map { p =>
    val para = p.asInstanceOf[CWriteChannelParams]
    (para.name, List.tabulate(para.nChannels) { i =>
      TLClientNode(List(TLMasterPortParameters.v1(
        List(TLMasterParameters.v1(
          name = s"WriteChannel_sys${system_id}_core${core_id}_${para.name}$i",
          sourceId = IdRange(0, para.maxInFlightTxs),
          supportsPutFull = TransferSizes(1, maxTxLength),
          supportsPutPartial = TransferSizes(1, maxTxLength),
          supportsProbe = TransferSizes(1, maxTxLength))))))
    })
  }
  val scratch_mod = coreParams.memoryChannelParams.filter(_.channelType == CChannelType.Scratchpad).map(_.asInstanceOf[CScratchpadChannelParams]).map {
    param =>
      lazy val mod = LazyModule(param.make)
      mod.suggestName(param.name)
      (param.name, mod)
  }
  val readerNodes = unCachedReaders ++ CacheNodes.map(i => (i._1, i._2._2))

  val externalCoreCommNodes = if (composerSystemParams.canIssueCoreCommands) {
    Some(TLClientNode(Seq(TLMasterPortParameters.v1(clients = Seq(TLMasterParameters.v1(
      s"${composerSystemParams.name}_core${core_id}_toOtherCores",
      supportsProbe = TransferSizes(1 << log2Up(ComposerRoccCommand.packLengthBytes)),
      supportsPutFull = TransferSizes(1 << log2Up(ComposerRoccCommand.packLengthBytes))
    ))))))
  } else None

  val mem_nodes = (
    CacheNodes.map(i => (i._1, i._2._2)) ++
      unCachedReaders ++
      writers ++
      scratch_mod.map(i => (i._1, List(i._2.mem)))
    ).flatMap(_._2)

  lazy val module = composerSystemParams.buildCore(ComposerConstructor(composerSystemParams.coreParams, this), p)
}

class ComposerCore(val composerConstructor: ComposerConstructor)(implicit p: Parameters) extends
  LazyModuleImp(composerConstructor.composerCoreWrapper) {

  private val outer = composerConstructor.composerCoreWrapper
  val io = IO(new ComposerCoreIO())

  var read_ios: List[((String, Int), DecoupledIO[ChannelTransactionBundle])] = List()
  var write_ios: List[((String, Int), DecoupledIO[ChannelTransactionBundle])] = List()

  val cache_invalidate_ios = composerConstructor.composerCoreWrapper.CacheNodes.map(_._2._1.module.io_invalidate)

  def getCoreID: Int = composerConstructor.composerCoreWrapper.core_id
  private def getTLClients(name: String, listList: List[(String, List[TLClientNode])]): List[TLClientNode] = {
    listList.filter(_._1 == name) match {
      case first :: rst =>
        require(rst.isEmpty)
        first._2
      case _ =>
        throw new Exception(s"getReaderModules failed. Tried to fetch a channel set with a name($name) that doesn't exist. Declared names: " +
          (outer.unCachedReaders.map(_._1) ++ outer.CacheNodes.map(_._1)))
    }
  }

  /**
    * Declare reader module implementations associated with a certain channel name.
    * Data channel will read out a vector of UInts of dimension (vlen, dataBytes*8 bits)
    *
    * @param name      name of channel to instantiate readers for
    * @param dataBytes width of the data channel to the user module
    * @param vlen      dimension of the data channel
    * @param idx       optionally instantiate an implementation for only a single channel in the name group. This may be useful
    *                  when different channels need to be parameterized differently
    * @return List of transaction information bundles (address and length in bytes) and then a data channel. For
    *         sparse readers, we give back both interfaces and for non-sparse, addresses are provided through separate address
    *         commands in software.
    */
  def getReaderModules(name: String,
                       useSoftwareAddressing: Boolean,
                       dataBytes: Int,
                       vlen: Int,
                       idx: Option[Int] = None): (List[DecoupledIO[ChannelTransactionBundle]], List[DataChannelIO]) = {
    val mod = idx match {
      case Some(id_unpack) =>
        val clients = getTLClients(name, outer.readerNodes)
        List(Module(new CReader(dataBytes, vlen, clients(id_unpack))))
      case None => getTLClients(name, outer.readerNodes).map(tab_id => Module(new CReader(dataBytes, vlen, tab_id)))
    }
    //noinspection DuplicatedCode
    mod.zipWithIndex foreach { case (m, m_idx) =>
      m.tl_out <> m.tl_outer
      m.suggestName(name)
      if (useSoftwareAddressing) {
        val newio = IO(Flipped(Decoupled(new ChannelTransactionBundle))).suggestName(name)
        newio <> m.io.req
        read_ios = List(((name, idx.getOrElse(m_idx)), newio)) ++ read_ios
      }
    }
    (if (useSoftwareAddressing) List()
    else mod.map(_.io.req),
      mod.map(_.io.channel))
  }

  def getReaderModule(name: String,
                      useSoftwareAddressing: Boolean,
                      dataBytes: Int,
                      vlen: Int,
                      idx: Int): (DecoupledIO[ChannelTransactionBundle], DataChannelIO) = {
    val a = getReaderModules(name, useSoftwareAddressing, dataBytes, vlen, Some(idx))
    (a._1(0), a._2(0))
  }

  def getWriterModules(name: String,
                       useSoftwareAddressing: Boolean,
                       dataBytes: Int,
                       idx: Option[Int] = None): (List[DecoupledIO[ChannelTransactionBundle]], List[WriterDataChannelIO]) = {
    val mod = idx match {
      case Some(id) => List(Module(new SequentialWriter(dataBytes, getTLClients(name, outer.writers)(id))))
      case None => getTLClients(name, outer.writers).map(tab_id => Module(new SequentialWriter(dataBytes, tab_id)))
    }
    //noinspection DuplicatedCode
    mod.zipWithIndex foreach { case (m, m_idx) =>
      m.tl_out <> m.tl_outer
      m.suggestName(name)
      if (useSoftwareAddressing) {
        val newio = IO(Flipped(Decoupled(new ChannelTransactionBundle))).suggestName(name)
        newio <> m.io.req
        write_ios = List(((name, idx.getOrElse(m_idx)), newio)) ++ write_ios
      }
    }

    (if (useSoftwareAddressing) List() else mod.map(_.io.req),
      mod.map(_.io.channel))
  }

  def getWriterModule(name: String,
                      useSoftwareAddressing: Boolean,
                      dataBytes: Int,
                      idx: Int): (DecoupledIO[ChannelTransactionBundle], WriterDataChannelIO) = {
    val a = getWriterModules(name, useSoftwareAddressing, dataBytes, Some(idx))
    (a._1(0), a._2(0))
  }


  def getScratchpad(name: String): (CScratchpadInitReqIO, CScratchpadAccessBundle) = {
    val outer = composerConstructor.composerCoreWrapper
    val lm = outer.scratch_mod.filter(_._1 == name)(0)._2
    lm.suggestName(name)
    val mod = lm.module

    (mod.req, mod.access)
  }

  private val composer_response_io_ = if (outer.composerSystemParams.canIssueCoreCommands) {
    Some(IO(Flipped(Decoupled(new ComposerRoccResponse()))))
  } else None
  def composer_response_io: DecoupledIO[ComposerRoccResponse] = composer_response_io_.getOrElse { throw new Exception("Attempted to get internal response IO but core was declared as not being able to issue core commands") }



  private val composer_command_io_ = if (outer.composerSystemParams.canIssueCoreCommands) {
    val node = outer.externalCoreCommNodes.get
    val mod = Module(new TLClientModule(node))
    node.out(0)._1 <> mod.tl
    val wire = Wire(Decoupled(new ComposerRoccCommand))
    wire.ready := mod.io.ready
    mod.io.valid := wire.valid
    mod.io.bits.dat := wire.bits.pack()
    mod.io.bits.addr := ComposerConsts.getInternalCmdRoutingAddress(wire.bits.inst.system_id)
    Some(wire)
  } else None
  def composer_command_io: DecoupledIO[ComposerRoccCommand] = composer_command_io_.get

  def getSystemID(name: String): UInt = p(SystemName2IdMapKey)(name).U

  def genCoreCommand(name: String, expectResponse: Bool, rs1: UInt = 0.U, rs2: UInt = 0.U, rd: UInt = 0.U,
                     xs2: UInt = 0.U, coreId: UInt = 0.U, payload1: UInt = 0.U, payload2: UInt = 0.U,
                     funct: ComposerFunc.ComposerFunc): UInt = {
    val wire = Wire(new ComposerRoccCommand())
    wire.inst.rs1 := rs1
    wire.inst.rs2 := rs2
    wire.inst.rd := rd
    // flag for internally routed command
    wire.inst.xs1 := true.B
    wire.inst.xs2 := xs2
    wire.inst.xd := expectResponse
    wire.inst.system_id := p(SystemName2IdMapKey)(name).U
    wire.inst.funct := funct.U
    wire.inst.opcode := ComposerOpcode.ACCEL
    wire.core_id := coreId
    wire.payload1 := payload1
    wire.payload2 := payload2
    wire.pack()
  }

  def addrBits: Int = log2Up(p(ExtMem).get.master.size)
}

class ComposerSystemIO(implicit p: Parameters) extends Bundle {
  val cmd = Flipped(Decoupled(new ComposerRoccCommand))
  val resp = Decoupled(new ComposerRoccResponse())
}