--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.092ns.
--------------------------------------------------------------------------------
Slack:     -0.092ns SYSCLK
Report:    0.092ns skew fails   0.000ns timing constraint by -0.092ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y16.O              RAMB16_X2Y24.CLKA                1.250  0.067
BUFGMUX_X3Y16.O              RAMB16_X2Y26.CLKA                1.243  0.060
BUFGMUX_X3Y16.O              SLICE_X18Y59.CLK                 1.268  0.085
BUFGMUX_X3Y16.O              SLICE_X18Y60.CLK                 1.270  0.087
BUFGMUX_X3Y16.O              SLICE_X18Y61.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X18Y62.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X19Y62.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X19Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X20Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X20Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X20Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X21Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X20Y64.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X21Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X21Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X29Y65.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X23Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X25Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X35Y69.CLK                 1.244  0.061
BUFGMUX_X3Y16.O              SLICE_X30Y61.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X30Y62.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X31Y61.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X32Y62.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X33Y62.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X34Y62.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X35Y62.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X36Y62.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X37Y62.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X48Y62.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X49Y62.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X24Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X28Y53.CLK                 1.265  0.082
BUFGMUX_X3Y16.O              SLICE_X30Y55.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X30Y56.CLK                 1.240  0.057
BUFGMUX_X3Y16.O              SLICE_X34Y57.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X40Y50.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X40Y51.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X41Y50.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X41Y51.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X26Y56.CLK                 1.261  0.078
BUFGMUX_X3Y16.O              SLICE_X26Y57.CLK                 1.264  0.081
BUFGMUX_X3Y16.O              SLICE_X26Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X26Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X26Y60.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X26Y61.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X26Y62.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X23Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X25Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X25Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X27Y60.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X27Y62.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X28Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X29Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X29Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X29Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y64.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X25Y64.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y64.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X26Y65.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X27Y64.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X27Y65.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X27Y66.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X20Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X30Y63.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X30Y66.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X30Y68.CLK                 1.248  0.065
BUFGMUX_X3Y16.O              SLICE_X30Y70.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X31Y63.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X31Y64.CLK                 1.254  0.071
BUFGMUX_X3Y16.O              SLICE_X31Y65.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X32Y54.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X32Y55.CLK                 1.240  0.057
BUFGMUX_X3Y16.O              SLICE_X33Y54.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X33Y55.CLK                 1.240  0.057
BUFGMUX_X3Y16.O              SLICE_X34Y55.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X34Y60.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X34Y65.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X35Y55.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X35Y60.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X35Y65.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X48Y54.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X49Y54.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X30Y64.CLK                 1.254  0.071
BUFGMUX_X3Y16.O              SLICE_X30Y65.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X20Y57.CLK                 1.263  0.080
BUFGMUX_X3Y16.O              SLICE_X30Y57.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X31Y57.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X34Y61.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X38Y54.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X40Y54.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X41Y54.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X22Y55.CLK                 1.261  0.078
BUFGMUX_X3Y16.O              SLICE_X22Y56.CLK                 1.261  0.078
BUFGMUX_X3Y16.O              SLICE_X22Y57.CLK                 1.263  0.080
BUFGMUX_X3Y16.O              SLICE_X22Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X22Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X22Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X22Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X22Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X28Y65.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X30Y67.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X30Y69.CLK                 1.245  0.062
BUFGMUX_X3Y16.O              SLICE_X31Y66.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X32Y63.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X32Y64.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X32Y65.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X32Y66.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X33Y63.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X33Y66.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X28Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X28Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X21Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X23Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X23Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X25Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X25Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X27Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X27Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X27Y61.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X29Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X29Y61.CLK                 1.273  0.090

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc2/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.262ns.
--------------------------------------------------------------------------------
Slack:     -0.262ns hit
Report:    0.262ns skew fails   0.000ns timing constraint by -0.262ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y6.O               SLICE_X35Y69.AX                  1.443  0.262
BUFGMUX_X3Y6.O               SLICE_X47Y56.CLK                 1.237  0.056
BUFGMUX_X3Y6.O               SLICE_X47Y57.CLK                 1.239  0.058
BUFGMUX_X3Y6.O               SLICE_X47Y62.CLK                 1.249  0.068

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc1/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.262ns.
--------------------------------------------------------------------------------
Slack:     -0.262ns hit
Report:    0.262ns skew fails   0.000ns timing constraint by -0.262ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y8.O               SLICE_X35Y60.AX                  1.448  0.262
BUFGMUX_X3Y8.O               SLICE_X47Y48.CLK                 1.250  0.064
BUFGMUX_X3Y8.O               SLICE_X47Y49.CLK                 1.249  0.063
BUFGMUX_X3Y8.O               SLICE_X47Y53.CLK                 1.242  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6019 paths analyzed, 1454 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.155ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000014/shiftregister_49 (SLICE_X42Y26.B1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000014/prescaler_5 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_49 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.696ns (Levels of Logic = 2)
  Clock Path Skew:      -1.424ns (0.284 - 1.708)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000014/prescaler_5 to myprogrammer/_i000014/shiftregister_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.BQ      Tcko                  0.447   myprogrammer/_i000014/prescaler<7>
                                                       myprogrammer/_i000014/prescaler_5
    SLICE_X35Y14.A4      net (fanout=3)        3.880   myprogrammer/_i000014/prescaler<5>
    SLICE_X35Y14.A       Tilo                  0.259   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/_n0342_inv1
    SLICE_X42Y26.B1      net (fanout=101)      1.769   myprogrammer/_i000014/tick_n
    SLICE_X42Y26.CLK     Tas                   0.341   myprogrammer/_i000014/shiftregister<51>
                                                       myprogrammer/_i000014/Mmux__n0328381
                                                       myprogrammer/_i000014/shiftregister_49
    -------------------------------------------------  ---------------------------
    Total                                      6.696ns (1.047ns logic, 5.649ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000014/prescaler_4 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_49 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.389ns (Levels of Logic = 2)
  Clock Path Skew:      -1.424ns (0.284 - 1.708)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000014/prescaler_4 to myprogrammer/_i000014/shiftregister_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.AQ      Tcko                  0.447   myprogrammer/_i000014/prescaler<7>
                                                       myprogrammer/_i000014/prescaler_4
    SLICE_X35Y14.A5      net (fanout=3)        3.573   myprogrammer/_i000014/prescaler<4>
    SLICE_X35Y14.A       Tilo                  0.259   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/_n0342_inv1
    SLICE_X42Y26.B1      net (fanout=101)      1.769   myprogrammer/_i000014/tick_n
    SLICE_X42Y26.CLK     Tas                   0.341   myprogrammer/_i000014/shiftregister<51>
                                                       myprogrammer/_i000014/Mmux__n0328381
                                                       myprogrammer/_i000014/shiftregister_49
    -------------------------------------------------  ---------------------------
    Total                                      6.389ns (1.047ns logic, 5.342ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000014/prescaler_7 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_49 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.254ns (Levels of Logic = 3)
  Clock Path Skew:      -1.424ns (0.284 - 1.708)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000014/prescaler_7 to myprogrammer/_i000014/shiftregister_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.DQ      Tcko                  0.447   myprogrammer/_i000014/prescaler<7>
                                                       myprogrammer/_i000014/prescaler_7
    SLICE_X35Y14.B3      net (fanout=12)       2.721   myprogrammer/_i000014/prescaler<7>
    SLICE_X35Y14.B       Tilo                  0.259   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/_n0342_inv1_SW0
    SLICE_X35Y14.A3      net (fanout=1)        0.458   myprogrammer/_i000014/N4
    SLICE_X35Y14.A       Tilo                  0.259   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/_n0342_inv1
    SLICE_X42Y26.B1      net (fanout=101)      1.769   myprogrammer/_i000014/tick_n
    SLICE_X42Y26.CLK     Tas                   0.341   myprogrammer/_i000014/shiftregister<51>
                                                       myprogrammer/_i000014/Mmux__n0328381
                                                       myprogrammer/_i000014/shiftregister_49
    -------------------------------------------------  ---------------------------
    Total                                      6.254ns (1.306ns logic, 4.948ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000014/shiftregister_44 (SLICE_X42Y24.A1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000014/prescaler_5 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.743ns (Levels of Logic = 2)
  Clock Path Skew:      -1.213ns (0.276 - 1.489)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000014/prescaler_5 to myprogrammer/_i000014/shiftregister_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.BQ      Tcko                  0.447   myprogrammer/_i000014/prescaler<7>
                                                       myprogrammer/_i000014/prescaler_5
    SLICE_X35Y14.A4      net (fanout=3)        3.880   myprogrammer/_i000014/prescaler<5>
    SLICE_X35Y14.A       Tilo                  0.259   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/_n0342_inv1
    SLICE_X42Y24.A1      net (fanout=101)      1.816   myprogrammer/_i000014/tick_n
    SLICE_X42Y24.CLK     Tas                   0.341   myprogrammer/_i000014/shiftregister<47>
                                                       myprogrammer/_i000014/Mmux__n0328431
                                                       myprogrammer/_i000014/shiftregister_44
    -------------------------------------------------  ---------------------------
    Total                                      6.743ns (1.047ns logic, 5.696ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000014/prescaler_4 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 2)
  Clock Path Skew:      -1.213ns (0.276 - 1.489)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000014/prescaler_4 to myprogrammer/_i000014/shiftregister_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.AQ      Tcko                  0.447   myprogrammer/_i000014/prescaler<7>
                                                       myprogrammer/_i000014/prescaler_4
    SLICE_X35Y14.A5      net (fanout=3)        3.573   myprogrammer/_i000014/prescaler<4>
    SLICE_X35Y14.A       Tilo                  0.259   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/_n0342_inv1
    SLICE_X42Y24.A1      net (fanout=101)      1.816   myprogrammer/_i000014/tick_n
    SLICE_X42Y24.CLK     Tas                   0.341   myprogrammer/_i000014/shiftregister<47>
                                                       myprogrammer/_i000014/Mmux__n0328431
                                                       myprogrammer/_i000014/shiftregister_44
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (1.047ns logic, 5.389ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000014/prescaler_7 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.301ns (Levels of Logic = 3)
  Clock Path Skew:      -1.213ns (0.276 - 1.489)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000014/prescaler_7 to myprogrammer/_i000014/shiftregister_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.DQ      Tcko                  0.447   myprogrammer/_i000014/prescaler<7>
                                                       myprogrammer/_i000014/prescaler_7
    SLICE_X35Y14.B3      net (fanout=12)       2.721   myprogrammer/_i000014/prescaler<7>
    SLICE_X35Y14.B       Tilo                  0.259   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/_n0342_inv1_SW0
    SLICE_X35Y14.A3      net (fanout=1)        0.458   myprogrammer/_i000014/N4
    SLICE_X35Y14.A       Tilo                  0.259   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/_n0342_inv1
    SLICE_X42Y24.A1      net (fanout=101)      1.816   myprogrammer/_i000014/tick_n
    SLICE_X42Y24.CLK     Tas                   0.341   myprogrammer/_i000014/shiftregister<47>
                                                       myprogrammer/_i000014/Mmux__n0328431
                                                       myprogrammer/_i000014/shiftregister_44
    -------------------------------------------------  ---------------------------
    Total                                      6.301ns (1.306ns logic, 4.995ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000014/shiftregister_48 (SLICE_X42Y26.A4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000014/prescaler_5 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_48 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.483ns (Levels of Logic = 2)
  Clock Path Skew:      -1.424ns (0.284 - 1.708)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000014/prescaler_5 to myprogrammer/_i000014/shiftregister_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.BQ      Tcko                  0.447   myprogrammer/_i000014/prescaler<7>
                                                       myprogrammer/_i000014/prescaler_5
    SLICE_X35Y14.A4      net (fanout=3)        3.880   myprogrammer/_i000014/prescaler<5>
    SLICE_X35Y14.A       Tilo                  0.259   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/_n0342_inv1
    SLICE_X42Y26.A4      net (fanout=101)      1.556   myprogrammer/_i000014/tick_n
    SLICE_X42Y26.CLK     Tas                   0.341   myprogrammer/_i000014/shiftregister<51>
                                                       myprogrammer/_i000014/Mmux__n0328391
                                                       myprogrammer/_i000014/shiftregister_48
    -------------------------------------------------  ---------------------------
    Total                                      6.483ns (1.047ns logic, 5.436ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000014/prescaler_4 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_48 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.176ns (Levels of Logic = 2)
  Clock Path Skew:      -1.424ns (0.284 - 1.708)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000014/prescaler_4 to myprogrammer/_i000014/shiftregister_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.AQ      Tcko                  0.447   myprogrammer/_i000014/prescaler<7>
                                                       myprogrammer/_i000014/prescaler_4
    SLICE_X35Y14.A5      net (fanout=3)        3.573   myprogrammer/_i000014/prescaler<4>
    SLICE_X35Y14.A       Tilo                  0.259   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/_n0342_inv1
    SLICE_X42Y26.A4      net (fanout=101)      1.556   myprogrammer/_i000014/tick_n
    SLICE_X42Y26.CLK     Tas                   0.341   myprogrammer/_i000014/shiftregister<51>
                                                       myprogrammer/_i000014/Mmux__n0328391
                                                       myprogrammer/_i000014/shiftregister_48
    -------------------------------------------------  ---------------------------
    Total                                      6.176ns (1.047ns logic, 5.129ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000014/prescaler_7 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_48 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.041ns (Levels of Logic = 3)
  Clock Path Skew:      -1.424ns (0.284 - 1.708)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000014/prescaler_7 to myprogrammer/_i000014/shiftregister_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.DQ      Tcko                  0.447   myprogrammer/_i000014/prescaler<7>
                                                       myprogrammer/_i000014/prescaler_7
    SLICE_X35Y14.B3      net (fanout=12)       2.721   myprogrammer/_i000014/prescaler<7>
    SLICE_X35Y14.B       Tilo                  0.259   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/_n0342_inv1_SW0
    SLICE_X35Y14.A3      net (fanout=1)        0.458   myprogrammer/_i000014/N4
    SLICE_X35Y14.A       Tilo                  0.259   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/_n0342_inv1
    SLICE_X42Y26.A4      net (fanout=101)      1.556   myprogrammer/_i000014/tick_n
    SLICE_X42Y26.CLK     Tas                   0.341   myprogrammer/_i000014/shiftregister<51>
                                                       myprogrammer/_i000014/Mmux__n0328391
                                                       myprogrammer/_i000014/shiftregister_48
    -------------------------------------------------  ---------------------------
    Total                                      6.041ns (1.306ns logic, 4.735ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet (SLICE_X50Y10.B6), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 2)
  Clock Path Skew:      0.810ns (0.810 - 0.000)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y13.BQ      Tcko                  0.198   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2
    SLICE_X50Y10.C2      net (fanout=9)        0.466   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2
    SLICE_X50Y10.CMUX    Tilo                  0.183   myprogrammer/UCOMM/u_i2cSlave/clearStartStopDet
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet_rstpot_SW0
    SLICE_X50Y10.B6      net (fanout=1)        0.020   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/N24
    SLICE_X50Y10.CLK     Tah         (-Th)    -0.190   myprogrammer/UCOMM/u_i2cSlave/clearStartStopDet
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet_rstpot
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.571ns logic, 0.486ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.593ns (Levels of Logic = 2)
  Clock Path Skew:      0.810ns (0.810 - 0.000)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y13.AQ      Tcko                  0.198   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1
    SLICE_X50Y10.C4      net (fanout=9)        1.002   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1
    SLICE_X50Y10.CMUX    Tilo                  0.183   myprogrammer/UCOMM/u_i2cSlave/clearStartStopDet
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet_rstpot_SW0
    SLICE_X50Y10.B6      net (fanout=1)        0.020   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/N24
    SLICE_X50Y10.CLK     Tah         (-Th)    -0.190   myprogrammer/UCOMM/u_i2cSlave/clearStartStopDet
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet_rstpot
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (0.571ns logic, 1.022ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 2)
  Clock Path Skew:      0.271ns (0.271 - 0.000)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y10.DQ      Tcko                  0.198   myprogrammer/UCOMM/u_i2cSlave/sclDelayed<9>
                                                       myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9
    SLICE_X50Y10.C1      net (fanout=15)       0.520   myprogrammer/UCOMM/u_i2cSlave/sclDelayed<9>
    SLICE_X50Y10.CMUX    Tilo                  0.183   myprogrammer/UCOMM/u_i2cSlave/clearStartStopDet
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet_rstpot_SW0
    SLICE_X50Y10.B6      net (fanout=1)        0.020   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/N24
    SLICE_X50Y10.CLK     Tah         (-Th)    -0.190   myprogrammer/UCOMM/u_i2cSlave/clearStartStopDet
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet_rstpot
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/clearStartStopDet
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.571ns logic, 0.540ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point clocks/clkdiv/d28 (SLICE_X57Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/clkdiv/cnt_27 (FF)
  Destination:          clocks/clkdiv/d28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 0)
  Clock Path Skew:      0.340ns (0.440 - 0.100)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/clkdiv/cnt_27 to clocks/clkdiv/d28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y43.DQ      Tcko                  0.234   clocks/clkdiv/cnt<27>
                                                       clocks/clkdiv/cnt_27
    SLICE_X57Y40.AX      net (fanout=2)        0.309   clocks/clkdiv/cnt<27>
    SLICE_X57Y40.CLK     Tckdi       (-Th)    -0.059   leds_0_OBUF
                                                       clocks/clkdiv/d28
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.293ns logic, 0.309ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000014/shiftregister_89 (SLICE_X38Y17.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg2_3 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_89 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.339ns (1.440 - 1.101)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg2_3 to myprogrammer/_i000014/shiftregister_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y17.DQ      Tcko                  0.198   myprogrammer/myReg2<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg2_3
    SLICE_X38Y17.B4      net (fanout=2)        0.224   myprogrammer/myReg2<3>
    SLICE_X38Y17.CLK     Tah         (-Th)    -0.197   myprogrammer/_i000014/shiftregister<91>
                                                       myprogrammer/_i000014/Mmux__n0328441
                                                       myprogrammer/_i000014/shiftregister_89
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.395ns logic, 0.224ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X5Y90.BX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.628ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      11.152ns (Levels of Logic = 5)
  Clock Path Skew:      -0.165ns (2.111 - 2.276)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y43.AMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X19Y42.D1      net (fanout=2)        1.041   slaves/ipbr[0]_ipb_ack
    SLICE_X19Y42.D       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X19Y42.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X19Y42.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X30Y44.C5      net (fanout=8)        1.214   ipb_master_in_ipb_ack
    SLICE_X30Y44.C       Tilo                  0.204   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X30Y44.D5      net (fanout=1)        0.195   ipbus/trans/sm/tx_we1
    SLICE_X30Y44.D       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X42Y45.D2      net (fanout=4)        1.323   ipbus/trans/tx_we
    SLICE_X42Y45.D       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X5Y90.BX       net (fanout=65)       5.607   ipbus/trans_out_we
    SLICE_X5Y90.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     11.152ns (1.654ns logic, 9.498ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.480ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.999ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (2.111 - 2.281)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.BQ      Tcko                  0.447   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X19Y42.C2      net (fanout=2)        1.279   slaves/ipbr[6]_ipb_ack
    SLICE_X19Y42.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X30Y44.C5      net (fanout=8)        1.214   ipb_master_in_ipb_ack
    SLICE_X30Y44.C       Tilo                  0.204   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X30Y44.D5      net (fanout=1)        0.195   ipbus/trans/sm/tx_we1
    SLICE_X30Y44.D       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X42Y45.D2      net (fanout=4)        1.323   ipbus/trans/tx_we
    SLICE_X42Y45.D       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X5Y90.BX       net (fanout=65)       5.607   ipbus/trans_out_we
    SLICE_X5Y90.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.999ns (1.381ns logic, 9.618ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.212ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave4/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.728ns (Levels of Logic = 4)
  Clock Path Skew:      -0.173ns (2.111 - 2.284)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave4/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y46.AMUX    Tshcko                0.488   slaves/slave4/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave4/ack
    SLICE_X19Y42.C3      net (fanout=2)        0.967   slaves/ipbr[4]_ipb_ack
    SLICE_X19Y42.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X30Y44.C5      net (fanout=8)        1.214   ipb_master_in_ipb_ack
    SLICE_X30Y44.C       Tilo                  0.204   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X30Y44.D5      net (fanout=1)        0.195   ipbus/trans/sm/tx_we1
    SLICE_X30Y44.D       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X42Y45.D2      net (fanout=4)        1.323   ipbus/trans/tx_we
    SLICE_X42Y45.D       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X5Y90.BX       net (fanout=65)       5.607   ipbus/trans_out_we
    SLICE_X5Y90.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.728ns (1.422ns logic, 9.306ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X51Y36.AX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.788ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB4 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      4.319ns (Levels of Logic = 2)
  Clock Path Skew:      -0.158ns (2.091 - 2.249)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB4 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y41.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB4
    SLICE_X39Y43.A2      net (fanout=1)        1.042   ipbus/trans/iface/state_FSM_FFd1_BRB4
    SLICE_X39Y43.A       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X39Y43.B4      net (fanout=71)       0.548   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X39Y43.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X51Y36.AX      net (fanout=10)       1.757   ipbus/pkt_tx
    SLICE_X51Y36.CLK     Tdick                 0.063   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (0.972ns logic, 3.347ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.621ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      4.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (2.091 - 2.257)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X39Y42.B2      net (fanout=1)        0.661   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X39Y42.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X39Y43.B1      net (fanout=72)       0.754   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X39Y43.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X51Y36.AX      net (fanout=10)       1.757   ipbus/pkt_tx
    SLICE_X51Y36.CLK     Tdick                 0.063   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (0.972ns logic, 3.172ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.545ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      4.068ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (2.091 - 2.257)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.BMUX    Tshcko                0.461   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X39Y42.B6      net (fanout=1)        0.515   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X39Y42.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X39Y43.B1      net (fanout=72)       0.754   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X39Y43.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X51Y36.AX      net (fanout=10)       1.757   ipbus/pkt_tx
    SLICE_X51Y36.CLK     Tdick                 0.063   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.068ns (1.042ns logic, 3.026ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_rx/d_sync (SLICE_X47Y45.AX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.761ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.288ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (2.095 - 2.257)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X39Y42.B2      net (fanout=1)        0.661   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X39Y42.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X42Y45.C2      net (fanout=72)       2.125   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X42Y45.C       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X47Y45.AX      net (fanout=1)        0.584   ipbus/pkt_rx
    SLICE_X47Y45.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (0.918ns logic, 3.370ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.685ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.212ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (2.095 - 2.257)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.BMUX    Tshcko                0.461   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X39Y42.B6      net (fanout=1)        0.515   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X39Y42.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X42Y45.C2      net (fanout=72)       2.125   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X42Y45.C       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X47Y45.AX      net (fanout=1)        0.584   ipbus/pkt_rx
    SLICE_X47Y45.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (0.988ns logic, 3.224ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.610ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.140ns (Levels of Logic = 2)
  Clock Path Skew:      -0.159ns (2.095 - 2.254)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y42.CQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X39Y42.B4      net (fanout=1)        0.513   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X39Y42.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X42Y45.C2      net (fanout=72)       2.125   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X42Y45.C       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X47Y45.AX      net (fanout=1)        0.584   ipbus/pkt_rx
    SLICE_X47Y45.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (0.918ns logic, 3.222ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X8Y78.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.311ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.683ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.168 - 1.107)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y78.CQ      Tcko                  0.234   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X8Y78.AX       net (fanout=1)        0.401   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X8Y78.CLK      Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.282ns logic, 0.401ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X41Y49.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.376ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.749ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.149 - 1.087)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y48.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X41Y49.AX      net (fanout=1)        0.492   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X41Y49.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.257ns logic, 0.492ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (SLICE_X37Y70.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.471ns (datapath - clock path skew - uncertainty)
  Source:               clocks/rst_ipb (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (FF)
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (1.140 - 1.086)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: clocks/rst_ipb to ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y61.AQ      Tcko                  0.234   rst_ipb
                                                       clocks/rst_ipb
    SLICE_X37Y70.AX      net (fanout=55)       0.543   rst_ipb
    SLICE_X37Y70.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rst_ipb_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.293ns logic, 0.543ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X3Y32.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     10.476ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_5 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      9.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.186ns (2.121 - 2.307)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_5 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y65.BQ      Tcko                  0.447   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_5
    SLICE_X30Y59.A1      net (fanout=3)        2.810   ipbus/my_ip_addr_udp<5>
    SLICE_X30Y59.AMUX    Tilo                  0.261   ipbus/trans/cfg_dout<30>
                                                       ipbus/trans/cfg/dout<5><5>1
    SLICE_X28Y49.A2      net (fanout=1)        1.653   ipbus/trans/cfg_dout<5>
    SLICE_X28Y49.A       Tilo                  0.205   ipbus/trans/sm/rmw_result<25>
                                                       ipbus/trans/sm/mux101171
    SLICE_X29Y42.D4      net (fanout=1)        1.073   ipbus/trans/tx_data<5>
    SLICE_X29Y42.D       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata281
    RAMB16_X3Y32.DIA1    net (fanout=1)        2.971   ipbus/trans_out_wdata<5>
    RAMB16_X3Y32.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      9.979ns (1.472ns logic, 8.507ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram13 (RAMB16_X3Y36.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     10.001ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_24 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram13 (RAM)
  Data Path Delay:      9.496ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (2.112 - 2.306)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_24 to ipbus/udp_if/ipbus_tx_ram/Mram_ram13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.AQ      Tcko                  0.408   ipbus/my_ip_addr_udp<27>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_24
    SLICE_X31Y53.A4      net (fanout=4)        3.467   ipbus/my_ip_addr_udp<24>
    SLICE_X31Y53.AMUX    Tilo                  0.313   ipbus/trans/cfg_dout<23>
                                                       ipbus/trans/cfg/dout<24><24>1
    SLICE_X33Y51.A2      net (fanout=1)        0.853   ipbus/trans/cfg_dout<24>
    SLICE_X33Y51.A       Tilo                  0.259   ipbus/trans/sm/hdr<27>
                                                       ipbus/trans/sm/mux10161
    SLICE_X46Y46.B1      net (fanout=1)        1.528   ipbus/trans/tx_data<24>
    SLICE_X46Y46.B       Tilo                  0.205   ipbus/trans/iface/hlen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata171
    RAMB16_X3Y36.DIA0    net (fanout=1)        2.163   ipbus/trans_out_wdata<24>
    RAMB16_X3Y36.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram13
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram13
    -------------------------------------------------  ---------------------------
    Total                                      9.496ns (1.485ns logic, 8.011ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB16_X3Y38.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.705ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      9.206ns (Levels of Logic = 3)
  Clock Path Skew:      -0.188ns (2.120 - 2.308)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y64.AQ      Tcko                  0.391   ipbus/my_ip_addr_udp<11>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_8
    SLICE_X28Y57.B2      net (fanout=4)        2.116   ipbus/my_ip_addr_udp<8>
    SLICE_X28Y57.BMUX    Tilo                  0.251   ipbus/trans/cfg_dout<6>
                                                       ipbus/trans/cfg/dout<8><8>1
    SLICE_X35Y47.C1      net (fanout=1)        1.642   ipbus/trans/cfg_dout<8>
    SLICE_X35Y47.C       Tilo                  0.259   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/mux101201
    SLICE_X47Y43.B3      net (fanout=1)        1.233   ipbus/trans/tx_data<8>
    SLICE_X47Y43.B       Tilo                  0.259   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata311
    RAMB16_X3Y38.DIA0    net (fanout=1)        2.755   ipbus/trans_out_wdata<8>
    RAMB16_X3Y38.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                      9.206ns (1.460ns logic, 7.746ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (SLICE_X39Y36.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.109ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_3 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (FF)
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.119 - 1.058)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_3 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y36.CQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_3
    SLICE_X39Y36.DX      net (fanout=7)        0.224   ipbus/udp_if/rx_read_buffer_125<3>
    SLICE_X39Y36.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.257ns logic, 0.224ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X37Y37.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.176ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.548ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.116 - 1.055)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y37.DQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X37Y37.BX      net (fanout=2)        0.289   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X37Y37.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.259ns logic, 0.289ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (SLICE_X39Y36.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.219ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (FF)
  Data Path Delay:      0.591ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.119 - 1.058)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_2 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y36.CMUX    Tshcko                0.244   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_2
    SLICE_X39Y36.CX      net (fanout=8)        0.288   ipbus/udp_if/rx_read_buffer_125<2>
    SLICE_X39Y36.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.303ns logic, 0.288ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.779ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27 (SLICE_X58Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.731ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.236 - 0.249)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y122.AQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X29Y118.A4     net (fanout=22)       1.108   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X29Y118.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X58Y122.SR     net (fanout=19)       3.518   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X58Y122.CLK    Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<27>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27
    -------------------------------------------------  ---------------------------
    Total                                      5.731ns (1.105ns logic, 4.626ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.236 - 0.252)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y116.BQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X29Y118.A6     net (fanout=17)       0.906   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X29Y118.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X58Y122.SR     net (fanout=19)       3.518   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X58Y122.CLK    Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<27>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (1.161ns logic, 4.424ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6 (SLICE_X59Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.722ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.236 - 0.249)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y122.AQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X29Y118.A4     net (fanout=22)       1.108   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X29Y118.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X59Y122.SR     net (fanout=19)       3.518   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X59Y122.CLK    Tsrck                 0.446   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<6>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (1.096ns logic, 4.626ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.576ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.236 - 0.252)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y116.BQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X29Y118.A6     net (fanout=17)       0.906   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X29Y118.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X59Y122.SR     net (fanout=19)       3.518   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X59Y122.CLK    Tsrck                 0.446   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<6>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6
    -------------------------------------------------  ---------------------------
    Total                                      5.576ns (1.152ns logic, 4.424ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5 (SLICE_X59Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.678ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.236 - 0.249)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y122.AQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X29Y118.A4     net (fanout=22)       1.108   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X29Y118.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X59Y122.SR     net (fanout=19)       3.518   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X59Y122.CLK    Tsrck                 0.402   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<6>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5
    -------------------------------------------------  ---------------------------
    Total                                      5.678ns (1.052ns logic, 4.626ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.532ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.236 - 0.252)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y116.BQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X29Y118.A6     net (fanout=17)       0.906   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X29Y118.A      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X59Y122.SR     net (fanout=19)       3.518   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X59Y122.CLK    Tsrck                 0.402   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<6>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (1.108ns logic, 4.424ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1 (SLICE_X39Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y111.BQ     Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X39Y110.SR     net (fanout=58)       0.152   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X39Y110.CLK    Tcksr       (-Th)     0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.103ns logic, 0.152ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2 (SLICE_X39Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.258ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y111.BQ     Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X39Y110.SR     net (fanout=58)       0.152   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X39Y110.CLK    Tcksr       (-Th)     0.128   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
    -------------------------------------------------  ---------------------------
    Total                                      0.258ns (0.106ns logic, 0.152ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2 (SLICE_X39Y111.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y111.BQ     Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X39Y111.SR     net (fanout=58)       0.192   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X39Y111.CLK    Tcksr       (-Th)     0.138   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.096ns logic, 0.192ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X52Y96.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X52Y96.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit2" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors)
 Maximum delay is   1.291ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y53.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.AQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y53.A4      net (fanout=1)        0.656   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y53.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.635ns logic, 0.656ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y53.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X47Y53.B3      net (fanout=1)        0.460   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X47Y53.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.635ns logic, 0.460ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y53.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.CQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y53.C3      net (fanout=1)        0.451   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y53.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.635ns logic, 0.451ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y53.BX      net (fanout=3)        0.202   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y53.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.257ns logic, 0.202ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y53.AX      net (fanout=4)        0.207   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y53.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.257ns logic, 0.207ns route)
                                                       (55.4% logic, 44.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.BMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X47Y53.CX      net (fanout=3)        0.204   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X47Y53.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.303ns logic, 0.204ns route)
                                                       (59.8% logic, 40.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors)
 Maximum delay is   1.291ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y62.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X47Y62.A4      net (fanout=1)        0.656   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X47Y62.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.635ns logic, 0.656ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y62.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    SLICE_X47Y62.B3      net (fanout=1)        0.460   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>
    SLICE_X47Y62.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.635ns logic, 0.460ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y62.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.CQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X47Y62.C3      net (fanout=1)        0.451   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X47Y62.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.635ns logic, 0.451ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y62.BX      net (fanout=3)        0.202   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.257ns logic, 0.202ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X47Y62.AX      net (fanout=4)        0.207   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X47Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.259ns logic, 0.207ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BMUX    Tshcko                0.244   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X47Y62.CX      net (fanout=3)        0.204   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X47Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.303ns logic, 0.204ns route)
                                                       (59.8% logic, 40.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.441ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (SLICE_X48Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.765ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2
    SLICE_X48Y54.CX      net (fanout=1)        0.964   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<2>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.477ns logic, 0.964ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X48Y54.DX      net (fanout=1)        0.916   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.477ns logic, 0.916ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_syn (SLICE_X34Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_syn0 to slaves/TDCchannels/dc1/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y60.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X34Y60.AX      net (fanout=1)        0.854   slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X34Y60.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.331ns (0.477ns logic, 0.854ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    SLICE_X48Y54.B5      net (fanout=1)        0.192   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.329ns logic, 0.192ns route)
                                                       (63.1% logic, 36.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X48Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    SLICE_X48Y54.C5      net (fanout=1)        0.192   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
    SLICE_X48Y54.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.329ns logic, 0.192ns route)
                                                       (63.1% logic, 36.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    SLICE_X49Y54.AX      net (fanout=1)        0.291   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<0>
    SLICE_X49Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.303ns logic, 0.291ns route)
                                                       (51.0% logic, 49.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.489ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (SLICE_X48Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.CQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3
    SLICE_X48Y62.DX      net (fanout=1)        1.012   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
    SLICE_X48Y62.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.477ns logic, 1.012ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2 (SLICE_X48Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 9.765ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2
    SLICE_X48Y62.CX      net (fanout=1)        0.964   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<2>
    SLICE_X48Y62.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.477ns logic, 0.964ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X30Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_syn0 to slaves/TDCchannels/dc2/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X30Y62.AX      net (fanout=1)        0.913   slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X30Y62.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.477ns logic, 0.913ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0 (SLICE_X49Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    SLICE_X49Y62.AX      net (fanout=1)        0.334   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<0>
    SLICE_X49Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.257ns logic, 0.334ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (SLICE_X49Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    SLICE_X49Y62.BX      net (fanout=1)        0.335   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<1>
    SLICE_X49Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.257ns logic, 0.335ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2 (SLICE_X49Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.CQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    SLICE_X49Y62.CX      net (fanout=1)        0.337   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
    SLICE_X49Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.257ns logic, 0.337ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 66 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.971ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave3/ipbus_out_ipb_rdata_0 (SLICE_X16Y51.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/ramManager/handshakeFPGA (FF)
  Destination:          slaves/slave3/ipbus_out_ipb_rdata_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.971ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/ramManager/handshakeFPGA to slaves/slave3/ipbus_out_ipb_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y53.CMUX    Tshcko                0.455   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/handshakeFPGA
    SLICE_X16Y51.A3      net (fanout=4)        1.175   handshakeleds_0_OBUF
    SLICE_X16Y51.CLK     Tas                   0.341   slaves/ipbr[3]_ipb_rdata<6>
                                                       slaves/slave3/mux1101
                                                       slaves/slave3/ipbus_out_ipb_rdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.796ns logic, 1.175ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_31 (SLICE_X27Y56.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_31 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_31 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.959ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_31 to slaves/slave4/ipbus_out_ipb_rdata_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y63.DQ      Tcko                  0.447   slaves/hitcount2<31>
                                                       slaves/TDCchannels/dc2/hitCount_31
    SLICE_X27Y56.D3      net (fanout=4)        1.190   slaves/hitcount2<31>
    SLICE_X27Y56.CLK     Tas                   0.322   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux2411
                                                       slaves/slave4/ipbus_out_ipb_rdata_31
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (0.769ns logic, 1.190ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_31 (SLICE_X18Y56.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_31 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_31 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_31 to slaves/slave2/ipbus_out_ipb_rdata_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.DQ      Tcko                  0.447   slaves/hitcount1<31>
                                                       slaves/TDCchannels/dc1/hitCount_31
    SLICE_X18Y56.D5      net (fanout=4)        1.212   slaves/hitcount1<31>
    SLICE_X18Y56.CLK     Tas                   0.289   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux2411
                                                       slaves/slave2/ipbus_out_ipb_rdata_31
    -------------------------------------------------  ---------------------------
    Total                                      1.948ns (0.736ns logic, 1.212ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_5 (SLICE_X27Y55.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_5 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_5 to slaves/slave4/ipbus_out_ipb_rdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.BQ      Tcko                  0.234   slaves/hitcount2<7>
                                                       slaves/TDCchannels/dc2/hitCount_5
    SLICE_X27Y55.C5      net (fanout=4)        0.202   slaves/hitcount2<5>
    SLICE_X27Y55.CLK     Tah         (-Th)    -0.155   slaves/ipbr[4]_ipb_rdata<6>
                                                       slaves/slave4/mux2711
                                                       slaves/slave4/ipbus_out_ipb_rdata_5
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.389ns logic, 0.202ns route)
                                                       (65.8% logic, 34.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_5 (SLICE_X19Y56.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_5 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_5 to slaves/slave2/ipbus_out_ipb_rdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y56.BQ      Tcko                  0.234   slaves/hitcount1<7>
                                                       slaves/TDCchannels/dc1/hitCount_5
    SLICE_X19Y56.C5      net (fanout=4)        0.212   slaves/hitcount1<5>
    SLICE_X19Y56.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux2711
                                                       slaves/slave2/ipbus_out_ipb_rdata_5
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.389ns logic, 0.212ns route)
                                                       (64.7% logic, 35.3% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_6 (SLICE_X27Y55.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_6 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_6 to slaves/slave4/ipbus_out_ipb_rdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.CQ      Tcko                  0.234   slaves/hitcount2<7>
                                                       slaves/TDCchannels/dc2/hitCount_6
    SLICE_X27Y55.D5      net (fanout=4)        0.204   slaves/hitcount2<6>
    SLICE_X27Y55.CLK     Tah         (-Th)    -0.215   slaves/ipbr[4]_ipb_rdata<6>
                                                       slaves/slave4/mux2811
                                                       slaves/slave4/ipbus_out_ipb_rdata_6
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.449ns logic, 0.204ns route)
                                                       (68.8% logic, 31.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.729ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X28Y53.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.729ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.AQ      Tcko                  0.408   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X28Y53.A3      net (fanout=2)        0.980   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X28Y53.CLK     Tas                   0.341   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.729ns (0.749ns logic, 0.980ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X20Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.253ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y52.AQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X20Y57.A6      net (fanout=2)        0.521   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X20Y57.CLK     Tas                   0.341   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.732ns logic, 0.521ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X20Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y52.AQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X20Y57.A6      net (fanout=2)        0.253   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X20Y57.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.388ns logic, 0.253ns route)
                                                       (60.5% logic, 39.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X28Y53.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.AQ      Tcko                  0.200   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X28Y53.A3      net (fanout=2)        0.564   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X28Y53.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.390ns logic, 0.564ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47475 paths analyzed, 15295 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.878ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_86 (SLICE_X0Y123.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/data_block.data_buffer_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.492 - 0.510)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/data_block.data_buffer_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y66.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X0Y123.D4      net (fanout=609)      6.960   rst_125
    SLICE_X0Y123.CLK     Tas                   0.341   ipbus/udp_if/RARP_block/data_block.data_buffer<86>
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT<78>1
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer_86
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (0.749ns logic, 6.960ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_60 (SLICE_X0Y120.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/data_block.data_buffer_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.485 - 0.510)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/data_block.data_buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y66.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X0Y120.A1      net (fanout=609)      6.930   rst_125
    SLICE_X0Y120.CLK     Tas                   0.341   ipbus/udp_if/RARP_block/data_block.data_buffer<66>
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT<52>1
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      7.679ns (0.749ns logic, 6.930ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_80 (SLICE_X0Y123.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/data_block.data_buffer_80 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.671ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.492 - 0.510)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/data_block.data_buffer_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y66.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X0Y123.B5      net (fanout=609)      6.922   rst_125
    SLICE_X0Y123.CLK     Tas                   0.341   ipbus/udp_if/RARP_block/data_block.data_buffer<86>
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT<72>1
                                                       ipbus/udp_if/RARP_block/data_block.data_buffer_80
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (0.749ns logic, 6.922ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram/Mram_ram1 (RAMB16_X3Y44.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/rx_ram_mux/addra_9 (FF)
  Destination:          ipbus/udp_if/internal_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.066 - 0.062)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_mux/addra_9 to ipbus/udp_if/internal_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y89.DQ      Tcko                  0.234   ipbus/udp_if/addra<9>
                                                       ipbus/udp_if/rx_ram_mux/addra_9
    RAMB16_X3Y44.ADDRA11 net (fanout=2)        0.166   ipbus/udp_if/addra<9>
    RAMB16_X3Y44.CLKA    Trckc_ADDRA (-Th)     0.066   ipbus/udp_if/internal_ram/Mram_ram1
                                                       ipbus/udp_if/internal_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.168ns logic, 0.166ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram/Mram_ram2 (RAMB16_X3Y42.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/rx_ram_mux/dia_4 (FF)
  Destination:          ipbus/udp_if/internal_ram/Mram_ram2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.069 - 0.068)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_mux/dia_4 to ipbus/udp_if/internal_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.AQ      Tcko                  0.234   ipbus/udp_if/dia<7>
                                                       ipbus/udp_if/rx_ram_mux/dia_4
    RAMB16_X3Y42.DIA0    net (fanout=1)        0.157   ipbus/udp_if/dia<4>
    RAMB16_X3Y42.CLKA    Trckd_DIA   (-Th)     0.053   ipbus/udp_if/internal_ram/Mram_ram2
                                                       ipbus/udp_if/internal_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.181ns logic, 0.157ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2 (SLICE_X41Y105.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.034 - 0.039)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y108.BQ     Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X41Y105.SR     net (fanout=95)       0.294   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X41Y105.CLK    Tcksr       (-Th)     0.139   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.061ns logic, 0.294ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X3Y30.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X2Y32.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30921 paths analyzed, 3549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.540ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB16_X2Y36.DIA0), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.568 - 0.606)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X16Y52.A5      net (fanout=101)      2.173   ipb_master_out_ipb_addr<9>
    SLICE_X16Y52.A       Tilo                  0.205   slaves/fabric/Mmux_ipb_out_ipb_rdata1
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata110
    SLICE_X30Y48.CX      net (fanout=1)        1.570   slaves/fabric/Mmux_ipb_out_ipb_rdata1
    SLICE_X30Y48.CMUX    Tcxc                  0.164   ipb_master_in_ipb_rdata<0>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata112
    SLICE_X31Y41.A5      net (fanout=2)        1.890   ipb_master_in_ipb_rdata<0>
    SLICE_X31Y41.A       Tilo                  0.259   ipbus/trans/tx_data<0>
                                                       ipbus/trans/sm/mux321
    SLICE_X43Y41.B2      net (fanout=1)        1.280   ipbus/trans/tx_data<0>
    SLICE_X43Y41.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/Mmux_trans_out_wdata12
    RAMB16_X2Y36.DIA0    net (fanout=1)        2.920   ipbus/trans_out_wdata<0>
    RAMB16_X2Y36.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     11.467ns (1.634ns logic, 9.833ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.266ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.568 - 0.606)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X16Y52.A6      net (fanout=101)      1.972   ipb_master_out_ipb_addr<8>
    SLICE_X16Y52.A       Tilo                  0.205   slaves/fabric/Mmux_ipb_out_ipb_rdata1
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata110
    SLICE_X30Y48.CX      net (fanout=1)        1.570   slaves/fabric/Mmux_ipb_out_ipb_rdata1
    SLICE_X30Y48.CMUX    Tcxc                  0.164   ipb_master_in_ipb_rdata<0>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata112
    SLICE_X31Y41.A5      net (fanout=2)        1.890   ipb_master_in_ipb_rdata<0>
    SLICE_X31Y41.A       Tilo                  0.259   ipbus/trans/tx_data<0>
                                                       ipbus/trans/sm/mux321
    SLICE_X43Y41.B2      net (fanout=1)        1.280   ipbus/trans/tx_data<0>
    SLICE_X43Y41.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/Mmux_trans_out_wdata12
    RAMB16_X2Y36.DIA0    net (fanout=1)        2.920   ipbus/trans_out_wdata<0>
    RAMB16_X2Y36.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     11.266ns (1.634ns logic, 9.632ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM1/Mram_ram (RAM)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.568 - 0.600)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM1/Mram_ram to ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOB0    Trcko_DOB             1.850   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    SLICE_X30Y48.D2      net (fanout=2)        1.445   slaves/ipbr[5]_ipb_rdata<0>
    SLICE_X30Y48.CMUX    Topdc                 0.368   ipb_master_in_ipb_rdata<0>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata112_F
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata112
    SLICE_X31Y41.A5      net (fanout=2)        1.890   ipb_master_in_ipb_rdata<0>
    SLICE_X31Y41.A       Tilo                  0.259   ipbus/trans/tx_data<0>
                                                       ipbus/trans/sm/mux321
    SLICE_X43Y41.B2      net (fanout=1)        1.280   ipbus/trans/tx_data<0>
    SLICE_X43Y41.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/Mmux_trans_out_wdata12
    RAMB16_X2Y36.DIA0    net (fanout=1)        2.920   ipbus/trans_out_wdata<0>
    RAMB16_X2Y36.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     10.571ns (3.036ns logic, 7.535ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIB13), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/ipbus_rx_ram/Mram_ram23 (RAM)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.828ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.478 - 0.473)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/ipbus_rx_ram/Mram_ram23 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y20.DOB1    Trcko_DOB             1.850   ipbus/udp_if/ipbus_rx_ram/Mram_ram23
                                                       ipbus/udp_if/ipbus_rx_ram/Mram_ram23
    SLICE_X43Y43.C4      net (fanout=2)        1.376   ipbus/trans_in_udp_rdata<13>
    SLICE_X43Y43.C       Tilo                  0.259   ipbus/trans/iface/blen<13>
                                                       ipbus/trans/iface/Mmux_rxd51
    SLICE_X27Y36.C2      net (fanout=7)        2.820   ipbus/trans/rx_data<13>
    SLICE_X27Y36.C       Tilo                  0.259   ipbus/trans/sm/rmw_result_0_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata51
    RAMB16_X2Y26.DIB13   net (fanout=7)        3.964   ipb_master_out_ipb_wdata<13>
    RAMB16_X2Y26.CLKB    Trdck_DIB             0.300   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                     10.828ns (2.668ns logic, 8.160ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/iface/dsel_BRB0 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.382ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.478 - 0.482)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/dsel_BRB0 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y43.DQ      Tcko                  0.447   ipbus/trans/iface/dsel_BRB0
                                                       ipbus/trans/iface/dsel_BRB0
    SLICE_X43Y43.C1      net (fanout=32)       1.333   ipbus/trans/iface/dsel_BRB0
    SLICE_X43Y43.C       Tilo                  0.259   ipbus/trans/iface/blen<13>
                                                       ipbus/trans/iface/Mmux_rxd51
    SLICE_X27Y36.C2      net (fanout=7)        2.820   ipbus/trans/rx_data<13>
    SLICE_X27Y36.C       Tilo                  0.259   ipbus/trans/sm/rmw_result_0_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata51
    RAMB16_X2Y26.DIB13   net (fanout=7)        3.964   ipb_master_out_ipb_wdata<13>
    RAMB16_X2Y26.CLKB    Trdck_DIB             0.300   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      9.382ns (1.265ns logic, 8.117ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/iface/dsel_BRB1 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.088ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.478 - 0.482)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/dsel_BRB1 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y43.CQ      Tcko                  0.447   ipbus/trans/iface/dsel_BRB0
                                                       ipbus/trans/iface/dsel_BRB1
    SLICE_X43Y43.C5      net (fanout=32)       1.039   ipbus/trans/iface/dsel_BRB1
    SLICE_X43Y43.C       Tilo                  0.259   ipbus/trans/iface/blen<13>
                                                       ipbus/trans/iface/Mmux_rxd51
    SLICE_X27Y36.C2      net (fanout=7)        2.820   ipbus/trans/rx_data<13>
    SLICE_X27Y36.C       Tilo                  0.259   ipbus/trans/sm/rmw_result_0_BRB5
                                                       ipbus/trans/sm/Mmux_ipb_out_ipb_wdata51
    RAMB16_X2Y26.DIB13   net (fanout=7)        3.964   ipb_master_out_ipb_wdata<13>
    RAMB16_X2Y26.CLKB    Trdck_DIB             0.300   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      9.088ns (1.265ns logic, 7.823ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X2Y40.DIA0), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.698ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.551 - 0.606)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X15Y46.A4      net (fanout=101)      3.036   ipb_master_out_ipb_addr<9>
    SLICE_X15Y46.A       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata2
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata210
    SLICE_X32Y48.CX      net (fanout=1)        1.549   slaves/fabric/Mmux_ipb_out_ipb_rdata2
    SLICE_X32Y48.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<10>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata212
    SLICE_X33Y47.A1      net (fanout=2)        0.632   ipb_master_in_ipb_rdata<10>
    SLICE_X33Y47.A       Tilo                  0.259   ipbus/trans/tx_data<10>
                                                       ipbus/trans/sm/mux1101
    SLICE_X38Y40.B2      net (fanout=1)        1.117   ipbus/trans/tx_data<10>
    SLICE_X38Y40.B       Tilo                  0.203   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata23
    RAMB16_X2Y40.DIA0    net (fanout=1)        2.733   ipbus/trans_out_wdata<10>
    RAMB16_X2Y40.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     10.698ns (1.631ns logic, 9.067ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.171ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.551 - 0.606)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X15Y46.A2      net (fanout=101)      2.509   ipb_master_out_ipb_addr<8>
    SLICE_X15Y46.A       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata2
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata210
    SLICE_X32Y48.CX      net (fanout=1)        1.549   slaves/fabric/Mmux_ipb_out_ipb_rdata2
    SLICE_X32Y48.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<10>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata212
    SLICE_X33Y47.A1      net (fanout=2)        0.632   ipb_master_in_ipb_rdata<10>
    SLICE_X33Y47.A       Tilo                  0.259   ipbus/trans/tx_data<10>
                                                       ipbus/trans/sm/mux1101
    SLICE_X38Y40.B2      net (fanout=1)        1.117   ipbus/trans/tx_data<10>
    SLICE_X38Y40.B       Tilo                  0.203   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata23
    RAMB16_X2Y40.DIA0    net (fanout=1)        2.733   ipbus/trans_out_wdata<10>
    RAMB16_X2Y40.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                     10.171ns (1.631ns logic, 8.540ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave2/ipbus_out_ipb_rdata_10 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      8.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns (0.551 - 0.620)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ipbus_out_ipb_rdata_10 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.AQ      Tcko                  0.391   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/ipbus_out_ipb_rdata_10
    SLICE_X15Y46.A3      net (fanout=1)        1.270   slaves/ipbr[2]_ipb_rdata<10>
    SLICE_X15Y46.A       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata2
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata210
    SLICE_X32Y48.CX      net (fanout=1)        1.549   slaves/fabric/Mmux_ipb_out_ipb_rdata2
    SLICE_X32Y48.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<10>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata212
    SLICE_X33Y47.A1      net (fanout=2)        0.632   ipb_master_in_ipb_rdata<10>
    SLICE_X33Y47.A       Tilo                  0.259   ipbus/trans/tx_data<10>
                                                       ipbus/trans/sm/mux1101
    SLICE_X38Y40.B2      net (fanout=1)        1.117   ipbus/trans/tx_data<10>
    SLICE_X38Y40.B       Tilo                  0.203   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata23
    RAMB16_X2Y40.DIA0    net (fanout=1)        2.733   ipbus/trans_out_wdata<10>
    RAMB16_X2Y40.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                      8.876ns (1.575ns logic, 7.301ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/SEUcalibrator/SEU (SLICE_X24Y22.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/SEUcalibrator/glitch_filt_1 (FF)
  Destination:          slaves/SEUcalibrator/SEU (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/SEUcalibrator/glitch_filt_1 to slaves/SEUcalibrator/SEU
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.BQ      Tcko                  0.198   slaves/SEUcalibrator/glitch_filt<1>
                                                       slaves/SEUcalibrator/glitch_filt_1
    SLICE_X24Y22.A5      net (fanout=2)        0.053   slaves/SEUcalibrator/glitch_filt<1>
    SLICE_X24Y22.CLK     Tah         (-Th)    -0.121   slaves/SEUcalibrator/Result<1>1
                                                       slaves/SEUcalibrator/SEU_rstpot
                                                       slaves/SEUcalibrator/SEU
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.319ns logic, 0.053ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/trans/iface/rxf_7_BRB1 (SLICE_X24Y43.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/trans/iface/rxf_7_BRB2 (FF)
  Destination:          ipbus/trans/iface/rxf_7_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/iface/rxf_7_BRB2 to ipbus/trans/iface/rxf_7_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y43.BQ      Tcko                  0.198   ipbus/trans/iface/rxf_7_BRB2
                                                       ipbus/trans/iface/rxf_7_BRB2
    SLICE_X24Y43.A5      net (fanout=2)        0.053   ipbus/trans/iface/rxf_7_BRB2
    SLICE_X24Y43.CLK     Tah         (-Th)    -0.121   ipbus/trans/iface/rxf_6_BRB2
                                                       ipbus/trans/iface/rxf_7_rstpot
                                                       ipbus/trans/iface/rxf_7_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.319ns logic, 0.053ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave3/ipbus_out_ipb_rdata_7 (SLICE_X16Y51.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_7 (FF)
  Destination:          slaves/slave3/ipbus_out_ipb_rdata_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_7 to slaves/slave3/ipbus_out_ipb_rdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.CQ      Tcko                  0.198   slaves/slave3/reg_0<8>
                                                       slaves/slave3/reg_0_7
    SLICE_X16Y51.D5      net (fanout=1)        0.062   slaves/slave3/reg_0<7>
    SLICE_X16Y51.CLK     Tah         (-Th)    -0.121   slaves/ipbr[3]_ipb_rdata<6>
                                                       slaves/slave3/mux2911
                                                       slaves/slave3/ipbus_out_ipb_rdata_7
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.319ns logic, 0.062ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKB
  Logical resource: slaves/RAM2/Mram_ram/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKB
  Logical resource: slaves/RAM1/Mram_ram/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y57.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.524ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.155ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y53.CX      net (fanout=3)        0.558   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y53.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.597ns logic, 0.558ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.155ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y62.CX      net (fanout=3)        0.558   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.597ns logic, 0.558ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (SLICE_X46Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Requirement:          1.562ns
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X46Y62.AX      net (fanout=4)        0.404   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.544ns logic, 0.404ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (SLICE_X46Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X46Y61.A6      net (fanout=4)        0.028   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X46Y61.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X47Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y61.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y61.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y52.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y52.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13612 paths analyzed, 1717 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.125ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (SLICE_X30Y70.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/FSMstate_FSM_FFd3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.983ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.569 - 0.609)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/FSMstate_FSM_FFd3 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y63.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/FSMstate_FSM_FFd3
                                                       slaves/TDCchannels/dc1/FSMstate_FSM_FFd3
    SLICE_X28Y65.A1      net (fanout=8)        1.715   slaves/TDCchannels/dc1/FSMstate_FSM_FFd3
    SLICE_X28Y65.A       Tilo                  0.205   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/read_fifo1
    SLICE_X28Y66.C5      net (fanout=2)        1.192   slaves/TDCchannels/dc1/read_fifo
    SLICE_X28Y66.C       Tilo                  0.205   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X30Y70.CE      net (fanout=8)        0.944   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X30Y70.CLK     Tceck                 0.331   slaves/TDCchannels/dc1/TDCfifo_dout<6>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    -------------------------------------------------  ---------------------------
    Total                                      4.983ns (1.132ns logic, 3.851ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.177ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.477 - 0.533)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.DQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    SLICE_X26Y65.C6      net (fanout=1)        0.119   slaves/TDCchannels/dc1/TDCcore/fifo_empty
    SLICE_X26Y65.C       Tilo                  0.204   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0
    SLICE_X28Y65.A2      net (fanout=1)        0.586   slaves/TDCchannels/dc1/fifo_data_available
    SLICE_X28Y65.A       Tilo                  0.205   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/read_fifo1
    SLICE_X28Y66.C5      net (fanout=2)        1.192   slaves/TDCchannels/dc1/read_fifo
    SLICE_X28Y66.C       Tilo                  0.205   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X30Y70.CE      net (fanout=8)        0.944   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X30Y70.CLK     Tceck                 0.331   slaves/TDCchannels/dc1/TDCfifo_dout<6>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    -------------------------------------------------  ---------------------------
    Total                                      4.177ns (1.336ns logic, 2.841ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Requirement:          5.208ns
  Data Path Delay:      2.342ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.477 - 0.533)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X28Y66.C6      net (fanout=2)        0.471   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X28Y66.C       Tilo                  0.205   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X30Y70.CE      net (fanout=8)        0.944   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X30Y70.CLK     Tceck                 0.331   slaves/TDCchannels/dc1/TDCfifo_dout<6>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.927ns logic, 1.415ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (SLICE_X26Y65.B3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/FSMstate_FSM_FFd3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Requirement:          5.208ns
  Data Path Delay:      5.009ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.600 - 0.609)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/FSMstate_FSM_FFd3 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y63.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/FSMstate_FSM_FFd3
                                                       slaves/TDCchannels/dc1/FSMstate_FSM_FFd3
    SLICE_X28Y65.A1      net (fanout=8)        1.715   slaves/TDCchannels/dc1/FSMstate_FSM_FFd3
    SLICE_X28Y65.A       Tilo                  0.205   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/read_fifo1
    SLICE_X28Y66.C5      net (fanout=2)        1.192   slaves/TDCchannels/dc1/read_fifo
    SLICE_X28Y66.C       Tilo                  0.205   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X28Y66.D5      net (fanout=8)        0.232   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X28Y66.D       Tilo                  0.205   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
    SLICE_X26Y65.B3      net (fanout=1)        0.575   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
    SLICE_X26Y65.CLK     Tas                   0.289   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb5
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (1.295ns logic, 3.714ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.203ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.DQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    SLICE_X26Y65.C6      net (fanout=1)        0.119   slaves/TDCchannels/dc1/TDCcore/fifo_empty
    SLICE_X26Y65.C       Tilo                  0.204   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0
    SLICE_X28Y65.A2      net (fanout=1)        0.586   slaves/TDCchannels/dc1/fifo_data_available
    SLICE_X28Y65.A       Tilo                  0.205   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/read_fifo1
    SLICE_X28Y66.C5      net (fanout=2)        1.192   slaves/TDCchannels/dc1/read_fifo
    SLICE_X28Y66.C       Tilo                  0.205   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1
    SLICE_X28Y66.D5      net (fanout=8)        0.232   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X28Y66.D       Tilo                  0.205   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
    SLICE_X26Y65.B3      net (fanout=1)        0.575   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
    SLICE_X26Y65.CLK     Tas                   0.289   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb5
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (1.499ns logic, 2.704ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.074ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.600 - 0.599)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1 to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y54.AMUX    Tshcko                0.455   slaves/TDCchannels/dc1/TDCcore/FSMstate[3]_GND_460_o_AND_375_o
                                                       slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1
    SLICE_X27Y64.A3      net (fanout=4)        1.351   slaves/TDCchannels/dc1/TDCcore/FSMstate_FSM_FFd1
    SLICE_X27Y64.AMUX    Tilo                  0.313   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X28Y66.D6      net (fanout=8)        0.886   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X28Y66.D       Tilo                  0.205   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
    SLICE_X26Y65.B3      net (fanout=1)        0.575   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2
    SLICE_X26Y65.CLK     Tas                   0.289   slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb5
                                                       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (1.262ns logic, 2.812ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount2_tm1_23 (SLICE_X25Y58.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_23 (FF)
  Destination:          slaves/TDCchannels/hitCount2_tm1_23 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.973ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.238 - 0.255)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_23 to slaves/TDCchannels/hitCount2_tm1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y59.DMUX    Tshcko                0.461   slaves/TDCchannels/hitCount1_tm1<31>
                                                       slaves/TDCchannels/hitCount1_tm1_23
    SLICE_X28Y59.D2      net (fanout=1)        1.860   slaves/TDCchannels/hitCount1_tm1<23>
    SLICE_X28Y59.COUT    Topcyd                0.260   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X28Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X28Y60.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y61.C3      net (fanout=2)        0.484   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X25Y58.CE      net (fanout=9)        1.004   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X25Y58.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount2_tm1<7>
                                                       slaves/TDCchannels/hitCount2_tm1_23
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (1.622ns logic, 3.351ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_16 (FF)
  Destination:          slaves/TDCchannels/hitCount2_tm1_23 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.754ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.238 - 0.255)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_16 to slaves/TDCchannels/hitCount2_tm1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.AMUX    Tshcko                0.461   slaves/TDCchannels/hitCount2_tm1<11>
                                                       slaves/TDCchannels/hitCount1_tm1_16
    SLICE_X28Y59.B1      net (fanout=1)        1.526   slaves/TDCchannels/hitCount1_tm1<16>
    SLICE_X28Y59.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<5>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X28Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X28Y60.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y61.C3      net (fanout=2)        0.484   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X25Y58.CE      net (fanout=9)        1.004   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X25Y58.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount2_tm1<7>
                                                       slaves/TDCchannels/hitCount2_tm1_23
    -------------------------------------------------  ---------------------------
    Total                                      4.754ns (1.737ns logic, 3.017ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_28 (FF)
  Destination:          slaves/TDCchannels/hitCount2_tm1_23 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.599ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.238 - 0.255)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_28 to slaves/TDCchannels/hitCount2_tm1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y59.AQ      Tcko                  0.391   slaves/TDCchannels/hitCount1_tm1<31>
                                                       slaves/TDCchannels/hitCount1_tm1_28
    SLICE_X28Y60.B2      net (fanout=1)        1.590   slaves/TDCchannels/hitCount1_tm1<28>
    SLICE_X28Y60.CMUX    Topbc                 0.508   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<9>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y61.C3      net (fanout=2)        0.484   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X25Y58.CE      net (fanout=9)        1.004   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X25Y58.CLK     Tceck                 0.363   slaves/TDCchannels/hitCount2_tm1<7>
                                                       slaves/TDCchannels/hitCount2_tm1_23
    -------------------------------------------------  ---------------------------
    Total                                      4.599ns (1.521ns logic, 3.078ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA22), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_14 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_14 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y54.CQ      Tcko                  0.198   slaves/ramData1<23>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_14
    RAMB16_X2Y26.DIA22   net (fanout=2)        0.129   slaves/ramData1<22>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.145ns logic, 0.129ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_9 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_9 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y54.BQ      Tcko                  0.200   slaves/ramData1<19>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_9
    RAMB16_X2Y26.DIA17   net (fanout=2)        0.129   slaves/ramData1<17>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y24.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/ramManager/SR_15_9 (FF)
  Destination:          slaves/RAM2/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/ramManager/SR_15_9 to slaves/RAM2/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.BQ      Tcko                  0.200   slaves/ramData2<19>
                                                       slaves/TDCchannels/dc2/ramManager/SR_15_9
    RAMB16_X2Y24.DIA17   net (fanout=2)        0.129   slaves/ramData2<17>
    RAMB16_X2Y24.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y24.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  15.691ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 15.691ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.712ns (Levels of Logic = 1)
  Clock Path Delay:     9.688ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp691.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      5.775   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y90.CLK     net (fanout=1004)     1.218   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.688ns (1.869ns logic, 7.819ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y90.BQ      Tcko                  0.447   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.884   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      5.712ns (2.828ns logic, 2.884ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 15.412ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.433ns (Levels of Logic = 1)
  Clock Path Delay:     9.688ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp691.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      5.775   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y90.CLK     net (fanout=1004)     1.218   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.688ns (1.869ns logic, 7.819ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y90.BMUX    Tshcko                0.488   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        2.564   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      5.433ns (2.869ns logic, 2.564ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<2> (K14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 14.780ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_2 (FF)
  Destination:          gmii_txd<2> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 1)
  Clock Path Delay:     9.717ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp691.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      5.775   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y75.CLK     net (fanout=1004)     1.247   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.717ns (1.869ns logic, 7.848ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_2 to gmii_txd<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y75.DQ      Tcko                  0.391   gmii_txd_2_OBUF
                                                       eth/gmii_txd_2
    K14.O                net (fanout=1)        2.000   gmii_txd_2_OBUF
    K14.PAD              Tioop                 2.381   gmii_txd<2>
                                                       gmii_txd_2_OBUF
                                                       gmii_txd<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (2.772ns logic, 2.000ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 7.993ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_5 (FF)
  Destination:          gmii_txd<5> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 1)
  Clock Path Delay:     5.754ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp691.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      3.607   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y90.CLK     net (fanout=1004)     0.670   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.754ns (1.152ns logic, 4.602ns route)
                                                       (20.0% logic, 80.0% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_5 to gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y90.AQ      Tcko                  0.200   gmii_txd_5_OBUF
                                                       eth/gmii_txd_5
    G14.O                net (fanout=1)        0.934   gmii_txd_5_OBUF
    G14.PAD              Tioop                 1.396   gmii_txd<5>
                                                       gmii_txd_5_OBUF
                                                       gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (1.596ns logic, 0.934ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.053ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_3 (FF)
  Destination:          gmii_txd<3> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.592ns (Levels of Logic = 1)
  Clock Path Delay:     5.752ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp691.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      3.607   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y86.CLK     net (fanout=1004)     0.668   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.752ns (1.152ns logic, 4.600ns route)
                                                       (20.0% logic, 80.0% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_3 to gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y86.BQ      Tcko                  0.200   gmii_txd_3_OBUF
                                                       eth/gmii_txd_3
    K13.O                net (fanout=1)        0.996   gmii_txd_3_OBUF
    K13.PAD              Tioop                 1.396   gmii_txd<3>
                                                       gmii_txd_3_OBUF
                                                       gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.592ns (1.596ns logic, 0.996ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<7> (K12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.224ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_7 (FF)
  Destination:          gmii_txd<7> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Clock Path Delay:     5.752ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp691.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      3.607   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y89.CLK     net (fanout=1004)     0.668   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.752ns (1.152ns logic, 4.600ns route)
                                                       (20.0% logic, 80.0% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_7 to gmii_txd<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y89.AQ      Tcko                  0.200   gmii_txd_7_OBUF
                                                       eth/gmii_txd_7
    K12.O                net (fanout=1)        1.167   gmii_txd_7_OBUF
    K12.PAD              Tioop                 1.396   gmii_txd<7>
                                                       gmii_txd_7_OBUF
                                                       gmii_txd<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (1.596ns logic, 1.167ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp691.IMUX.5
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp698.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp691.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp691.IMUX.2
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp698.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp691.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp691.IMUX.3
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp698.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp691.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp691.IMUX.4
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp698.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp691.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp691.IMUX.7
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp698.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp691.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp691.IMUX.16
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp698.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp691.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      8.155ns|      9.848ns|            0|            0|         6019|        92026|
| TS_clocks_clk_125_i           |      8.000ns|      7.878ns|          N/A|            0|            0|        47475|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     11.540ns|          N/A|            0|            0|        30921|            0|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.524ns|          N/A|            0|            0|           18|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      5.125ns|          N/A|            0|            0|        13612|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      5.779ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        15.412(R)|      SLOW  |         8.721(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        15.691(R)|      SLOW  |         8.924(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        14.599(R)|      SLOW  |         8.246(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        14.648(R)|      SLOW  |         8.290(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        14.780(R)|      SLOW  |         8.353(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        14.322(R)|      SLOW  |         8.053(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        14.716(R)|      SLOW  |         8.314(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        14.204(R)|      SLOW  |         7.993(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        14.642(R)|      SLOW  |         8.264(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        14.551(R)|      SLOW  |         8.224(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    5.779|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   11.628|         |    1.262|         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 1.487 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       15.412|      SLOW  |        8.721|      FAST  |         1.208|
gmii_tx_er                                     |       15.691|      SLOW  |        8.924|      FAST  |         1.487|
gmii_txd<0>                                    |       14.599|      SLOW  |        8.246|      FAST  |         0.395|
gmii_txd<1>                                    |       14.648|      SLOW  |        8.290|      FAST  |         0.444|
gmii_txd<2>                                    |       14.780|      SLOW  |        8.353|      FAST  |         0.576|
gmii_txd<3>                                    |       14.322|      SLOW  |        8.053|      FAST  |         0.118|
gmii_txd<4>                                    |       14.716|      SLOW  |        8.314|      FAST  |         0.512|
gmii_txd<5>                                    |       14.204|      SLOW  |        7.993|      FAST  |         0.000|
gmii_txd<6>                                    |       14.642|      SLOW  |        8.264|      FAST  |         0.438|
gmii_txd<7>                                    |       14.551|      SLOW  |        8.224|      FAST  |         0.347|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 9  Score: 1560  (Setup/Max: 1560, Hold: 0)

Constraints cover 100066 paths, 3 nets, and 25167 connections

Design statistics:
   Minimum period:  11.540ns{1}   (Maximum frequency:  86.655MHz)
   Maximum path delay from/to any node:   1.971ns
   Maximum net skew:   0.262ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  15.691ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 22 19:29:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 558 MB



