# verilog_basic
## introduction

verilog_base uses Verilog to build 74x series of IP circuits to learn the basic combinational and sequential logic circuits.

## Compile and simulation *command:*
```shell
$ iverilog -o outputfile readtestxxx.v testbench.v
$ vvp outputfile
$ gtkwave test.cvd &
```
## compiler and simv
```shell
$ asciinema ecp
$ exit [wait save and upload to cloud...]
```
## vcs & verdi

[![asciicast](https://asciinema.org/a/8AvIYNfUfi9sQypDmhYCkdzZo.svg)](https://asciinema.org/a/8AvIYNfUfi9sQypDmhYCkdzZo)


## vivado generate bit and mcs file
### create-ip
