/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright 2020 Keith & Koep GmbH
 *
 * This file works as abstraction layer between different Trizeps modules.
 * It is based on imx8mn-pinfuncs.h
 * 
 */

#ifndef __DTS_TRIZEPS8NANO_PINFUNC_H
#define __DTS_TRIZEPS8NANO_PINFUNC_H

#define KK_RSRVD_IN	            (1 << 0)
#define KK_RSRVD_OUT            (0 << 0)
#define KK_RSRVD_CHANGEABLE     (1 << 6)
#define KK_RSRVD_OUT_LO		    ((0 << 1) | KK_RSRVD_OUT)
#define KK_RSRVD_OUT_HI		    ((1 << 1) | KK_RSRVD_OUT)
#define KK_RSRVD_REQUEST(_idx)	((1 << 8) | ((_idx) << 16))
#define KK_RSRVD_EXPORT			(1 << 5)					// @+15.05.2017 S&B HL

#define PAD_GPIO_PU  (MX8MN_IOMUXC_PULLUP_ENABLE|MX8MN_IOMUXC_HYS|MX8MN_IOMUXC_SLOW|MX8MN_IOMUXC_DRIVE(6))
#define PAD_GPIO_PD  (MX8MN_IOMUXC_PULLDOWN_ENABLE|MX8MN_IOMUXC_HYS|MX8MN_IOMUXC_SLOW|MX8MN_IOMUXC_DRIVE(6))
#define PAD_GPIO_HYS (MX8MN_IOMUXC_HYS|MX8MN_IOMUXC_SLOW|MX8MN_IOMUXC_DRIVE(6))
#define PAD_GPIO     (MX8MN_IOMUXC_FAST|MX8MN_IOMUXC_DRIVE(6))
#define PAD_GPIO_OD  (MX8MN_IOMUXC_PULLUP_ENABLE|MX8MN_IOMUXC_HYS|MX8MN_IOMUXC_OPEN_DRAIN|MX8MN_IOMUXC_SLOW|MX8MN_IOMUXC_DRIVE(6))

/*
 * The pin function ID is a tuple of
 * <mux_reg conf_reg input_reg mux_mode input_val>
 */

#define SPIN98_GPIO1_IO0                                      0x028 0x290 0x000 0x0 0x0
#define SPIN98_GPIO                                           0x028 0x290 0x000 0x0 0x0
#define spin98_gpio     &gpio1 0
#define SPIN98_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROOT             0x028 0x290 0x000 0x1 0x0
#define SPIN98_ANAMIX_REF_CLK_32K                             0x028 0x290 0x000 0x5 0x0
#define SPIN98_CCMSRCGPCMIX_EXT_CLK1                          0x028 0x290 0x000 0x6 0x0
#define SPIN77_GPIO1_IO1                                      0x02C 0x294 0x000 0x0 0x0
#define SPIN77_GPIO                                           0x02C 0x294 0x000 0x0 0x0
#define spin77_gpio     &gpio1 1
#define SPIN77_PWM1_OUT                                       0x02C 0x294 0x000 0x1 0x0
#define SPIN77_ANAMIX_REF_CLK_24M                             0x02C 0x294 0x000 0x5 0x0
#define SPIN77_CCMSRCGPCMIX_EXT_CLK2                          0x02C 0x294 0x000 0x6 0x0
#define WDOGRESET_GPIO1_IO2                                      0x030 0x298 0x000 0x0 0x0
#define WDOGRESET_GPIO                                         0x030 0x298 0x000 0x0 0x0
#define WDOGRESET_WDOG1_WDOG_B                                   0x030 0x298 0x000 0x1 0x0
#define WDOGRESET_WDOG1_WDOG_ANY                                 0x030 0x298 0x000 0x5 0x0
#define SPIN123_GPIO1_IO3                                      0x034 0x29C 0x000 0x0 0x0
#define SPIN123_GPIO                                           0x034 0x29C 0x000 0x0 0x0
#define spin123_gpio    &gpio1 3
#define CAMERA_PWDN                                           0x034 0x29C 0x000 0x0 0x0
#define camera_pwdn    &gpio1 3
#define SPIN123_USDHC1_VSELECT                                 0x034 0x29C 0x000 0x1 0x0
#define SPIN123_SDMA1_EXT_EVENT0                               0x034 0x29C 0x000 0x5 0x0
#define SPIN123_ANAMIX_XTAL_OK                                 0x034 0x29C 0x000 0x6 0x0
#define LVDS_EN_GPIO1_IO4                                      0x038 0x2A0 0x000 0x0 0x0
#define LVDS_EN_GPIO                                           0x038 0x2A0 0x000 0x0 0x0
#define lvds_en_gpio    &gpio1 4
#define LVDS_EN_USDHC2_VSELECT                                 0x038 0x2A0 0x000 0x1 0x0
#define LVDS_EN_SDMA1_EXT_EVENT1                               0x038 0x2A0 0x000 0x5 0x0
#define LVDS_EN_ANAMIX_XTAL_OK_LV                              0x038 0x2A0 0x000 0x6 0x0
#define SPIN100_GPIO1_IO5                                      0x03C 0x2A4 0x000 0x0 0x0
#define SPIN100_GPIO                                           0x03C 0x2A4 0x000 0x0 0x0
#define spin100_gpio    &gpio1 5
#define DISPLAY_ENABLE                                           0x03C 0x2A4 0x000 0x0 0x0
#define display_enable    &gpio1 5
#define SPIN100_M4_NMI                                         0x03C 0x2A4 0x000 0x1 0x0
#define SPIN100_CCMSRCGPCMIX_PMIC_READY                        0x03C 0x2A4 0x4BC 0x5 0x0
#define SPIN100_CCMSRCGPCMIX_INT_BOOT                          0x03C 0x2A4 0x000 0x6 0x0
#define SPIN125_GPIO1_IO6                                      0x040 0x2A8 0x000 0x0 0x0
#define SPIN125_GPIO                                           0x040 0x2A8 0x000 0x0 0x0
#define spin125_gpio    &gpio1 6
#define CAMERA_RESET                                           0x040 0x2A8 0x000 0x0 0x0
#define camera_reset    &gpio1 6
#define SPIN125_ENET1_MDC                                      0x040 0x2A8 0x000 0x1 0x0
#define SPIN125_USDHC1_CD_B                                    0x040 0x2A8 0x000 0x5 0x0
#define SPIN125_CCMSRCGPCMIX_EXT_CLK3                          0x040 0x2A8 0x000 0x6 0x0
#define SPIN43_GPIO1_IO7                                      0x044 0x2AC 0x000 0x0 0x0
#define SPIN43_GPIO                                           0x044 0x2AC 0x000 0x0 0x0
#define spin43_gpio     &gpio1 7
#define SPIN43_ENET1_MDIO                                     0x044 0x2AC 0x4C0 0x1 0x0
#define SPIN43_USDHC1_WP                                      0x044 0x2AC 0x000 0x5 0x0
#define SPIN43_CCMSRCGPCMIX_EXT_CLK4                          0x044 0x2AC 0x000 0x6 0x0
#define SPIN102_GPIO1_IO8                                      0x048 0x2B0 0x000 0x0 0x0
#define SPIN102_GPIO                                           0x048 0x2B0 0x000 0x0 0x0
#define spin102_gpio    &gpio1 8
#define SPIN102_ENET1_1588_EVENT0_IN                           0x048 0x2B0 0x000 0x1 0x0
#define SPIN102_PWM1_OUT                                       0x048 0x2B0 0x000 0x2 0x0
#define SPIN102_USDHC2_RESET_B                                 0x048 0x2B0 0x000 0x5 0x0
#define SPIN102_CCMSRCGPCMIX_WAIT                              0x048 0x2B0 0x000 0x6 0x0
#define ENET_RESET_GPIO1_IO9                                      0x04C 0x2B4 0x000 0x0 0x0
#define ENET_RESET_GPIO                                           0x04C 0x2B4 0x000 0x0 0x0
#define ENET_RESET_ENET1_1588_EVENT0_OUT                          0x04C 0x2B4 0x000 0x1 0x0
#define ENET_RESET_PWM2_OUT                                       0x04C 0x2B4 0x000 0x2 0x0
#define ENET_RESET_USDHC3_RESET_B                                 0x04C 0x2B4 0x000 0x4 0x0
#define ENET_RESET_SDMA2_EXT_EVENT0                               0x04C 0x2B4 0x000 0x5 0x0
#define ENET_RESET_CCMSRCGPCMIX_STOP                              0x04C 0x2B4 0x000 0x6 0x0
#define ENET_WOL_GPIO1_IO10                                     0x050 0x2B8 0x000 0x0 0x0
#define ENET_WOL_GPIO                                           0x050 0x2B8 0x000 0x0 0x0
#define ENET_WOL_USB1_OTG_ID                                    0x050 0x2B8 0x000 0x1 0x0
#define ENET_WOL_PWM3_OUT                                       0x050 0x2B8 0x000 0x2 0x0
#define ENET_INT_GPIO1_IO11                                     0x054 0x2BC 0x000 0x0 0x0
#define ENET_INT_GPIO                                           0x054 0x2BC 0x000 0x0 0x0
#define ENET_INT_PWM2_OUT                                       0x054 0x2BC 0x000 0x1 0x0
#define ENET_INT_USDHC3_VSELECT                                 0x054 0x2BC 0x000 0x4 0x0
#define ENET_INT_CCMSRCGPCMIX_PMIC_READY                        0x054 0x2BC 0x4BC 0x5 0x1
#define ENET_INT_CCMSRCGPCMIX_OUT0                              0x054 0x2BC 0x000 0x6 0x0
#define SPIN127_GPIO1_IO12                                     0x058 0x2C0 0x000 0x0 0x0
#define SPIN127_GPIO                                           0x058 0x2C0 0x000 0x0 0x0
#define spin127_gpio    &gpio1 12
#define SPIN127_USB1_OTG_PWR                                   0x058 0x2C0 0x000 0x1 0x0
#define SPIN127_SDMA2_EXT_EVENT1                               0x058 0x2C0 0x000 0x5 0x0
#define SPIN127_CCMSRCGPCMIX_OUT1                              0x058 0x2C0 0x000 0x6 0x0
#define SPIN133_GPIO1_IO13                                     0x05C 0x2C4 0x000 0x0 0x0
#define SPIN133_GPIO                                           0x05C 0x2C4 0x000 0x0 0x0
#define spin133_gpio    &gpio1 13
#define SPIN133_USB1_OTG_OC                                    0x05C 0x2C4 0x000 0x1 0x0
#define SPIN133_PWM2_OUT                                       0x05C 0x2C4 0x000 0x5 0x0
#define SPIN133_CCMSRCGPCMIX_OUT2                              0x05C 0x2C4 0x000 0x6 0x0
#define SPIN129_GPIO1_IO14                                     0x060 0x2C8 0x000 0x0 0x0
#define SPIN129_GPIO                                           0x060 0x2C8 0x000 0x0 0x0
#define spin129_gpio    &gpio1 14
#define SPIN129_USDHC3_CD_B                                    0x060 0x2C8 0x598 0x4 0x2
#define SPIN129_PWM3_OUT                                       0x060 0x2C8 0x000 0x5 0x0
#define SPIN129_CCMSRCGPCMIX_CLKO1                             0x060 0x2C8 0x000 0x6 0x0
#define SPIN131_GPIO1_IO15                                     0x064 0x2CC 0x000 0x0 0x0
#define SPIN131_GPIO                                           0x064 0x2CC 0x000 0x0 0x0
#define spin131_gpio    &gpio1 15
#define SPIN131_USDHC3_WP                                      0x064 0x2CC 0x5B8 0x4 0x2
#define SPIN131_PWM4_OUT                                       0x064 0x2CC 0x000 0x5 0x0
#define SPIN131_CCMSRCGPCMIX_CLKO2                             0x064 0x2CC 0x000 0x6 0x0
#define SPIN59_USDHC2_CD_B                                      0x0D0 0x338 0x000 0x0 0x0
#define SPIN59_GPIO2_IO12                                       0x0D0 0x338 0x000 0x5 0x0
#define SPIN59_GPIO                                             0x0D0 0x338 0x000 0x5 0x0
#define spin59_gpio     &gpio2 12
#define SPIN59_CCMSRCGPCMIX_TESTER_ACK                          0x0D0 0x338 0x000 0x6 0x0
#define SPIN47_USDHC2_CLK                                        0x0D4 0x33C 0x000 0x0 0x0
#define SPIN47_SAI5_RX_SYNC                                      0x0D4 0x33C 0x4E4 0x1 0x1
#define SPIN47_ECSPI2_SCLK                                       0x0D4 0x33C 0x580 0x2 0x1
#define SPIN47_UART4_DCE_RX                                      0x0D4 0x33C 0x50C 0x3 0x4
#define SPIN47_UART4_DTE_TX                                      0x0D4 0x33C 0x000 0x3 0x0
#define SPIN47_SAI5_MCLK                                         0x0D4 0x33C 0x594 0x4 0x1
#define SPIN47_GPIO2_IO13                                        0x0D4 0x33C 0x000 0x5 0x0
#define SPIN47_GPIO                                              0x0D4 0x33C 0x000 0x5 0x0
#define spin47_gpio     &gpio2 13
#define SPIN47_CCMSRCGPCMIX_OBSERVE0                             0x0D4 0x33C 0x000 0x6 0x0
#define SPIN190_USDHC2_CMD                                        0x0D8 0x340 0x000 0x0 0x0
#define SPIN190_SAI5_RX_BCLK                                      0x0D8 0x340 0x4D0 0x1 0x1
#define SPIN190_ECSPI2_MOSI                                       0x0D8 0x340 0x590 0x2 0x1
#define SPIN190_UART4_DCE_TX                                      0x0D8 0x340 0x000 0x3 0x0
#define SPIN190_UART4_DTE_RX                                      0x0D8 0x340 0x50C 0x3 0x5
#define SPIN190_PDM_CLK                                           0x0D8 0x340 0x000 0x4 0x0
#define SPIN190_GPIO2_IO14                                        0x0D8 0x340 0x000 0x5 0x0
#define SPIN190_GPIO                                              0x0D8 0x340 0x000 0x5 0x0
#define spin190_gpio    &gpio2 14
#define SPIN190_CCMSRCGPCMIX_OBSERVE1                             0x0D8 0x340 0x000 0x6 0x0
#define SPIN192_USDHC2_DATA0                                    0x0DC 0x344 0x000 0x0 0x0
#define SPIN192_SAI5_RX_DATA0                                   0x0DC 0x344 0x4D4 0x1 0x1
#define SPIN192_I2C4_SDA                                        0x0DC 0x344 0x58C 0x2 0x1
#define SPIN192_UART2_DCE_RX                                    0x0DC 0x344 0x4FC 0x3 0x6
#define SPIN192_UART2_DTE_TX                                    0x0DC 0x344 0x000 0x3 0x0
#define SPIN192_PDM_BIT_STREAM0                                 0x0DC 0x344 0x534 0x4 0x2
#define SPIN192_GPIO2_IO15                                      0x0DC 0x344 0x000 0x5 0x0
#define SPIN192_GPIO                                            0x0DC 0x344 0x000 0x5 0x0
#define spin192_gpio    &gpio2 15
#define SPIN192_CCMSRCGPCMIX_OBSERVE2                           0x0DC 0x344 0x000 0x6 0x0
#define SPIN81_USDHC2_DATA1                                    0x0E0 0x348 0x000 0x0 0x0
#define SPIN81_SAI5_TX_SYNC                                    0x0E0 0x348 0x4EC 0x1 0x1
#define SPIN81_I2C4_SCL                                        0x0E0 0x348 0x5D4 0x2 0x1
#define SPIN81_UART2_DCE_TX                                    0x0E0 0x348 0x000 0x3 0x0
#define SPIN81_UART2_DTE_RX                                    0x0E0 0x348 0x4FC 0x3 0x7
#define SPIN81_PDM_BIT_STREAM1                                 0x0E0 0x348 0x538 0x4 0x4
#define SPIN81_GPIO2_IO16                                      0x0E0 0x348 0x000 0x5 0x0
#define SPIN81_GPIO                                            0x0E0 0x348 0x000 0x5 0x0
#define spin81_gpio     &gpio2 16
#define SPIN81_CCMSRCGPCMIX_WAIT                               0x0E0 0x348 0x000 0x6 0x0
#define SPIN85_USDHC2_DATA2                                    0x0E4 0x34C 0x000 0x0 0x0
#define SPIN85_SAI5_TX_BCLK                                    0x0E4 0x34C 0x4E8 0x1 0x1
#define SPIN85_ECSPI2_SS0                                      0x0E4 0x34C 0x570 0x2 0x2
#define SPIN85_SPDIF1_OUT                                      0x0E4 0x34C 0x000 0x3 0x0
#define SPIN85_PDM_BIT_STREAM2                                 0x0E4 0x34C 0x53C 0x4 0x4
#define SPIN85_GPIO2_IO17                                      0x0E4 0x34C 0x000 0x5 0x0
#define SPIN85_GPIO                                            0x0E4 0x34C 0x000 0x5 0x0
#define spin85      &gpio2 17
#define SPIN85_CCMSRCGPCMIX_STOP                               0x0E4 0x34C 0x000 0x6 0x0
#define SPIN51_USDHC2_DATA3                                    0x0E8 0x350 0x000 0x0 0x0
#define SPIN51_SAI5_TX_DATA0                                   0x0E8 0x350 0x000 0x1 0x0
#define SPIN51_ECSPI2_MISO                                     0x0E8 0x350 0x578 0x2 0x1
#define SPIN51_SPDIF1_IN                                       0x0E8 0x350 0x5CC 0x3 0x2
#define SPIN51_PDM_BIT_STREAM3                                 0x0E8 0x350 0x540 0x4 0x4
#define SPIN51_GPIO2_IO18                                      0x0E8 0x350 0x000 0x5 0x0
#define SPIN51_GPIO                                            0x0E8 0x350 0x000 0x5 0x0
#define spin51_gpio &gpio2 18
#define SPIN51_CCMSRCGPCMIX_EARLY_RESET                        0x0E8 0x350 0x000 0x6 0x0
#define PCIE_RESET_USDHC2_RESET_B                                0x0EC 0x354 0x000 0x0 0x0
#define PCIE_RESET_GPIO2_IO19                                    0x0EC 0x354 0x000 0x5 0x0
#define PCIE_RESET_GPIO                                          0x0EC 0x354 0x000 0x5 0x0
#define PCIE_RESET_CCMSRCGPCMIX_SYSTEM_RESET                     0x0EC 0x354 0x000 0x6 0x0
#define MCU_INT_USDHC2_WP                                          0x0F0 0x358 0x000 0x0 0x0
#define MCU_INT_GPIO2_IO20                                         0x0F0 0x358 0x000 0x5 0x0
#define MCU_INT_GPIO                                              0x0F0 0x358 0x000 0x5 0x0
#define mcu_int_gpio    &gpio2 20
#define MCU_INT_CORESIGHT_EVENTI                                   0x0F0 0x358 0x000 0x6 0x0
#define SPIN105_RAWNAND_ALE                                      0x0F4 0x35C 0x000 0x0 0x0
#define SPIN105_QSPI_A_SCLK                                      0x0F4 0x35C 0x000 0x1 0x0
#define SPIN105_PDM_BIT_STREAM0                                  0x0F4 0x35C 0x534 0x3 0x3
#define SPIN105_UART3_DCE_RX                                     0x0F4 0x35C 0x504 0x4 0x6
#define SPIN105_UART3_DTE_TX                                     0x0F4 0x35C 0x000 0x4 0x0
#define SPIN105_GPIO3_IO0                                        0x0F4 0x35C 0x000 0x5 0x0
#define SPIN105_GPIO                                            0x0F4 0x35C 0x000 0x5 0x0
#define spin105_gpio    &gpio3 0
#define SPIN105_CORESIGHT_TRACE_CLK                              0x0F4 0x35C 0x000 0x6 0x0
#define SPIN107_RAWNAND_CE0_B                                  0x0F8 0x360 0x000 0x0 0x0
#define SPIN107_QSPI_A_SS0_B                                   0x0F8 0x360 0x000 0x1 0x0
#define SPIN107_PDM_BIT_STREAM1                                0x0F8 0x360 0x538 0x3 0x5
#define SPIN107_UART3_DCE_TX                                   0x0F8 0x360 0x000 0x4 0x0
#define SPIN107_UART3_DTE_RX                                   0x0F8 0x360 0x504 0x4 0x7
#define SPIN107_GPIO3_IO1                                      0x0F8 0x360 0x000 0x5 0x0
#define SPIN107_GPIO                                           0x0F8 0x360 0x000 0x5 0x0
#define spin107_gpio    &gpio3 1
#define SPIN107_CORESIGHT_TRACE_CTL                            0x0F8 0x360 0x000 0x6 0x0
#define PCIE_WAKE_RAWNAND_CE1_B                                  0x0FC 0x364 0x000 0x0 0x0
#define PCIE_WAKE_QSPI_A_SS1_B                                   0x0FC 0x364 0x000 0x1 0x0
#define PCIE_WAKE_USDHC3_STROBE                                  0x0FC 0x364 0x59C 0x2 0x0
#define PCIE_WAKE_PDM_BIT_STREAM0                                0x0FC 0x364 0x534 0x3 0x4
#define PCIE_WAKE_I2C4_SCL                                       0x0FC 0x364 0x5D4 0x4 0x2
#define PCIE_WAKE_GPIO3_IO2                                      0x0FC 0x364 0x000 0x5 0x0
#define PCIE_WAKE_GPIO                                         0x0FC 0x364 0x000 0x5 0x0
#define pcie_wake_gpio  &gpio3 2
#define PCIE_WAKE_CORESIGHT_TRACE0                               0x0FC 0x364 0x000 0x6 0x0
#define SPIN134_RAWNAND_CE2_B                                  0x100 0x368 0x000 0x0 0x0
#define SPIN134_QSPI_B_SS0_B                                   0x100 0x368 0x000 0x1 0x0
#define SPIN134_USDHC3_DATA5                                   0x100 0x368 0x550 0x2 0x0
#define SPIN134_PDM_BIT_STREAM1                                0x100 0x368 0x538 0x3 0x6
#define SPIN134_I2C4_SDA                                       0x100 0x368 0x58C 0x4 0x2
#define SPIN134_GPIO3_IO3                                      0x100 0x368 0x000 0x5 0x0
#define SPIN134_GPIO                                          0x100 0x368 0x000 0x5 0x0
#define spin134_gpio    &gpio3 3
#define SPIN134_CORESIGHT_TRACE1                               0x100 0x368 0x000 0x6 0x0
#define SPIN45_RAWNAND_CE3_B                                  0x104 0x36C 0x000 0x0 0x0
#define SPIN45_QSPI_B_SS1_B                                   0x104 0x36C 0x000 0x1 0x0
#define SPIN45_USDHC3_DATA6                                   0x104 0x36C 0x584 0x2 0x0
#define SPIN45_PDM_BIT_STREAM2                                0x104 0x36C 0x53C 0x3 0x5
#define SPIN45_I2C3_SDA                                       0x104 0x36C 0x5BC 0x4 0x2
#define SPIN45_GPIO3_IO4                                      0x104 0x36C 0x000 0x5 0x0
#define SPIN45_GPIO                                           0x104 0x36C 0x000 0x5 0x0
#define spin45_gpio     &gpio3 4
#define spin45_gpio_parent  &gpio3
#define spin45_gpio_pin     4
#define TOUCH_INT                                           0x104 0x36C 0x000 0x5 0x0
#define touch_int     &gpio3 4
#define touch_int_parent  &gpio3
#define touch_int_pin     4
#define SPIN45_CORESIGHT_TRACE2                               0x104 0x36C 0x000 0x6 0x0
#define WL_POWERDOWN_RAWNAND_CLE                                      0x108 0x370 0x000 0x0 0x0
#define WL_POWERDOWN_QSPI_B_SCLK                                      0x108 0x370 0x000 0x1 0x0
#define WL_POWERDOWN_USDHC3_DATA7                                     0x108 0x370 0x54C 0x2 0x0
#define WL_POWERDOWN_GPIO3_IO5                                        0x108 0x370 0x000 0x5 0x0
#define WL_POWERDOWN_GPIO                                           0x108 0x370 0x000 0x5 0x0
#define wl_powerdown_gpio   &gpio3 5
#define WL_POWERDOWN_CORESIGHT_TRACE3                                 0x108 0x370 0x000 0x6 0x0
#define SPIN111_RAWNAND_DATA00                                0x10C 0x374 0x000 0x0 0x0
#define SPIN111_QSPI_A_DATA0                                  0x10C 0x374 0x000 0x1 0x0
#define SPIN111_PDM_BIT_STREAM2                               0x10C 0x374 0x53C 0x3 0x6
#define SPIN111_UART4_DCE_RX                                  0x10C 0x374 0x50C 0x4 0x6
#define SPIN111_UART4_DTE_TX                                  0x10C 0x374 0x000 0x4 0x0
#define SPIN111_GPIO3_IO6                                     0x10C 0x374 0x000 0x5 0x0
#define SPIN111_GPIO                                          0x10C 0x374 0x000 0x5 0x0
#define spin111_gpio    &gpio3 6
#define SPIN111_CORESIGHT_TRACE4                              0x10C 0x374 0x000 0x6 0x0
#define SPIN113_RAWNAND_DATA01                                0x110 0x378 0x000 0x0 0x0
#define SPIN113_QSPI_A_DATA1                                  0x110 0x378 0x000 0x1 0x0
#define SPIN113_PDM_BIT_STREAM3                               0x110 0x378 0x540 0x3 0x5
#define SPIN113_UART4_DCE_TX                                  0x110 0x378 0x000 0x4 0x0
#define SPIN113_UART4_DTE_RX                                  0x110 0x378 0x50C 0x4 0x7
#define SPIN113_GPIO3_IO7                                     0x110 0x378 0x000 0x5 0x0
#define SPIN113_GPIO                                          0x110 0x378 0x000 0x5 0x0
#define spin113_gpio    &gpio3 7
#define SPIN113_CORESIGHT_TRACE5                              0x110 0x378 0x000 0x6 0x0
#define SPIN117_RAWNAND_DATA02                                0x114 0x37C 0x000 0x0 0x0
#define SPIN117_QSPI_A_DATA2                                  0x114 0x37C 0x000 0x1 0x0
#define SPIN117_USDHC3_CD_B                                   0x114 0x37C 0x598 0x2 0x0
#define SPIN117_I2C4_SDA                                      0x114 0x37C 0x58C 0x4 0x3
#define SPIN117_GPIO3_IO8                                     0x114 0x37C 0x000 0x5 0x0
#define SPIN117_GPIO                                          0x114 0x37C 0x000 0x5 0x0
#define SPIN117_CORESIGHT_TRACE6                              0x114 0x37C 0x000 0x6 0x0
#define SPIN119_RAWNAND_DATA03                                0x118 0x380 0x000 0x0 0x0
#define SPIN119_QSPI_A_DATA3                                  0x118 0x380 0x000 0x1 0x0
#define SPIN119_USDHC3_WP                                     0x118 0x380 0x5B8 0x2 0x0
#define SPIN119_GPIO3_IO9                                     0x118 0x380 0x000 0x5 0x0
#define SPIN119_GPIO                                          0x118 0x380 0x000 0x5 0x0
#define SPIN119_CORESIGHT_TRACE7                              0x118 0x380 0x000 0x6 0x0
#define SPIN121_RAWNAND_DATA04                                0x11C 0x384 0x000 0x0 0x0
#define SPIN121_QSPI_B_DATA0                                  0x11C 0x384 0x000 0x1 0x0
#define SPIN121_USDHC3_DATA0                                  0x11C 0x384 0x5B4 0x2 0x0
#define SPIN121_GPIO3_IO10                                    0x11C 0x384 0x000 0x5 0x0
#define SPIN121_GPIO                                          0x11C 0x384 0x000 0x5 0x0
#define SPIN121_CORESIGHT_TRACE8                              0x11C 0x384 0x000 0x6 0x0
#define SPIN104_RAWNAND_DATA05                                0x120 0x388 0x000 0x0 0x0
#define SPIN104_QSPI_B_DATA1                                  0x120 0x388 0x000 0x1 0x0
#define SPIN104_USDHC3_DATA1                                  0x120 0x388 0x5B0 0x2 0x0
#define SPIN104_GPIO3_IO11                                    0x120 0x388 0x000 0x5 0x0
#define SPIN104_GPIO                                          0x120 0x388 0x000 0x5 0x0
#define SPIN104_CORESIGHT_TRACE9                              0x120 0x388 0x000 0x6 0x0
#define SPIN132_RAWNAND_DATA06                                0x124 0x38C 0x000 0x0 0x0
#define SPIN132_QSPI_B_DATA2                                  0x124 0x38C 0x000 0x1 0x0
#define SPIN132_USDHC3_DATA2                                  0x124 0x38C 0x5E4 0x2 0x0
#define SPIN132_GPIO3_IO12                                    0x124 0x38C 0x000 0x5 0x0
#define SPIN132_GPIO                                          0x124 0x38C 0x000 0x5 0x0
#define SPIN132_CORESIGHT_TRACE10                             0x124 0x38C 0x000 0x6 0x0
#define SPIN154_RAWNAND_DATA07                                0x128 0x390 0x000 0x0 0x0
#define SPIN154_QSPI_B_DATA3                                  0x128 0x390 0x000 0x1 0x0
#define SPIN154_USDHC3_DATA3                                  0x128 0x390 0x5E0 0x2 0x0
#define SPIN154_GPIO3_IO13                                    0x128 0x390 0x000 0x5 0x0
#define SPIN154_GPIO                                          0x128 0x390 0x000 0x5 0x0
#define SPIN154_CORESIGHT_TRACE11                             0x128 0x390 0x000 0x6 0x0
#define SPIN87_RAWNAND_DQS                                      0x12C 0x394 0x000 0x0 0x0
#define SPIN87_QSPI_A_DQS                                       0x12C 0x394 0x000 0x1 0x0
#define SPIN87_PDM_CLK                                          0x12C 0x394 0x000 0x3 0x0
#define SPIN87_I2C3_SCL                                         0x12C 0x394 0x588 0x4 0x2
#define SPIN87_GPIO3_IO14                                       0x12C 0x394 0x000 0x5 0x0
#define SPIN87_GPIO                                             0x12C 0x394 0x000 0x5 0x0
#define SPIN87_CORESIGHT_TRACE12                                0x12C 0x394 0x000 0x6 0x0
#define SPIN136_RAWNAND_RE_B                                    0x130 0x398 0x000 0x0 0x0
#define SPIN136_QSPI_B_DQS                                      0x130 0x398 0x000 0x1 0x0
#define SPIN136_USDHC3_DATA4                                    0x130 0x398 0x558 0x2 0x0
#define SPIN136_PDM_BIT_STREAM1                                 0x130 0x398 0x538 0x3 0x7
#define SPIN136_GPIO3_IO15                                      0x130 0x398 0x000 0x5 0x0
#define SPIN136_GPIO                                           0x130 0x398 0x000 0x5 0x0
#define SPIN136_CORESIGHT_TRACE13                               0x130 0x398 0x000 0x6 0x0
#define SPIN95_RAWNAND_READY_B                              0x134 0x39C 0x000 0x0 0x0
#define SPIN95_USDHC3_RESET_B                               0x134 0x39C 0x000 0x2 0x0
#define SPIN95_PDM_BIT_STREAM3                              0x134 0x39C 0x540 0x3 0x6
#define SPIN95_I2C3_SCL                                     0x134 0x39C 0x588 0x4 0x3
#define SPIN95_GPIO3_IO16                                   0x134 0x39C 0x000 0x5 0x0
#define SPIN95_GPIO                                         0x134 0x39C 0x000 0x5 0x0
#define SPIN95_CORESIGHT_TRACE14                            0x134 0x39C 0x000 0x6 0x0
#define PCIE_W_DISABLE_RAWNAND_WE_B                                    0x138 0x3A0 0x000 0x0 0x0
#define PCIE_W_DISABLE_USDHC3_CLK                                      0x138 0x3A0 0x5A0 0x2 0x0
#define PCIE_W_DISABLE_I2C3_SDA                                        0x138 0x3A0 0x5BC 0x4 0x3
#define PCIE_W_DISABLE_GPIO3_IO17                                      0x138 0x3A0 0x000 0x5 0x0
#define PCIE_W_DISABLE_GPIO                                    0x138 0x3A0 0x000 0x5 0x0
#define PCIE_W_DISABLE_CORESIGHT_TRACE15                               0x138 0x3A0 0x000 0x6 0x0
#define SPIN93_RAWNAND_WP_B                                    0x13C 0x3A4 0x000 0x0 0x0
#define SPIN93_USDHC3_CMD                                      0x13C 0x3A4 0x5DC 0x2 0x0
#define SPIN93_I2C4_SDA                                        0x13C 0x3A4 0x58C 0x4 0x4
#define SPIN93_GPIO3_IO18                                      0x13C 0x3A4 0x000 0x5 0x0
#define SPIN93_GPIO                                            0x13C 0x3A4 0x000 0x5 0x0
#define SPIN93_CORESIGHT_EVENTO                                0x13C 0x3A4 0x000 0x6 0x0
#define SPIN23_SAI5_RX_SYNC                                    0x140 0x3A8 0x4E4 0x0 0x0
#define SPIN23_GPIO3_IO19                                      0x140 0x3A8 0x000 0x5 0x0
#define SPIN23_GPIO                                            0x140 0x3A8 0x000 0x5 0x0
#define SPIN29_SAI5_RX_BCLK                                     0x144 0x3AC 0x4D0 0x0 0x0
#define SPIN29_PDM_CLK                                          0x144 0x3AC 0x000 0x4 0x0
#define SPIN29_GPIO3_IO20                                       0x144 0x3AC 0x000 0x5 0x0
#define SPIN29_GPIO                                            0x144 0x3AC 0x000 0x5 0x0
#define SPIN55_SAI5_RX_DATA0                                   0x148 0x3B0 0x4D4 0x0 0x0
#define SPIN55_PDM_BIT_STREAM0                                 0x148 0x3B0 0x534 0x4 0x0
#define SPIN55_GPIO3_IO21                                      0x148 0x3B0 0x000 0x5 0x0
#define SPIN55_GPIO                                            0x148 0x3B0 0x000 0x5 0x0
#define spin55_gpio  &gpio3 21
#define spin55_gpio_parent  &gpio3
#define spin55_gpio_pin     21
#define TOUCH_INT2                                            0x148 0x3B0 0x000 0x5 0x0
#define touch_int2  &gpio3 21
#define touch_int2_parent  &gpio3
#define touch_int2_pin     21
#define SPIN73_SAI5_RX_DATA1                                   0x14C 0x3B4 0x4D8 0x0 0x0
#define SPIN73_SAI5_TX_SYNC                                    0x14C 0x3B4 0x4EC 0x3 0x0
#define SPIN73_PDM_BIT_STREAM1                                 0x14C 0x3B4 0x538 0x4 0x0
#define SPIN73_GPIO3_IO22                                      0x14C 0x3B4 0x000 0x5 0x0
#define SPIN73_GPIO                                            0x14C 0x3B4 0x000 0x5 0x0
#define spin73_gpio &gpio3 22
#define SPIN75_SAI5_RX_DATA2                                   0x150 0x3B8 0x4DC 0x0 0x0
#define SPIN75_SAI5_TX_BCLK                                    0x150 0x3B8 0x4E8 0x3 0x0
#define SPIN75_PDM_BIT_STREAM2                                 0x150 0x3B8 0x53C 0x4 0x0
#define SPIN75_GPIO3_IO23                                      0x150 0x3B8 0x000 0x5 0x0
#define SPIN75_GPIO                                            0x150 0x3B8 0x000 0x5 0x0
#define spin75_gpio     &gpio3 23
#define TOUCH_RESET                                            0x150 0x3B8 0x000 0x5 0x0
#define touch_reset     &gpio3 23
#define SPIN79_SAI5_RX_DATA3                                   0x154 0x3BC 0x4E0 0x0 0x0
#define SPIN79_SAI5_TX_DATA0                                   0x154 0x3BC 0x000 0x3 0x0
#define SPIN79_PDM_BIT_STREAM3                                 0x154 0x3BC 0x540 0x4 0x0
#define SPIN79_GPIO3_IO24                                      0x154 0x3BC 0x000 0x5 0x0
#define SPIN79_GPIO                                            0x154 0x3BC 0x000 0x5 0x0
#define SPIN106_SAI5_MCLK                                       0x158 0x3C0 0x594 0x0 0x0
#define SPIN106_GPIO3_IO25                                      0x158 0x3C0 0x000 0x5 0x0
#define SPIN106_GPIO                                           0x158 0x3C0 0x000 0x5 0x0
#define SPIN31_SAI2_RX_SYNC                                    0x1B0 0x418 0x000 0x0 0x0
#define SPIN31_SAI5_TX_SYNC                                    0x1B0 0x418 0x4EC 0x1 0x2
#define SPIN31_SAI5_TX_DATA1                                   0x1B0 0x418 0x000 0x2 0x0
#define SPIN31_SAI2_RX_DATA1                                   0x1B0 0x418 0x5AC 0x3 0x0
#define SPIN31_UART1_DCE_TX                                    0x1B0 0x418 0x000 0x4 0x0
#define SPIN31_UART1_DTE_RX                                    0x1B0 0x418 0x4F4 0x4 0x2
#define SPIN31_GPIO4_IO21                                      0x1B0 0x418 0x000 0x5 0x0
#define SPIN31_GPIO                                            0x1B0 0x418 0x000 0x5 0x0
#define SPIN31_PDM_BIT_STREAM2                                 0x1B0 0x418 0x53C 0x6 0x7
#define SPIN37_SAI2_RX_BCLK                                     0x1B4 0x41C 0x000 0x0 0x0
#define SPIN37_SAI5_TX_BCLK                                     0x1B4 0x41C 0x4E8 0x1 0x2
#define SPIN37_UART1_DCE_RX                                     0x1B4 0x41C 0x4F4 0x4 0x3
#define SPIN37_UART1_DTE_TX                                     0x1B4 0x41C 0x000 0x4 0x0
#define SPIN37_GPIO4_IO22                                       0x1B4 0x41C 0x000 0x5 0x0
#define SPIN37_GPIO                                             0x1B4 0x41C 0x000 0x5 0x0
#define SPIN37_PDM_BIT_STREAM1                                  0x1B4 0x41C 0x538 0x6 0x8
#define SAI2_RXD_SAI2_RX_DATA0                                   0x1B8 0x420 0x000 0x0 0x0
#define SAI2_RXD_SAI5_TX_DATA0                                   0x1B8 0x420 0x000 0x1 0x0
#define SAI2_RXD_SAI2_TX_DATA1                                   0x1B8 0x420 0x000 0x3 0x0
#define SAI2_RXD_UART1_DCE_RTS_B                                 0x1B8 0x420 0x4F0 0x4 0x2
#define SAI2_RXD_UART1_DTE_CTS_B                                 0x1B8 0x420 0x000 0x4 0x0
#define SAI2_RXD_GPIO4_IO23                                      0x1B8 0x420 0x000 0x5 0x0
#define SAI2_RXD_GPIO                                            0x1B8 0x420 0x000 0x5 0x0
#define SAI2_RXD_PDM_BIT_STREAM3                                 0x1B8 0x420 0x540 0x6 0x7
#define SAI2_TXFS_SAI2_TX_SYNC                                    0x1BC 0x424 0x000 0x0 0x0
#define SAI2_TXFS_SAI5_TX_DATA1                                   0x1BC 0x424 0x000 0x1 0x0
#define SAI2_TXFS_SAI2_TX_DATA1                                   0x1BC 0x424 0x000 0x3 0x0
#define SAI2_TXFS_UART1_DCE_CTS_B                                 0x1BC 0x424 0x000 0x4 0x0
#define SAI2_TXFS_UART1_DTE_RTS_B                                 0x1BC 0x424 0x4F0 0x4 0x3
#define SAI2_TXFS_GPIO4_IO24                                      0x1BC 0x424 0x000 0x5 0x0
#define SAI2_TXFS_GPIO                                            0x1BC 0x424 0x000 0x5 0x0
#define SAI2_TXFS_PDM_BIT_STREAM2                                 0x1BC 0x424 0x53C 0x6 0x8
#define SAI2_TXC_SAI2_TX_BCLK                                     0x1C0 0x428 0x000 0x0 0x0
#define SAI2_TXC_SAI5_TX_DATA2                                    0x1C0 0x428 0x000 0x1 0x0
#define SAI2_TXC_GPIO4_IO25                                       0x1C0 0x428 0x000 0x5 0x0
#define SAI2_TXC_GPIO                                             0x1C0 0x428 0x000 0x5 0x0
#define SAI2_TXC_PDM_BIT_STREAM1                                  0x1C0 0x428 0x538 0x6 0x9
#define SAI2_TXD_SAI2_TX_DATA0                                   0x1C4 0x42C 0x000 0x0 0x0
#define SAI2_TXD_SAI5_TX_DATA3                                   0x1C4 0x42C 0x000 0x1 0x0
#define SAI2_TXD_GPIO4_IO26                                      0x1C4 0x42C 0x000 0x5 0x0
#define SAI2_TXD_GPIO                                            0x1C4 0x42C 0x000 0x5 0x0
#define SAI2_TXD_CCMSRCGPCMIX_BOOT_MODE4                         0x1C4 0x42C 0x540 0x6 0x8
#define SAI2_MCLK_SAI2_MCLK                                       0x1C8 0x430 0x000 0x0 0x0
#define SAI2_MCLK_SAI5_MCLK                                       0x1C8 0x430 0x594 0x1 0x2
#define SAI2_MCLK_GPIO4_IO27                                      0x1C8 0x430 0x000 0x5 0x0
#define SAI2_MCLK_GPIO                                            0x1C8 0x430 0x000 0x5 0x0
#define SAI2_MCLK_SAI3_MCLK                                       0x1C8 0x430 0x5C0 0x6 0x1
#define SPIN188_SAI3_RX_SYNC                                    0x1CC 0x434 0x000 0x0 0x0
#define SPIN188_GPT1_CAPTURE1                                   0x1CC 0x434 0x5F0 0x1 0x0
#define SPIN188_SAI5_RX_SYNC                                    0x1CC 0x434 0x4E4 0x2 0x2
#define SPIN188_SAI3_RX_DATA1                                   0x1CC 0x434 0x000 0x3 0x0
#define SPIN188_SPDIF1_IN                                       0x1CC 0x434 0x5CC 0x4 0x3
#define SPIN188_GPIO4_IO28                                      0x1CC 0x434 0x000 0x5 0x0
#define SPIN188_GPIO                                            0x1CC 0x434 0x000 0x5 0x0
#define spin188_gpio    &gpio4 28
#define SPIN188_PDM_BIT_STREAM0                                 0x1CC 0x434 0x534 0x6 0x5
#define SPIN186_SAI3_RX_BCLK                                     0x1D0 0x438 0x000 0x0 0x0
#define SPIN186_GPT1_CLK                                         0x1D0 0x438 0x5E8 0x1 0x0
#define SPIN186_SAI5_RX_BCLK                                     0x1D0 0x438 0x4D0 0x2 0x2
#define SPIN186_SAI2_RX_DATA1                                    0x1D0 0x438 0x5AC 0x3 0x2
#define SPIN186_UART2_DCE_CTS_B                                  0x1D0 0x438 0x000 0x4 0x0
#define SPIN186_UART2_DTE_RTS_B                                  0x1D0 0x438 0x4F8 0x4 0x2
#define SPIN186_GPIO4_IO29                                       0x1D0 0x438 0x000 0x5 0x0
#define SPIN186_GPIO                                             0x1D0 0x438 0x000 0x5 0x0
#define SPIN186_PDM_CLK                                          0x1D0 0x438 0x000 0x6 0x0
#define SPIN184_SAI3_RX_DATA0                                    0x1D4 0x43C 0x000 0x0 0x0
#define SPIN184_GPT1_COMPARE1                                    0x1D4 0x43C 0x000 0x1 0x0
#define SPIN184_SAI5_RX_DATA0                                    0x1D4 0x43C 0x4D4 0x2 0x2
#define SPIN184_SAI3_TX_DATA1                                    0x1D4 0x43C 0x000 0x3 0x0
#define SPIN184_UART2_DCE_RTS_B                                  0x1D4 0x43C 0x4F8 0x4 0x3
#define SPIN184_UART2_DTE_CTS_B                                  0x1D4 0x43C 0x000 0x4 0x0
#define SPIN184_GPIO4_IO30                                       0x1D4 0x43C 0x000 0x5 0x0
#define SPIN184_GPIO                                             0x1D4 0x43C 0x000 0x5 0x0
#define SPIN184_PDM_BIT_STREAM1                                  0x1D4 0x43C 0x538 0x6 0x10
#define SPIN101_SAI3_TX_SYNC                                    0x1D8 0x440 0x000 0x0 0x0
#define SPIN101_GPT1_CAPTURE2                                   0x1D8 0x440 0x5EC 0x1 0x0
#define SPIN101_SAI5_RX_DATA1                                   0x1D8 0x440 0x4D8 0x2 0x1
#define SPIN101_SAI3_TX_DATA1                                   0x1D8 0x440 0x000 0x3 0x0
#define SPIN101_UART2_DCE_RX                                    0x1D8 0x440 0x4FC 0x4 0x2
#define SPIN101_UART2_DTE_TX                                    0x1D8 0x440 0x000 0x4 0x0
#define SPIN101_GPIO4_IO31                                      0x1D8 0x440 0x000 0x5 0x0
#define SPIN101_GPIO                                            0x1D8 0x440 0x000 0x5 0x0
#define SPIN101_PDM_BIT_STREAM3                                 0x1D8 0x440 0x540 0x6 0x9
#define SPIN103_SAI3_TX_BCLK                                     0x1DC 0x444 0x000 0x0 0x0
#define SPIN103_GPT1_COMPARE2                                    0x1DC 0x444 0x000 0x1 0x0
#define SPIN103_SAI5_RX_DATA2                                    0x1DC 0x444 0x4DC 0x2 0x1
#define SPIN103_SAI2_TX_DATA1                                    0x1DC 0x444 0x000 0x3 0x0
#define SPIN103_UART2_DCE_TX                                     0x1DC 0x444 0x000 0x4 0x0
#define SPIN103_UART2_DTE_RX                                     0x1DC 0x444 0x4FC 0x4 0x3
#define SPIN103_GPIO5_IO0                                        0x1DC 0x444 0x000 0x5 0x0
#define SPIN103_GPIO                                             0x1DC 0x444 0x000 0x5 0x0
#define SPIN103_PDM_BIT_STREAM2                                  0x1DC 0x444 0x53C 0x6 0x9
#define SPIN146_SAI3_TX_DATA0                                    0x1E0 0x448 0x000 0x0 0x0
#define SPIN146_GPT1_COMPARE3                                    0x1E0 0x448 0x000 0x1 0x0
#define SPIN146_SAI5_RX_DATA3                                    0x1E0 0x448 0x4E0 0x2 0x1
#define SPIN146_SPDIF1_EXT_CLK                                   0x1E0 0x448 0x568 0x4 0x2
#define SPIN146_GPIO5_IO1                                        0x1E0 0x448 0x000 0x5 0x0
#define SPIN146_GPIO                                             0x1E0 0x448 0x000 0x5 0x0
#define SPIN146_CCMSRCGPCMIX_BOOT_MODE5                          0x1E0 0x448 0x000 0x6 0x0
#define SPIN69_SAI3_MCLK                                       0x1E4 0x44C 0x5C0 0x0 0x0
#define SPIN69_PWM4_OUT                                        0x1E4 0x44C 0x000 0x1 0x0
#define SPIN69_SAI5_MCLK                                       0x1E4 0x44C 0x594 0x2 0x3
#define SPIN69_SPDIF1_OUT                                      0x1E4 0x44C 0x000 0x4 0x0
#define SPIN69_GPIO5_IO2                                       0x1E4 0x44C 0x000 0x5 0x0
#define SPIN69_GPIO                                            0x1E4 0x44C 0x000 0x5 0x0
#define SPIN69_SPDIF1_IN                                       0x1E4 0x44C 0x5CC 0x6 0x4
#define SPIN161_SPDIF1_OUT                                       0x1E8 0x450 0x000 0x0 0x0
#define SPIN161_PWM3_OUT                                         0x1E8 0x450 0x000 0x1 0x0
#define SPIN161_GPIO5_IO3                                        0x1E8 0x450 0x000 0x5 0x0
#define SPIN161_GPIO                                             0x1E8 0x450 0x000 0x5 0x0
#define SPIN159_SPDIF1_IN                                        0x1EC 0x454 0x5CC 0x0 0x0
#define SPIN159_PWM2_OUT                                         0x1EC 0x454 0x000 0x1 0x0
#define SPIN159_GPIO5_IO4                                        0x1EC 0x454 0x000 0x5 0x0
#define SPIN159_GPIO                                            0x1EC 0x454 0x000 0x5 0x0
#define SPIN163_SPDIF1_EXT_CLK                              0x1F0 0x458 0x568 0x0 0x0
#define SPIN163_PWM1_OUT                                    0x1F0 0x458 0x000 0x1 0x0
#define SPIN163_GPIO5_IO5                                   0x1F0 0x458 0x000 0x5 0x0
#define SPIN163_GPIO                                         0x1F0 0x458 0x000 0x5 0x0
#define SPIN19_ECSPI1_SCLK                                   0x1F4 0x45C 0x5D8 0x0 0x0
#define SPIN19_UART3_DCE_RX                                  0x1F4 0x45C 0x504 0x1 0x0
#define SPIN19_UART3_DTE_TX                                  0x1F4 0x45C 0x000 0x1 0x0
#define SPIN19_I2C1_SCL                                      0x1F4 0x45C 0x55C 0x2 0x2
#define SPIN19_SAI5_RX_SYNC                                  0x1F4 0x45C 0x4DC 0x3 0x2
#define SPIN19_GPIO5_IO6                                     0x1F4 0x45C 0x000 0x5 0x0
#define SPIN19_GPIO                                          0x1F4 0x45C 0x000 0x5 0x0
#define SPIN21_ECSPI1_MOSI                                   0x1F8 0x460 0x5A8 0x0 0x0
#define SPIN21_UART3_DCE_TX                                  0x1F8 0x460 0x000 0x1 0x0
#define SPIN21_UART3_DTE_RX                                  0x1F8 0x460 0x504 0x1 0x1
#define SPIN21_I2C1_SDA                                      0x1F8 0x460 0x56C 0x2 0x2
#define SPIN21_SAI5_RX_BCLK                                  0x1F8 0x460 0x4D0 0x3 0x3
#define SPIN21_GPIO5_IO7                                     0x1F8 0x460 0x000 0x5 0x0
#define SPIN21_GPIO                                          0x1F8 0x460 0x000 0x5 0x0
#define SPIN22_ECSPI1_MISO                                   0x1FC 0x464 0x5C4 0x0 0x0
#define SPIN22_UART3_DCE_CTS_B                               0x1FC 0x464 0x000 0x1 0x0
#define SPIN22_UART3_DTE_RTS_B                               0x1FC 0x464 0x500 0x1 0x0
#define SPIN22_I2C2_SCL                                      0x1FC 0x464 0x5D0 0x2 0x2
#define SPIN22_SAI5_RX_DATA0                                 0x1FC 0x464 0x4D4 0x3 0x3
#define SPIN22_GPIO5_IO8                                     0x1FC 0x464 0x000 0x5 0x0
#define SPIN22_GPIO                                          0x1FC 0x464 0x000 0x5 0x0
#define SPIN24_ECSPI1_SS0                                     0x200 0x468 0x564 0x0 0x0
#define SPIN24_UART3_DCE_RTS_B                                0x200 0x468 0x500 0x1 0x1
#define SPIN24_UART3_DTE_CTS_B                                0x200 0x468 0x000 0x1 0x0
#define SPIN24_I2C2_SDA                                       0x200 0x468 0x560 0x2 0x2
#define SPIN24_SAI5_RX_DATA1                                  0x200 0x468 0x4D8 0x3 0x2
#define SPIN24_SAI5_TX_SYNC                                   0x200 0x468 0x4EC 0x4 0x3
#define SPIN24_GPIO5_IO9                                      0x200 0x468 0x000 0x5 0x0
#define SPIN24_GPIO                                           0x200 0x468 0x000 0x5 0x0
#define SPI2_SCLK_ECSPI2_SCLK                                   0x204 0x46C 0x580 0x0 0x0
#define SPI2_SCLK_UART4_DCE_RX                                  0x204 0x46C 0x50C 0x1 0x0
#define SPI2_SCLK_UART4_DTE_TX                                  0x204 0x46C 0x000 0x1 0x0
#define SPI2_SCLK_I2C3_SCL                                      0x204 0x46C 0x588 0x2 0x4
#define SPI2_SCLK_SAI5_RX_DATA2                                 0x204 0x46C 0x000 0x3 0x0
#define SPI2_SCLK_SAI5_TX_BCLK                                  0x204 0x46C 0x4E8 0x4 0x3
#define SPI2_SCLK_GPIO5_IO10                                    0x204 0x46C 0x000 0x5 0x0
#define SPI2_SCLK_GPIO                                          0x204 0x46C 0x000 0x5 0x0
#define SPI2_MOSI_ECSPI2_MOSI                                   0x208 0x470 0x590 0x0 0x0
#define SPI2_MOSI_UART4_DCE_TX                                  0x208 0x470 0x000 0x1 0x0
#define SPI2_MOSI_UART4_DTE_RX                                  0x208 0x470 0x50C 0x1 0x1
#define SPI2_MOSI_I2C3_SDA                                      0x208 0x470 0x5BC 0x2 0x4
#define SPI2_MOSI_SAI5_RX_DATA3                                 0x208 0x470 0x4E0 0x3 0x2
#define SPI2_MOSI_SAI5_TX_DATA0                                 0x208 0x470 0x000 0x4 0x0
#define SPI2_MOSI_GPIO5_IO11                                    0x208 0x470 0x000 0x5 0x0
#define SPI2_MOSI_GPIO                                          0x208 0x470 0x000 0x5 0x0
#define SPI2_MISO_ECSPI2_MISO                                   0x20C 0x474 0x578 0x0 0x0
#define SPI2_MISO_UART4_DCE_CTS_B                               0x20C 0x474 0x000 0x1 0x0
#define SPI2_MISO_UART4_DTE_RTS_B                               0x20C 0x474 0x508 0x1 0x0
#define SPI2_MISO_I2C4_SCL                                      0x20C 0x474 0x5D4 0x2 0x3
#define SPI2_MISO_SAI5_MCLK                                     0x20C 0x474 0x594 0x3 0x4
#define SPI2_MISO_GPIO5_IO12                                    0x20C 0x474 0x000 0x5 0x0
#define SPI2_MISO_GPIO                                          0x20C 0x474 0x000 0x5 0x0
#define SPIN86_ECSPI2_SS0                                     0x210 0x478 0x570 0x0 0x0
#define SPIN86_UART4_DCE_RTS_B                                0x210 0x478 0x508 0x1 0x1
#define SPIN86_UART4_DTE_CTS_B                                0x210 0x478 0x000 0x1 0x0
#define SPIN86_I2C4_SDA                                       0x210 0x478 0x58C 0x2 0x5
#define SPIN86_GPIO5_IO13                                     0x210 0x478 0x000 0x5 0x0
#define SPIN86_GPIO                                           0x210 0x478 0x000 0x5 0x0
#define SPIN94_I2C1_SCL                                         0x214 0x47C 0x55C 0x0 0x0
#define SPIN94_ENET1_MDC                                        0x214 0x47C 0x000 0x1 0x0
#define SPIN94_ECSPI1_SCLK                                      0x214 0x47C 0x5D8 0x3 0x1
#define SPIN94_GPIO5_IO14                                       0x214 0x47C 0x000 0x5 0x0
#define SPIN94_GPIO                                             0x214 0x47C 0x000 0x5 0x0
#define SPIN96_I2C1_SDA                                         0x218 0x480 0x56C 0x0 0x0
#define SPIN96_ENET1_MDIO                                       0x218 0x480 0x4C0 0x1 0x2
#define SPIN96_ECSPI1_MOSI                                      0x218 0x480 0x5A8 0x3 0x1
#define SPIN96_GPIO5_IO15                                       0x218 0x480 0x000 0x5 0x0
#define SPIN96_GPIO                                             0x218 0x480 0x000 0x5 0x0
#define SPIN196_I2C2_SCL                                         0x21C 0x484 0x5D0 0x0 0x0
#define SPIN196_ENET1_1588_EVENT1_IN                             0x21C 0x484 0x000 0x1 0x0
#define SPIN196_USDHC3_CD_B                                      0x21C 0x484 0x598 0x2 0x1
#define SPIN196_ECSPI1_MISO                                      0x21C 0x484 0x5C4 0x3 0x1
#define SPIN196_GPIO5_IO16                                       0x21C 0x484 0x000 0x5 0x0
#define SPIN196_GPIO                                             0x21C 0x484 0x000 0x5 0x0
#define SPIN194_I2C2_SDA                                         0x220 0x488 0x560 0x0 0x0
#define SPIN194_ENET1_1588_EVENT1_OUT                            0x220 0x488 0x000 0x1 0x0
#define SPIN194_USDHC3_WP                                        0x220 0x488 0x5B8 0x2 0x1
#define SPIN194_ECSPI1_SS0                                       0x220 0x488 0x564 0x3 0x1
#define SPIN194_GPIO5_IO17                                       0x220 0x488 0x000 0x5 0x0
#define SPIN194_GPIO                                              0x220 0x488 0x000 0x5 0x0
#define I2C3_SCL_I2C3_SCL                                         0x224 0x48C 0x588 0x0 0x0
#define I2C3_SCL_PWM4_OUT                                         0x224 0x48C 0x000 0x1 0x0
#define I2C3_SCL_GPT2_CLK                                         0x224 0x48C 0x000 0x2 0x0
#define I2C3_SCL_ECSPI2_SCLK                                      0x224 0x48C 0x580 0x3 0x2
#define I2C3_SCL_GPIO5_IO18                                       0x224 0x48C 0x000 0x5 0x0
#define I2C3_SCL_GPIO                                             0x224 0x48C 0x000 0x5 0x0
#define I2C3_SDA_I2C3_SDA                                         0x228 0x490 0x5BC 0x0 0x0
#define I2C3_SDA_PWM3_OUT                                         0x228 0x490 0x000 0x1 0x0
#define I2C3_SDA_GPT3_CLK                                         0x228 0x490 0x000 0x2 0x0
#define I2C3_SDA_ECSPI2_MOSI                                      0x228 0x490 0x590 0x3 0x2
#define I2C3_SDA_GPIO5_IO19                                       0x228 0x490 0x000 0x5 0x0
#define I2C3_SDA_GPIO                                            0x228 0x490 0x000 0x5 0x0
#define SPIN115_I2C4_SCL                                         0x22C 0x494 0x5D4 0x0 0x0
#define SPIN115_PWM2_OUT                                         0x22C 0x494 0x000 0x1 0x0
#define SPIN115_ECSPI2_MISO                                      0x22C 0x494 0x578 0x3 0x2
#define SPIN115_GPIO5_IO20                                       0x22C 0x494 0x000 0x5 0x0
#define SPIN115_GPIO                                             0x22C 0x494 0x000 0x5 0x0
#define NOTCONNECTED_I2C4_SDA                                         0x230 0x498 0x58C 0x0 0x0
#define NOTCONNECTED_PWM1_OUT                                         0x230 0x498 0x000 0x1 0x0
#define NOTCONNECTED_ECSPI2_SS0                                       0x230 0x498 0x570 0x3 0x1
#define NOTCONNECTED_GPIO5_IO21                                       0x230 0x498 0x000 0x5 0x0
#define SPIN33_UART1_DCE_RX                                    0x234 0x49C 0x4F4 0x0 0x0
#define SPIN33_UART1_DTE_TX                                    0x234 0x49C 0x000 0x0 0x0
#define SPIN33_ECSPI3_SCLK                                     0x234 0x49C 0x000 0x1 0x0
#define SPIN33_GPIO5_IO22                                      0x234 0x49C 0x000 0x5 0x0
#define SPIN33_GPIO                                            0x234 0x49C 0x000 0x5 0x0
#define SPIN35_UART1_DCE_TX                                    0x238 0x4A0 0x000 0x0 0x0
#define SPIN35_UART1_DTE_RX                                    0x238 0x4A0 0x4F4 0x0 0x1
#define SPIN35_ECSPI3_MOSI                                     0x238 0x4A0 0x000 0x1 0x0
#define SPIN35_GPIO5_IO23                                      0x238 0x4A0 0x000 0x5 0x0
#define SPIN35_GPIO                                            0x238 0x4A0 0x000 0x5 0x0
#define SPIN36_UART2_DCE_RX                                    0x23C 0x4A4 0x4FC 0x0 0x0
#define SPIN36_UART2_DTE_TX                                    0x23C 0x4A4 0x000 0x0 0x0
#define SPIN36_ECSPI3_MISO                                     0x23C 0x4A4 0x000 0x1 0x0
#define SPIN36_GPT1_COMPARE3                                   0x23C 0x4A4 0x000 0x3 0x0
#define SPIN36_GPIO5_IO24                                      0x23C 0x4A4 0x000 0x5 0x0
#define SPIN36_GPIO                                            0x23C 0x4A4 0x000 0x5 0x0
#define SPIN38_UART2_DCE_TX                                    0x240 0x4A8 0x000 0x0 0x0
#define SPIN38_UART2_DTE_RX                                    0x240 0x4A8 0x4FC 0x0 0x1
#define SPIN38_ECSPI3_SS0                                      0x240 0x4A8 0x000 0x1 0x0
#define SPIN38_GPT1_COMPARE2                                   0x240 0x4A8 0x000 0x3 0x0
#define SPIN38_GPIO5_IO25                                      0x240 0x4A8 0x000 0x5 0x0
#define SPIN38_GPIO                                            0x240 0x4A8 0x000 0x5 0x0
#define SPIN27_UART3_DCE_RX                                    0x244 0x4AC 0x504 0x0 0x2
#define SPIN27_UART3_DTE_TX                                    0x244 0x4AC 0x000 0x0 0x0
#define SPIN27_UART1_DCE_CTS_B                                 0x244 0x4AC 0x000 0x1 0x0
#define SPIN27_UART1_DTE_RTS_B                                 0x244 0x4AC 0x4F0 0x1 0x0
#define SPIN27_USDHC3_RESET_B                                  0x244 0x4AC 0x000 0x2 0x0
#define SPIN27_GPT1_CAPTURE2                                   0x244 0x4AC 0x5EC 0x3 0x1
#define SPIN27_GPIO5_IO26                                      0x244 0x4AC 0x000 0x5 0x0
#define SPIN27_GPIO                                            0x244 0x4AC 0x000 0x5 0x0
#define SPIN25_UART3_DCE_TX                                    0x248 0x4B0 0x000 0x0 0x0
#define SPIN25_UART3_DTE_RX                                    0x248 0x4B0 0x504 0x0 0x3
#define SPIN25_UART1_DCE_RTS_B                                 0x248 0x4B0 0x4F0 0x1 0x1
#define SPIN25_UART1_DTE_CTS_B                                 0x248 0x4B0 0x000 0x1 0x0
#define SPIN25_USDHC3_VSELECT                                  0x248 0x4B0 0x000 0x2 0x0
#define SPIN25_GPT1_CLK                                        0x248 0x4B0 0x5E8 0x3 0x1
#define SPIN25_GPIO5_IO27                                      0x248 0x4B0 0x000 0x5 0x0
#define SPIN25_GPIO                                            0x248 0x4B0 0x000 0x5 0x0
#define SPIN34_UART4_DCE_RX                                    0x24C 0x4B4 0x50C 0x0 0x2
#define SPIN34_UART4_DTE_TX                                    0x24C 0x4B4 0x000 0x0 0x0
#define SPIN34_UART2_DCE_CTS_B                                 0x24C 0x4B4 0x000 0x1 0x0
#define SPIN34_UART2_DTE_RTS_B                                 0x24C 0x4B4 0x4F8 0x1 0x0
#define SPIN34_GPT1_COMPARE1                                   0x24C 0x4B4 0x000 0x3 0x0
#define SPIN34_GPIO5_IO28                                      0x24C 0x4B4 0x000 0x5 0x0
#define SPIN34_GPIO                                            0x24C 0x4B4 0x000 0x5 0x0
#define SPIN32_UART4_DCE_TX                                    0x250 0x4B8 0x000 0x0 0x0
#define SPIN32_UART4_DTE_RX                                    0x250 0x4B8 0x50C 0x0 0x3
#define SPIN32_UART2_DCE_RTS_B                                 0x250 0x4B8 0x4F8 0x1 0x1
#define SPIN32_UART2_DTE_CTS_B                                 0x250 0x4B8 0x000 0x1 0x0
#define SPIN32_GPT1_CAPTURE1                                   0x250 0x4B8 0x5F0 0x3 0x1
#define SPIN32_GPIO5_IO29                                      0x250 0x4B8 0x000 0x5 0x0
#define SPIN32_GPIO                                            0x250 0x4B8 0x000 0x5 0x0

#endif /* __DTS_IMX8MN_PINFUNC_H */
