// Seed: 2563028245
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  always @(posedge 1 - 1 or posedge id_3);
endmodule
module module_1 (
    output tri0 id_0,
    output tri  id_1
);
  wand id_3;
  wire id_4 = id_3++;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3
  );
  wire id_6;
endmodule
