#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5557f8892470 .scope module, "io_bamse_tb" "io_bamse_tb" 2 5;
 .timescale 0 0;
v0x5557f88b69c0_0 .var "PortA", 2 0;
v0x5557f88b6ad0_0 .var "PortB", 7 0;
v0x5557f88b6be0_0 .net "PortC", 7 0, v0x5557f88b4710_0;  1 drivers
v0x5557f88b6cd0_0 .var "clk", 0 0;
v0x5557f88b6d70_0 .net "interrupt", 0 0, v0x5557f88b3040_0;  1 drivers
v0x5557f88b6eb0_0 .var "port_id", 7 0;
v0x5557f88b6f70_0 .var "port_in", 7 0;
v0x5557f88b7080_0 .net "port_out", 7 0, v0x5557f88b5150_0;  1 drivers
v0x5557f88b7190_0 .var "ren", 0 0;
v0x5557f88b7230_0 .var "rst", 0 0;
v0x5557f88b72d0_0 .var "wen", 0 0;
S_0x5557f88925f0 .scope task, "interrupt_read_PORTA" "interrupt_read_PORTA" 2 77, 2 77 0, S_0x5557f8892470;
 .timescale 0 0;
TD_io_bamse_tb.interrupt_read_PORTA ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5557f88b69c0_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557f88b69c0_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5557f88b69c0_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557f88b69c0_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5557f88b69c0_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557f88b69c0_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %end;
S_0x5557f8892770 .scope module, "ports" "io_bamse" 2 21, 3 9 0, S_0x5557f8892470;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "PortA"
    .port_info 1 /INPUT 8 "PortB"
    .port_info 2 /OUTPUT 8 "PortC"
    .port_info 3 /INPUT 8 "port_id"
    .port_info 4 /OUTPUT 8 "port_out"
    .port_info 5 /INPUT 8 "port_in"
    .port_info 6 /OUTPUT 1 "interrupt"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /INPUT 1 "rst"
    .port_info 9 /INPUT 1 "wen"
    .port_info 10 /INPUT 1 "ren"
v0x5557f88b52e0_0 .net "PortA", 2 0, v0x5557f88b69c0_0;  1 drivers
v0x5557f88b53c0_0 .net "PortB", 7 0, v0x5557f88b6ad0_0;  1 drivers
v0x5557f88b5490_0 .net "PortC", 7 0, v0x5557f88b4710_0;  alias, 1 drivers
L_0x7f5ca2c28018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5557f88b5590_0 .net/2u *"_s4", 4 0, L_0x7f5ca2c28018;  1 drivers
v0x5557f88b5630_0 .net "clk", 0 0, v0x5557f88b6cd0_0;  1 drivers
v0x5557f88b5770_0 .net "interrupt", 0 0, v0x5557f88b3040_0;  alias, 1 drivers
v0x5557f88b5810_0 .net "portA_IOC_Neg_bus", 2 0, v0x5557f888d1a0_0;  1 drivers
v0x5557f88b5900_0 .net "portA_IOC_Pos_bus", 2 0, v0x5557f88b2060_0;  1 drivers
v0x5557f88b5a10_0 .net "portA_bus", 2 0, v0x5557f88b33e0_0;  1 drivers
v0x5557f88b5b60_0 .net "portA_bus_8", 7 0, L_0x5557f88b7730;  1 drivers
v0x5557f88b5c00_0 .net "portB_bus", 7 0, v0x5557f88b3ed0_0;  1 drivers
v0x5557f88b5ca0_0 .net "portB_bus_8", 7 0, L_0x5557f88b78c0;  1 drivers
v0x5557f88b5d70_0 .net "port_id", 7 0, v0x5557f88b6eb0_0;  1 drivers
v0x5557f88b5e10_0 .net "port_in", 7 0, v0x5557f88b6f70_0;  1 drivers
v0x5557f88b5f00_0 .net "port_out", 7 0, v0x5557f88b5150_0;  alias, 1 drivers
v0x5557f88b5fd0_0 .net "ren", 0 0, v0x5557f88b7190_0;  1 drivers
v0x5557f88b6070_0 .net "rst", 0 0, v0x5557f88b7230_0;  1 drivers
v0x5557f88b6220_0 .net "wen", 0 0, v0x5557f88b72d0_0;  1 drivers
L_0x5557f88b7400 .part v0x5557f88b6f70_0, 0, 3;
L_0x5557f88b74a0 .part v0x5557f88b6f70_0, 0, 3;
L_0x5557f88b7730 .concat [ 3 5 0 0], v0x5557f88b33e0_0, L_0x7f5ca2c28018;
L_0x5557f88b78c0 .concat [ 8 0 0 0], v0x5557f88b3ed0_0;
S_0x5557f88928f0 .scope module, "PortA_IOC_Neg_Conf" "outport" 3 58, 4 4 0, S_0x5557f8892770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 3 "value_in"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 3 "port_out"
P_0x5557f887c7a0 .param/l "ADDR" 0 4 11, C4<00000011>;
P_0x5557f887c7e0 .param/l "WIDTH" 0 4 12, +C4<00000000000000000000000000000011>;
v0x5557f888ed70_0 .net "address", 7 0, v0x5557f88b6eb0_0;  alias, 1 drivers
v0x5557f888d1a0_0 .var "port_out", 2 0;
v0x5557f88b18f0_0 .net "rst", 0 0, v0x5557f88b7230_0;  alias, 1 drivers
v0x5557f88b1990_0 .net "value_in", 2 0, L_0x5557f88b74a0;  1 drivers
v0x5557f88b1a70_0 .net "wen", 0 0, v0x5557f88b72d0_0;  alias, 1 drivers
E_0x5557f88638b0 .event edge, v0x5557f88b18f0_0, v0x5557f88b1a70_0, v0x5557f888ed70_0, v0x5557f88b1990_0;
S_0x5557f88b1c20 .scope module, "PortA_IOC_Pos_Conf" "outport" 3 47, 4 4 0, S_0x5557f8892770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 3 "value_in"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 3 "port_out"
P_0x5557f8890130 .param/l "ADDR" 0 4 11, C4<00000010>;
P_0x5557f8890170 .param/l "WIDTH" 0 4 12, +C4<00000000000000000000000000000011>;
v0x5557f88b1f80_0 .net "address", 7 0, v0x5557f88b6eb0_0;  alias, 1 drivers
v0x5557f88b2060_0 .var "port_out", 2 0;
v0x5557f88b2120_0 .net "rst", 0 0, v0x5557f88b7230_0;  alias, 1 drivers
v0x5557f88b21c0_0 .net "value_in", 2 0, L_0x5557f88b7400;  1 drivers
v0x5557f88b2260_0 .net "wen", 0 0, v0x5557f88b72d0_0;  alias, 1 drivers
E_0x5557f8863af0 .event edge, v0x5557f88b18f0_0, v0x5557f88b1a70_0, v0x5557f888ed70_0, v0x5557f88b21c0_0;
S_0x5557f88b23d0 .scope module, "Port_A" "inport_ioc" 3 69, 4 72 0, S_0x5557f8892770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 3 "port_in"
    .port_info 2 /OUTPUT 3 "port_out"
    .port_info 3 /INPUT 1 "ren"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 3 "ioc_pos_conf"
    .port_info 7 /INPUT 3 "ioc_neg_conf"
    .port_info 8 /OUTPUT 1 "int_out"
    .port_info 9 /NODIR 0 ""
P_0x5557f88900a0 .param/l "ADDR" 0 4 85, C4<00000001>;
P_0x5557f88900e0 .param/l "WIDTH" 0 4 86, +C4<00000000000000000000000000000011>;
L_0x5557f885b870 .functor NOT 3, v0x5557f88b2dc0_0, C4<000>, C4<000>, C4<000>;
L_0x5557f885b940 .functor AND 3, v0x5557f88b2ce0_0, L_0x5557f885b870, C4<111>, C4<111>;
L_0x5557f8858cc0 .functor AND 3, L_0x5557f885b940, v0x5557f88b2060_0, C4<111>, C4<111>;
L_0x5557f8858d90 .functor NOT 3, v0x5557f88b2ce0_0, C4<000>, C4<000>, C4<000>;
L_0x5557f8863530 .functor AND 3, L_0x5557f8858d90, v0x5557f88b2dc0_0, C4<111>, C4<111>;
L_0x5557f8863650 .functor AND 3, L_0x5557f8863530, v0x5557f888d1a0_0, C4<111>, C4<111>;
v0x5557f88b27d0_0 .net *"_s0", 2 0, L_0x5557f885b870;  1 drivers
v0x5557f88b28d0_0 .net *"_s2", 2 0, L_0x5557f885b940;  1 drivers
v0x5557f88b29b0_0 .net *"_s6", 2 0, L_0x5557f8858d90;  1 drivers
v0x5557f88b2aa0_0 .net *"_s8", 2 0, L_0x5557f8863530;  1 drivers
v0x5557f88b2b80_0 .net "address", 7 0, v0x5557f88b6eb0_0;  alias, 1 drivers
v0x5557f88b2ce0_0 .var "c1_port", 2 0;
v0x5557f88b2dc0_0 .var "c2_port", 2 0;
v0x5557f88b2ea0_0 .net "clk", 0 0, v0x5557f88b6cd0_0;  alias, 1 drivers
v0x5557f88b2f60_0 .net "down_port", 2 0, L_0x5557f8863650;  1 drivers
v0x5557f88b3040_0 .var "int_out", 0 0;
v0x5557f88b3100_0 .var "int_reset", 0 0;
v0x5557f88b31c0_0 .net "ioc_neg_conf", 2 0, v0x5557f888d1a0_0;  alias, 1 drivers
v0x5557f88b3280_0 .net "ioc_pos_conf", 2 0, v0x5557f88b2060_0;  alias, 1 drivers
v0x5557f88b3320_0 .net "port_in", 2 0, v0x5557f88b69c0_0;  alias, 1 drivers
v0x5557f88b33e0_0 .var "port_out", 2 0;
v0x5557f88b34c0_0 .net "ren", 0 0, v0x5557f88b7190_0;  alias, 1 drivers
v0x5557f88b3580_0 .net "rst", 0 0, v0x5557f88b7230_0;  alias, 1 drivers
v0x5557f88b3620_0 .var "sync_port", 2 0;
v0x5557f88b3700_0 .net "up_port", 2 0, L_0x5557f8858cc0;  1 drivers
E_0x5557f8863d30 .event posedge, v0x5557f88b2ea0_0;
S_0x5557f88b3950 .scope module, "Port_B" "inport" 3 91, 4 35 0, S_0x5557f8892770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 8 "port_in"
    .port_info 2 /OUTPUT 8 "port_out"
    .port_info 3 /INPUT 1 "ren"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /INPUT 1 "clk"
P_0x5557f888e030 .param/l "ADDR" 0 4 45, C4<00000100>;
P_0x5557f888e070 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001000>;
v0x5557f88b3c30_0 .net "address", 7 0, v0x5557f88b6eb0_0;  alias, 1 drivers
v0x5557f88b3d10_0 .net "clk", 0 0, v0x5557f88b6cd0_0;  alias, 1 drivers
v0x5557f88b3e00_0 .net "port_in", 7 0, v0x5557f88b6ad0_0;  alias, 1 drivers
v0x5557f88b3ed0_0 .var "port_out", 7 0;
v0x5557f88b3f90_0 .net "ren", 0 0, v0x5557f88b7190_0;  alias, 1 drivers
v0x5557f88b4080_0 .net "rst", 0 0, v0x5557f88b7230_0;  alias, 1 drivers
S_0x5557f88b41c0 .scope module, "Port_C" "outport" 3 107, 4 4 0, S_0x5557f8892770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 8 "value_in"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 8 "port_out"
P_0x5557f88901c0 .param/l "ADDR" 0 4 11, C4<00000101>;
P_0x5557f8890200 .param/l "WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
v0x5557f88b4630_0 .net "address", 7 0, v0x5557f88b6eb0_0;  alias, 1 drivers
v0x5557f88b4710_0 .var "port_out", 7 0;
v0x5557f88b47f0_0 .net "rst", 0 0, v0x5557f88b7230_0;  alias, 1 drivers
v0x5557f88b4950_0 .net "value_in", 7 0, v0x5557f88b6f70_0;  alias, 1 drivers
v0x5557f88b4a10_0 .net "wen", 0 0, v0x5557f88b72d0_0;  alias, 1 drivers
E_0x5557f8863fa0 .event edge, v0x5557f88b18f0_0, v0x5557f88b1a70_0, v0x5557f888ed70_0, v0x5557f88b4950_0;
S_0x5557f88b4b50 .scope module, "input_ports" "in_port_selector" 3 120, 4 158 0, S_0x5557f8892770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 8 "in_port0"
    .port_info 2 /INPUT 8 "in_port1"
    .port_info 3 /OUTPUT 8 "out_port"
P_0x5557f88b4d20 .param/l "ADDR0" 0 4 167, C4<00000001>;
P_0x5557f88b4d60 .param/l "ADDR1" 0 4 168, C4<00000100>;
v0x5557f88b4ed0_0 .net "address", 7 0, v0x5557f88b6eb0_0;  alias, 1 drivers
v0x5557f88b4fb0_0 .net "in_port0", 7 0, L_0x5557f88b7730;  alias, 1 drivers
v0x5557f88b5090_0 .net "in_port1", 7 0, L_0x5557f88b78c0;  alias, 1 drivers
v0x5557f88b5150_0 .var "out_port", 7 0;
E_0x5557f8891ab0 .event edge, v0x5557f888ed70_0, v0x5557f88b4fb0_0, v0x5557f88b5090_0;
S_0x5557f88b6400 .scope task, "read_PORTB" "read_PORTB" 2 128, 2 128 0, S_0x5557f8892470;
 .timescale 0 0;
TD_io_bamse_tb.read_PORTB ;
    %delay 10, 0;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x5557f88b6ad0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %end;
S_0x5557f88b65d0 .scope task, "write_PORTC" "write_PORTC" 2 137, 2 137 0, S_0x5557f8892470;
 .timescale 0 0;
TD_io_bamse_tb.write_PORTC ;
    %delay 10, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5557f88b6f70_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557f88b72d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b72d0_0, 0, 1;
    %end;
S_0x5557f88b67a0 .scope task, "write_config_PORTA" "write_config_PORTA" 2 63, 2 63 0, S_0x5557f8892470;
 .timescale 0 0;
TD_io_bamse_tb.write_config_PORTA ;
    %delay 10, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5557f88b6f70_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557f88b72d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b72d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5557f88b6f70_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557f88b72d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b72d0_0, 0, 1;
    %end;
    .scope S_0x5557f88b1c20;
T_4 ;
    %wait E_0x5557f8863af0;
    %load/vec4 v0x5557f88b2120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557f88b2060_0, 0, 3;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5557f88b2260_0;
    %load/vec4 v0x5557f88b1f80_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5557f88b21c0_0;
    %store/vec4 v0x5557f88b2060_0, 0, 3;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5557f88928f0;
T_5 ;
    %wait E_0x5557f88638b0;
    %load/vec4 v0x5557f88b18f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557f888d1a0_0, 0, 3;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5557f88b1a70_0;
    %load/vec4 v0x5557f888ed70_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5557f88b1990_0;
    %store/vec4 v0x5557f888d1a0_0, 0, 3;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5557f88b23d0;
T_6 ;
    %wait E_0x5557f8863d30;
    %load/vec4 v0x5557f88b3580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557f88b3620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557f88b2ce0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557f88b2dc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557f88b33e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557f88b3100_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5557f88b3320_0;
    %assign/vec4 v0x5557f88b3620_0, 0;
    %load/vec4 v0x5557f88b3620_0;
    %assign/vec4 v0x5557f88b2ce0_0, 0;
    %load/vec4 v0x5557f88b2ce0_0;
    %assign/vec4 v0x5557f88b2dc0_0, 0;
    %load/vec4 v0x5557f88b34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5557f88b2b80_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x5557f88b2ce0_0;
    %assign/vec4 v0x5557f88b33e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557f88b3100_0, 0;
T_6.4 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557f88b3100_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5557f88b23d0;
T_7 ;
    %wait E_0x5557f8863d30;
    %load/vec4 v0x5557f88b3580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557f88b3040_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5557f88b3100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557f88b3040_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5557f88b3700_0;
    %load/vec4 v0x5557f88b2f60_0;
    %or;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557f88b3040_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5557f88b3950;
T_8 ;
    %wait E_0x5557f8863d30;
    %load/vec4 v0x5557f88b4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557f88b3ed0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5557f88b3f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5557f88b3c30_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x5557f88b3e00_0;
    %assign/vec4 v0x5557f88b3ed0_0, 0;
T_8.4 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5557f88b41c0;
T_9 ;
    %wait E_0x5557f8863fa0;
    %load/vec4 v0x5557f88b47f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557f88b4710_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5557f88b4a10_0;
    %load/vec4 v0x5557f88b4630_0;
    %pushi/vec4 5, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5557f88b4950_0;
    %store/vec4 v0x5557f88b4710_0, 0, 8;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5557f88b4b50;
T_10 ;
    %wait E_0x5557f8891ab0;
    %load/vec4 v0x5557f88b4ed0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557f88b5150_0, 0, 8;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x5557f88b4fb0_0;
    %store/vec4 v0x5557f88b5150_0, 0, 8;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x5557f88b5090_0;
    %store/vec4 v0x5557f88b5150_0, 0, 8;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5557f8892470;
T_11 ;
    %vpi_call 2 39 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5557f8892770 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557f88b69c0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557f88b6ad0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557f88b6eb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5557f88b6f70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b6cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b7230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b72d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b7190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557f88b7230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557f88b7230_0, 0, 1;
    %fork TD_io_bamse_tb.write_config_PORTA, S_0x5557f88b67a0;
    %join;
    %fork TD_io_bamse_tb.interrupt_read_PORTA, S_0x5557f88925f0;
    %join;
    %fork TD_io_bamse_tb.read_PORTB, S_0x5557f88b6400;
    %join;
    %fork TD_io_bamse_tb.write_PORTC, S_0x5557f88b65d0;
    %join;
    %delay 100, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5557f8892470;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0x5557f88b6cd0_0;
    %inv;
    %store/vec4 v0x5557f88b6cd0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "io_bamse_tb.v";
    "./io_bamse.v";
    "./gio.v";
