
---------- Begin Simulation Statistics ----------
final_tick                                  266632000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 347740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698968                       # Number of bytes of host memory used
host_op_rate                                   347568                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.44                       # Real time elapsed on the host
host_tick_rate                              602017355                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      153875                       # Number of instructions simulated
sim_ops                                        153875                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000267                       # Number of seconds simulated
sim_ticks                                   266632000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.720886                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   18231                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                19046                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4045                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             21086                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1109                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1873                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              764                       # Number of indirect misses.
system.cpu.branchPred.lookups                   26241                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          481                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2808                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      21918                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6742                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           11855                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               153875                       # Number of instructions committed
system.cpu.commit.committedOps                 153875                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       213696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.720065                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.671410                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       154247     72.18%     72.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        27341     12.79%     84.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14539      6.80%     91.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5360      2.51%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2107      0.99%     95.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1404      0.66%     95.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1700      0.80%     96.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          256      0.12%     96.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         6742      3.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       213696                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          7                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2875                       # Number of function calls committed.
system.cpu.commit.int_insts                    152768                       # Number of committed integer instructions.
system.cpu.commit.loads                         37266                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            90968     59.12%     59.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            8797      5.72%     64.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              101      0.07%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           37265     24.22%     89.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          16730     10.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            153875                       # Class of committed instruction
system.cpu.commit.refs                          53996                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      153875                       # Number of Instructions Simulated
system.cpu.committedOps                        153875                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.732803                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.732803                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 26998                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1264                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                18219                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 176398                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    92190                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     91913                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2916                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1272                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  3167                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       26241                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     28297                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        122210                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1712                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         182255                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    8306                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.098415                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              90821                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              19340                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.683537                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             217184                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.839173                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.178176                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   105384     48.52%     48.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73761     33.96%     82.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    22245     10.24%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     8584      3.95%     96.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2075      0.96%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     3162      1.46%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      263      0.12%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1116      0.51%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      594      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               217184                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         5                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        5                       # number of floating regfile writes
system.cpu.idleCycles                           49451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2931                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    23098                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.734671                       # Inst execution rate
system.cpu.iew.exec_refs                        91166                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      17136                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1122                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 39674                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 27                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4146                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                17662                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              165720                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 74030                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2377                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                195889                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     30                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6933                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2916                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7029                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          5069                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              360                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          101                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2408                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          932                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            101                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1243                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1688                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    103227                       # num instructions consuming a value
system.cpu.iew.wb_count                        159550                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.841679                       # average fanout of values written-back
system.cpu.iew.wb_producers                     86884                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.598384                       # insts written-back per cycle
system.cpu.iew.wb_sent                         159610                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   252394                       # number of integer regfile reads
system.cpu.int_regfile_writes                  121005                       # number of integer regfile writes
system.cpu.ipc                               0.577100                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.577100                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                24      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 97396     49.12%     49.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 8872      4.47%     53.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   101      0.05%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                74507     37.58%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               17359      8.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 198266                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       7                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  14                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            7                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  7                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        7618                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038423                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     113      1.48%      1.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    808     10.61%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6668     87.53%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    29      0.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 205853                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             621575                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       159543                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            177657                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     165693                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    198266                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  27                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           11844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               255                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5955                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        217184                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.912894                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.335174                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              117209     53.97%     53.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               51250     23.60%     77.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               23218     10.69%     88.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               10985      5.06%     93.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7719      3.55%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                4723      2.17%     99.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1535      0.71%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 436      0.20%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 109      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          217184                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.743586                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3184                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6334                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                39674                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17662                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      39                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           266635                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    8716                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                116753                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2833                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    96218                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16433                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups                233757                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 173246                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              131763                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     90856                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                     35                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2916                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 17903                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15010                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 5                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           233752                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            575                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 27                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     14721                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             27                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       372450                       # The number of ROB reads
system.cpu.rob.rob_writes                      334949                       # The number of ROB writes
system.cpu.timesIdled                            3046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2046                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        24760                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              3                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          271                       # Transaction distribution
system.membus.trans_dist::CleanEvict              688                       # Transaction distribution
system.membus.trans_dist::ReadExReq               180                       # Transaction distribution
system.membus.trans_dist::ReadExResp              180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        86720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   86720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1087                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1087    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1087                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3130000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5694000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             11314                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3426                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1063                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3434                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7880                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           11                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           11                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        26854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 37148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       439040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1067456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1506496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             962                       # Total snoops (count)
system.tol2bus.snoopTraffic                     17344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13350                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000225                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014990                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13347     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13350                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           47084000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             17.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          26849990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10310991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2855                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8438                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11293                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2855                       # number of overall hits
system.l2.overall_hits::.cpu.data                8438                       # number of overall hits
system.l2.overall_hits::total                   11293                       # number of overall hits
system.l2.demand_misses::.cpu.inst                579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                505                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1084                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               579                       # number of overall misses
system.l2.overall_misses::.cpu.data               505                       # number of overall misses
system.l2.overall_misses::total                  1084                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     55417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     47397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        102814000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     55417000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     47397000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       102814000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             8943                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12377                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            8943                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12377                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.168608                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.056469                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087582                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.168608                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.056469                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087582                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95711.571675                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93855.445545                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94846.863469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95711.571675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93855.445545                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94846.863469                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 271                       # number of writebacks
system.l2.writebacks::total                       271                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1084                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1084                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43837000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     37297000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     81134000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43837000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     37297000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     81134000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.168608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.056469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087582                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.168608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.056469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087582                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75711.571675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73855.445545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74846.863469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75711.571675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73855.445545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74846.863469                       # average overall mshr miss latency
system.l2.replacements                            962                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         7736                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7736                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         7736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7736                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3426                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3426                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3426                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3426                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               883                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   883                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 180                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     16415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.169332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.169332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91194.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91194.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     12815000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12815000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.169332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.169332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71194.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71194.444444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2855                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2855                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     55417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.168608                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.168608                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95711.571675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95711.571675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43837000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43837000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.168608                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.168608                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75711.571675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75711.571675                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          325                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             325                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30982000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30982000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.041244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95329.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95329.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24482000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24482000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.041244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75329.230769                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75329.230769                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               3                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.272727                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.272727                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        87000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        87000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.272727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   123.740703                       # Cycle average of tags in use
system.l2.tags.total_refs                       24757                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1098                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.547359                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.655649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        61.188574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        61.896479                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.478036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.483566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966724                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    199178                       # Number of tag accesses
system.l2.tags.data_accesses                   199178                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          37056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              69376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        37056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           17344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          271                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                271                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         138978067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         121215758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             260193825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    138978067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        138978067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       65048456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             65048456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       65048456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        138978067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        121215758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            325242281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000237282250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           14                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           14                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2356                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                215                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1084                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        271                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1084                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      271                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     65                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7078750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                26185000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6946.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25696.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      870                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     216                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1084                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  271                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    498.716981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   342.429750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   365.819440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           22     13.84%     13.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           28     17.61%     31.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24     15.09%     46.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      9.43%     55.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      6.92%     62.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      7.55%     70.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      3.14%     73.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.52%     76.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           38     23.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          159                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.928571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.628576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.787994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             4     28.57%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             1      7.14%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             1      7.14%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4     28.57%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      7.14%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      7.14%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            14                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.357143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.342110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.744946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               11     78.57%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      7.14%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  65216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   14656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   69376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                17344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       244.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        54.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    260.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     266527000                       # Total gap between requests
system.mem_ctrls.avgGap                     196698.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        37056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 138978067.148729354143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 105613729.784872040153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 54967145.728944763541                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          271                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14135750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12049250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4812257500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24414.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23859.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17757407.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2334780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1049220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         64098780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         48408960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          137376195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.227711                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    125204500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    132587500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               771120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4940880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         64259520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         48273600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          139691310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.910521                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    124936750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    132855250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        24444                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            24444                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        24444                       # number of overall hits
system.cpu.icache.overall_hits::total           24444                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3853                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3853                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3853                       # number of overall misses
system.cpu.icache.overall_misses::total          3853                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    150857000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150857000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    150857000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150857000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        28297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        28297                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        28297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        28297                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.136163                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.136163                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.136163                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.136163                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39153.127433                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39153.127433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39153.127433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39153.127433                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3426                       # number of writebacks
system.cpu.icache.writebacks::total              3426                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          419                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          419                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          419                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          419                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3434                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3434                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3434                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3434                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128945000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128945000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128945000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128945000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.121356                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.121356                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.121356                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.121356                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37549.504950                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37549.504950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37549.504950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37549.504950                       # average overall mshr miss latency
system.cpu.icache.replacements                   3426                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        24444                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           24444                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3853                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3853                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    150857000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150857000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        28297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        28297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.136163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.136163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39153.127433                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39153.127433                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          419                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          419                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128945000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128945000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.121356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.121356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37549.504950                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37549.504950                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.985377                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               27878                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3434                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.118229                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.985377                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             60028                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            60028                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        35400                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            35400                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        35400                       # number of overall hits
system.cpu.dcache.overall_hits::total           35400                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        19527                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19527                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19527                       # number of overall misses
system.cpu.dcache.overall_misses::total         19527                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    630234177                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    630234177                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    630234177                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    630234177                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        54927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        54927                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        54927                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        54927                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.355508                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.355508                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.355508                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.355508                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32275.012905                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32275.012905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32275.012905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32275.012905                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        33521                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.429037                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7736                       # number of writebacks
system.cpu.dcache.writebacks::total              7736                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10573                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10573                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8954                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8954                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    292009774                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    292009774                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    292009774                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    292009774                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.163016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.163016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.163016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.163016                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32612.215099                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32612.215099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32612.215099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32612.215099                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8946                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        22488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    473557000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    473557000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        38197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        38197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.411263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.411263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30145.585333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30145.585333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7827                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7827                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7882                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7882                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    242400000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    242400000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.206351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.206351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30753.615834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30753.615834                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        12912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    156677177                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    156677177                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        16730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        16730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.228213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.228213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41036.452855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41036.452855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     49609774                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49609774                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.064077                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064077                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46277.774254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46277.774254                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.963620                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               44354                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8954                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.953540                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            447000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.963620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            118808                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           118808                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    266632000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    266632000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
