HelpInfo,C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd'.||top.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/44||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd'.||top.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/45||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\PH_PWM.vhd'.||top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_deadband.vhd'.||top.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd'.||top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd'.||top.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/49||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/51||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/82||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/84||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/86||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/88||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/90||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/92||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/94||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/96||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/98||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/100||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/102||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/104||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/106||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/108||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/110||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/112||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/114||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/116||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/118||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/120||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/122||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/124||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/126||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/128||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/130||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/132||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/134||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/136||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/138||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/140||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/142||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/144||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/146||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/148||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/150||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/152||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/154||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/156||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/158||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/160||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/162||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/164||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/166||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/168||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/170||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/172||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/174||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/176||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/178||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/180||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/182||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/184||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/186||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/188||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/190||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/192||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/194||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/196||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/198||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/200||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/202||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/204||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/206||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/208||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/210||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/212||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/214||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/216||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/218||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/220||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/222||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/260||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/262||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/264||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/266||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/268||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/270||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/272||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/274||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/276||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/278||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/280||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/282||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/284||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/286||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/288||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/290||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/292||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/294||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/296||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/298||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/300||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/302||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/304||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/306||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/308||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/310||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/312||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/314||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/316||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/318||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/320||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/322||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/324||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/326||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/328||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/330||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/332||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/334||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/336||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/338||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/340||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/342||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/344||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/346||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/348||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/350||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/352||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/354||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/356||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/358||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/360||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/362||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/364||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/366||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/368||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/370||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/372||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/374||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/376||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/378||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/380||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/382||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/384||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/386||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/388||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/390||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/392||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/394||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/396||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/398||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/400||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG238||@W:Instantiation will not be bound to the VHDL entity. For mixed HDL, only integer/real/string generics on the VHDL side are supported.  Change VHDL generic types to one of the supported types for mixed HDL usage.||top.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/433||cmd_server.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmd_server.v'/linenumber/48
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/442||afifo.v(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/93
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/443||afifo.v(110);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/444||afifo.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/127
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/445||afifo.v(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/140
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/446||afifo.v(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/169
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/447||afifo.v(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/185
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/448||afifo.v(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=8||top.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/450||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of wgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/451||afifo.v(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/128
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of rgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/452||afifo.v(186);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/186
Implementation;Synthesis||CG794||@N: Using module cmn_uart from library work||top.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/474||cmd_server.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmd_server.v'/linenumber/48
Implementation;Synthesis||CL169||@W:Pruning unused register clk2meghz_div[15:0]. Make sure that there are no unused intermediate registers.||top.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/482||CLK_GEN.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/492||afifo.v(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/93
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/493||afifo.v(110);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/494||afifo.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/127
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/495||afifo.v(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/140
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/496||afifo.v(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/169
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/497||afifo.v(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/185
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/498||afifo.v(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=8||top.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/500||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of wgray[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/501||afifo.v(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/128
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of rgray[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/502||afifo.v(186);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/186
Implementation;Synthesis||CL169||@W:Pruning unused register startb_d1. Make sure that there are no unused intermediate registers.||top.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/506||OSCILLATOR_COUNTER.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/149
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 16 of sp[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/507||OSCILLATOR_COUNTER.v(124);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/124
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/508||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/509||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/510||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/511||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/512||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/513||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/514||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/515||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/516||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/517||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/518||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/519||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/520||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/521||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/522||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/523||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of OSC_CT_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/524||OSCILLATOR_COUNTER.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/111
Implementation;Synthesis||CG794||@N: Using module serial_eeprom_if from library work||top.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/530||EEPROM_OPB_IF.v(99);liberoaction://cross_probe/hdl/file/'<project>\hdl\EEPROM_OPB_IF.v'/linenumber/99
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=16||top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/539||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=16||top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/540||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/544||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/545||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/546||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/547||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/548||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/549||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/550||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/551||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/552||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/553||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/554||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/555||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/556||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/557||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/558||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 16 of OPB_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/559||ADC_ADS8864_IF.v(336);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/336
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=16, width=24||top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/567||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=16, width=24||top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/568||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/578||afifo.v(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/93
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/579||afifo.v(110);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/580||afifo.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/127
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/581||afifo.v(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/140
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/582||afifo.v(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/169
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/583||afifo.v(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/185
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/584||afifo.v(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=24||top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/586||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of wgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/587||afifo.v(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/128
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of rgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/588||afifo.v(186);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/186
Implementation;Synthesis||CL113||@W:Feedback mux created for signal GPIO_FREE_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/598||GPIO.v(471);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/471
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DEBUG_IF_REG[31:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/599||GPIO.v(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/457
Implementation;Synthesis||CL113||@W:Feedback mux created for signal ADCSELMUX_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/600||GPIO.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/448
Implementation;Synthesis||CL177||@W:Sharing sequential element ADCSELMUX_IF_REG and merging GPIO_FREE_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/601||GPIO.v(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/448
Implementation;Synthesis||CL113||@W:Feedback mux created for signal CCHL_IF_REG[31:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/602||GPIO.v(433);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/433
Implementation;Synthesis||CL113||@W:Feedback mux created for signal EXT_BRAKE_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/603||GPIO.v(424);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/424
Implementation;Synthesis||CL177||@W:Sharing sequential element EXT_BRAKE_IF_REG and merging GPIO_FREE_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/604||GPIO.v(424);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/424
Implementation;Synthesis||CL113||@W:Feedback mux created for signal MAINS_LEVEL_IF_REG[31:17]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/605||GPIO.v(413);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/413
Implementation;Synthesis||CL113||@W:Feedback mux created for signal SERVICE_PENDANT_IF_REG[31:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/606||GPIO.v(404);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/404
Implementation;Synthesis||CL177||@W:Sharing sequential element SERVICE_PENDANT_IF_REG and merging GPIO_FREE_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/607||GPIO.v(404);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/404
Implementation;Synthesis||CL113||@W:Feedback mux created for signal STAND_IF_REG[31:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/608||GPIO.v(392);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/392
Implementation;Synthesis||CL113||@W:Feedback mux created for signal LIFT_96V_IF_REG[31:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/609||GPIO.v(377);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/377
Implementation;Synthesis||CL177||@W:Sharing sequential element LIFT_96V_IF_REG and merging CCHL_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/610||GPIO.v(377);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/377
Implementation;Synthesis||CL113||@W:Feedback mux created for signal LIFT_MOTOR_SENSOR_IF_REG[31:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/611||GPIO.v(363);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/363
Implementation;Synthesis||CL177||@W:Sharing sequential element LIFT_MOTOR_SENSOR_IF_REG and merging DEBUG_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/612||GPIO.v(363);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/363
Implementation;Synthesis||CL113||@W:Feedback mux created for signal SPD_EMOPS_IF_REG[31:24]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/613||GPIO.v(345);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/345
Implementation;Synthesis||CL113||@W:Feedback mux created for signal SPD_DMD_IF_REG[31:22]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/614||GPIO.v(329);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/329
Implementation;Synthesis||CL113||@W:Feedback mux created for signal GANTRY_BRAKE_IF_REG[31:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/615||GPIO.v(315);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/315
Implementation;Synthesis||CL177||@W:Sharing sequential element GANTRY_BRAKE_IF_REG and merging DEBUG_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/616||GPIO.v(315);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/315
Implementation;Synthesis||CL113||@W:Feedback mux created for signal GANTRY_96V_IF_REG[31:24]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/617||GPIO.v(297);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/297
Implementation;Synthesis||CL177||@W:Sharing sequential element GANTRY_96V_IF_REG and merging SPD_EMOPS_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/618||GPIO.v(297);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/297
Implementation;Synthesis||CL113||@W:Feedback mux created for signal GANTRY_EMOPS_IF_REG[31:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/619||GPIO.v(285);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/285
Implementation;Synthesis||CL177||@W:Sharing sequential element GANTRY_EMOPS_IF_REG and merging STAND_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/620||GPIO.v(285);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/285
Implementation;Synthesis||CL113||@W:Feedback mux created for signal POWER_IF_REG[31:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/621||GPIO.v(272);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/272
Implementation;Synthesis||CL177||@W:Sharing sequential element POWER_IF_REG and merging STAND_IF_REG. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/622||GPIO.v(272);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/272
Implementation;Synthesis||CL250||@W:All reachable assignments to SPD_DMD_IF_REG[31:22] assign 0, register removed by optimization||top.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/623||GPIO.v(329);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/329
Implementation;Synthesis||CL250||@W:All reachable assignments to SPD_EMOPS_IF_REG[31:24] assign 0, register removed by optimization||top.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/624||GPIO.v(345);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/345
Implementation;Synthesis||CL250||@W:All reachable assignments to STAND_IF_REG[31:18] assign 0, register removed by optimization||top.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/625||GPIO.v(392);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/392
Implementation;Synthesis||CL250||@W:All reachable assignments to MAINS_LEVEL_IF_REG[31:17] assign 0, register removed by optimization||top.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/626||GPIO.v(413);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/413
Implementation;Synthesis||CL250||@W:All reachable assignments to CCHL_IF_REG[31:21] assign 0, register removed by optimization||top.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/627||GPIO.v(433);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/433
Implementation;Synthesis||CL250||@W:All reachable assignments to DEBUG_IF_REG[31:20] assign 0, register removed by optimization||top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/628||GPIO.v(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/457
Implementation;Synthesis||CL250||@W:All reachable assignments to GPIO_FREE_IF_REG[31:16] assign 0, register removed by optimization||top.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/629||GPIO.v(471);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/471
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/630||GPIO.v(480);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/480
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/631||GPIO.v(480);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/480
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/632||GPIO.v(480);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/480
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/633||GPIO.v(480);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/480
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/634||GPIO.v(480);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/480
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/635||GPIO.v(480);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/480
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/636||GPIO.v(480);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/480
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/637||GPIO.v(480);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/480
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 24 of OPB_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/638||GPIO.v(480);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/480
Implementation;Synthesis||CG238||@W:Instantiation will not be bound to the VHDL entity. For mixed HDL, only integer/real/string generics on the VHDL side are supported.  Change VHDL generic types to one of the supported types for mixed HDL usage.||top.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/640||MSSB_IF.v(261);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/261
Implementation;Synthesis||CG794||@N: Using module cmn_uart from library work||top.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/642||MSSB_IF.v(261);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/261
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/644||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/645||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/646||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/647||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/648||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/649||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/650||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/651||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/652||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/653||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/654||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/655||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/656||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/657||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/658||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/659||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/660||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/661||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/662||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/663||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/664||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/665||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/666||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/667||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/668||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/669||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/670||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/671||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/672||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL190||@W:Optimizing register bit mssb_status[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/673||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 2 of mssb_status[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/674||MSSB_IF.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/209
Implementation;Synthesis||CG794||@N: Using module cmn_pwm from library work||top.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/681||cmn_pwm_wrapper.v(303);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/303
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/683||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/684||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/685||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/686||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/687||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/688||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/689||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/690||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/691||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/692||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/693||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/694||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/695||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit pwm_status[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/696||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 24 of pwm_status[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/697||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 2 of pwm_status[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/698||cmn_pwm_wrapper.v(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/262
Implementation;Synthesis||CL190||@W:Optimizing register bit sync_cntr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/706||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit sync_cntr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/707||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit sync_cntr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/708||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit sync_cntr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/709||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit sync_cntr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/710||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit sync_cntr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/711||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 2 of sync_cntr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/712||cmn_pwm_wrapper.v(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/238
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/713||cmn_pwm_wrapper.v(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/200
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine state||top.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/719||cmn_pwm_wrapper.v(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/200
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/720||cmn_pwm_wrapper.v(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/723||MSSB_IF.v(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/91
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/728||MSSB_IF.v(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/30
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of OPB_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/731||GPIO.v(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/19
Implementation;Synthesis||CL190||@W:Optimizing register bit watchdog_time_100us[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/734||FPGA_WD.v(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\FPGA_WD.v'/linenumber/31
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of watchdog_time_100us[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/735||FPGA_WD.v(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\FPGA_WD.v'/linenumber/31
Implementation;Synthesis||CL159||@N: Input OPB_CLK is unused.||top.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/736||FPGA_WD.v(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\FPGA_WD.v'/linenumber/20
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/739||DAC_DACx0504_IF.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_DACx0504_IF.v'/linenumber/127
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/746||DAC_DACx0504_IF.v(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_DACx0504_IF.v'/linenumber/19
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of OPB_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/747||DAC_DACx0504_IF.v(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_DACx0504_IF.v'/linenumber/20
Implementation;Synthesis||CL190||@W:Optimizing register bit conv_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/754||ADC_ADS8864_IF.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/130
Implementation;Synthesis||CL190||@W:Optimizing register bit conv_count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/755||ADC_ADS8864_IF.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/130
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/756||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/757||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of time_out_count[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/758||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 6 of conv_count[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/759||ADC_ADS8864_IF.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/130
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register status.||top.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/760||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine status||top.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/769||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/770||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine state||top.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/796||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/797||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/798||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/799||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/800||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/801||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL190||@W:Optimizing register bit time_out_count[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/802||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL169||@W:Pruning unused register time_out_count[5:0]. Make sure that there are no unused intermediate registers.||top.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/803||ADC_ADS8864_IF.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/804||ADC_ADS8864_IF.v(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of OPB_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/805||ADC_ADS8864_IF.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/60
Implementation;Synthesis||CL246||@W:Input port bits 27 to 24 of EEP_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/810||EEPROM_OPB_IF.v(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\EEPROM_OPB_IF.v'/linenumber/7
Implementation;Synthesis||CL159||@N: Input EEP_RE is unused.||top.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/811||EEPROM_OPB_IF.v(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\EEPROM_OPB_IF.v'/linenumber/8
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of OSC_CT_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/816||OSCILLATOR_COUNTER.v(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/29
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of CLK_GEN_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/821||CLK_GEN.v(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/34
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/828||opb_emu_target.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\opb_emu_target.v'/linenumber/130
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of timeout_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/838||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/839||msg_write.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/74
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of timeout_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/851||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/852||msg_read.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/74
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 3 of state[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/853||msg_read.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/74
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\serial_eeprom_if.vhd'.||top.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/882||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd'.||top.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/883||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\PH_PWM.vhd'.||top.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/884||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_deadband.vhd'.||top.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/885||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_debouncer.vhd'.||top.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/886||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_pwm.vhd'.||top.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/887||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/889||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.cmn_pwm.rtl.||top.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/890||cmn_pwm.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/24
Implementation;Synthesis||CD326||@W:Port half_period_strobe of entity work.ph_pwm is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/891||cmn_pwm.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/128
Implementation;Synthesis||CD326||@W:Port half_period_strobe of entity work.ph_pwm is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/892||cmn_pwm.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/226
Implementation;Synthesis||CD326||@W:Port start_period of entity work.ph_pwm is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/893||cmn_pwm.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/226
Implementation;Synthesis||CD638||@W:Signal enable is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/894||cmn_pwm.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/63
Implementation;Synthesis||CD638||@W:Signal pd_pwm6_out is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/895||cmn_pwm.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/64
Implementation;Synthesis||CD638||@W:Signal pd_pwm6_out_n is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/896||cmn_pwm.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/65
Implementation;Synthesis||CD638||@W:Signal en_pd_pwm6_out is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/897||cmn_pwm.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/66
Implementation;Synthesis||CD638||@W:Signal not_used is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/898||cmn_pwm.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/67
Implementation;Synthesis||CD630||@N: Synthesizing work.cmn_deadband.rtl.||top.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/899||cmn_deadband.vhd(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/45
Implementation;Synthesis||CD231||@N: Using onehot encoding for type db_state_type. For example, enumeration db_state_00 is mapped to "10000".||top.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/900||cmn_deadband.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/66
Implementation;Synthesis||CD630||@N: Synthesizing work.ph_pwm.behavioral.||top.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/904||PH_PWM.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.cmn_debouncer.rtl.||top.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/908||cmn_debouncer.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/22
Implementation;Synthesis||CL265||@W:Removing unused bit 9 of sync_mot_pwm_param45_3(9 downto 0). Either assign all bits or reduce the width of the signal.||top.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/914||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||CL265||@W:Removing unused bit 9 of sync_mot_pwm_param23_3(9 downto 0). Either assign all bits or reduce the width of the signal.||top.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/915||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||CL265||@W:Removing unused bit 9 of sync_mot_pwm_param01_3(9 downto 0). Either assign all bits or reduce the width of the signal.||top.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/916||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||CL265||@W:Removing unused bit 9 of valid_mot_pwm_param45_4(9 downto 0). Either assign all bits or reduce the width of the signal.||top.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/917||cmn_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/157
Implementation;Synthesis||CL265||@W:Removing unused bit 9 of valid_mot_pwm_param23_4(9 downto 0). Either assign all bits or reduce the width of the signal.||top.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/918||cmn_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/157
Implementation;Synthesis||CL265||@W:Removing unused bit 9 of valid_mot_pwm_param01_6(9 downto 0). Either assign all bits or reduce the width of the signal.||top.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/919||cmn_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/157
Implementation;Synthesis||CD630||@N: Synthesizing work.cmn_uart.rtl.||top.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/923||cmn_uart.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/42
Implementation;Synthesis||CD231||@N: Using onehot encoding for type uart_tx_states. For example, enumeration idle is mapped to "10000".||top.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/924||cmn_uart.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/127
Implementation;Synthesis||CD233||@N: Using sequential encoding for type uart_rx_states.||top.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/925||cmn_uart.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/142
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/926||cmn_uart.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/280
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/927||cmn_uart.vhd(468);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/468
Implementation;Synthesis||CL169||@W:Pruning unused register uart_rx_stop_count_1(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/930||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL169||@W:Pruning unused register uart_tx_stop_count_2(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/931||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CD630||@N: Synthesizing work.serial_eeprom_if.rtl.||top.srr(933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/933||serial_eeprom_if.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/28
Implementation;Synthesis||CD231||@N: Using onehot encoding for type eeprom_cycle_state_type. For example, enumeration idle is mapped to "100000000000".||top.srr(934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/934||serial_eeprom_if.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/53
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/935||serial_eeprom_if.vhd(298);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/298
Implementation;Synthesis||CD630||@N: Synthesizing work.cmn_uart.rtl.||top.srr(941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/941||cmn_uart.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/42
Implementation;Synthesis||CD231||@N: Using onehot encoding for type uart_tx_states. For example, enumeration idle is mapped to "10000".||top.srr(942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/942||cmn_uart.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/127
Implementation;Synthesis||CD233||@N: Using sequential encoding for type uart_rx_states.||top.srr(943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/943||cmn_uart.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/142
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/944||cmn_uart.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/280
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/945||cmn_uart.vhd(468);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/468
Implementation;Synthesis||CL169||@W:Pruning unused register uart_rx_stop_count_1(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/948||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL169||@W:Pruning unused register uart_tx_stop_count_2(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/949||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_rx_state.||top.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/952||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine uart_rx_state||top.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/959||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_tx_state.||top.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/960||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine uart_tx_state||top.srr(968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/968||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL159||@N: Input uart_active is unused.||top.srr(969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/969||cmn_uart.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/67
Implementation;Synthesis||CL190||@W:Optimizing register bit bit_cntr(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/972||serial_eeprom_if.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/100
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of bit_cntr(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/973||serial_eeprom_if.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/100
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register eeprom_cycle_state.||top.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/974||serial_eeprom_if.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/100
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine eeprom_cycle_state||top.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/989||serial_eeprom_if.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/100
Implementation;Synthesis||CL246||@W:Input port bits 3 to 2 of eeprom_inst(3 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/990||serial_eeprom_if.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/40
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_rx_state.||top.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/993||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine uart_rx_state||top.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1000||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_tx_state.||top.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1001||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine uart_tx_state||top.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1009||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL159||@N: Input uart_active is unused.||top.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1010||cmn_uart.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/67
Implementation;Synthesis||CL190||@W:Optimizing register bit debounce_cntr(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1013||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of debounce_cntr(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1014||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit debounce_cntr(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1015||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of debounce_cntr(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1016||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit debounce_cntr(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1017||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of debounce_cntr(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1018||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL190||@W:Optimizing register bit debounce_cntr(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1019||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of debounce_cntr(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1020||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register DB_STATE.||top.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1025||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||top.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1154||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||top.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1155||null;null
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.msg_buffer_inst.tx_fifo_inst.o_rempty is being ignored due to limitations in architecture. ||top.srr(1174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1174||afifo.v(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/199
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.msg_buffer_inst.tx_fifo_inst.o_wfull is being ignored due to limitations in architecture. ||top.srr(1175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1175||afifo.v(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/141
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_data_out_stb is being ignored due to limitations in architecture. ||top.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1176||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_filter[1:0] is being ignored due to limitations in architecture. ||top.srr(1177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1177||cmn_uart.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_bit is being ignored due to limitations in architecture. ||top.srr(1178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1178||cmn_uart.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_count[2:0] is being ignored due to limitations in architecture. ||top.srr(1179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1179||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.oversample_baud_counter[5:0] is being ignored due to limitations in architecture. ||top.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1180||cmn_uart.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/300
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_tx_count[2:0] is being ignored due to limitations in architecture. ||top.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1181||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_data_block[7:0] is being ignored due to limitations in architecture. ||top.srr(1182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1182||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_tx_data_block[7:0] is being ignored due to limitations in architecture. ||top.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1183||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.baud_counter[3:0] is being ignored due to limitations in architecture. ||top.srr(1184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1184||cmn_uart.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/199
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.next_command_ready is being ignored due to limitations in architecture. ||top.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1185||cmn_uart.vhd(476);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/476
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_tx_data is being ignored due to limitations in architecture. ||top.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1186||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.oversample_baud_tick is being ignored due to limitations in architecture. ||top.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1187||cmn_uart.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/300
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_sync_clock[3:0] is being ignored due to limitations in architecture. ||top.srr(1188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1188||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_data_in_ack is being ignored due to limitations in architecture. ||top.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1189||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance osc_counter_0.opb_fifo_inst.o_rempty is being ignored due to limitations in architecture. ||top.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1190||afifo.v(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/199
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance osc_counter_0.opb_fifo_inst.o_wfull is being ignored due to limitations in architecture. ||top.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1191||afifo.v(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/141
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance eeprom_0.eeprom_if_0.bit_cntr[3:0] is being ignored due to limitations in architecture. ||top.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1192||serial_eeprom_if.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_eeprom_if.vhd'/linenumber/100
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.clk_aq_low[1:0] is being ignored due to limitations in architecture. ||top.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1193||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.clk_aq_high[1:0] is being ignored due to limitations in architecture. ||top.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1194||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.ram_wr_pt[9:0] is being ignored due to limitations in architecture. ||top.srr(1195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1195||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.ram_wr_clk is being ignored due to limitations in architecture. ||top.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1196||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.data_count[10:0] is being ignored due to limitations in architecture. ||top.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1197||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.ADC_CNVST is being ignored due to limitations in architecture. ||top.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1198||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.ADC_SCLK_en is being ignored due to limitations in architecture. ||top.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1199||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.sdout_buf[15:0] is being ignored due to limitations in architecture. ||top.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1200||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.conv_count[5:0] is being ignored due to limitations in architecture. ||top.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1201||adc_ads8864_if.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/130
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.clk_div_sd[15:0] is being ignored due to limitations in architecture. ||top.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1202||adc_ads8864_if.v(370);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/370
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.clk_div_aq[15:0] is being ignored due to limitations in architecture. ||top.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1203||adc_ads8864_if.v(370);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/370
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance adc_0.data_length[11:0] is being ignored due to limitations in architecture. ||top.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1204||adc_ads8864_if.v(370);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/370
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance dac_0.opb_fifo_inst.o_rempty is being ignored due to limitations in architecture. ||top.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1205||afifo.v(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/199
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance dac_0.opb_fifo_inst.o_wfull is being ignored due to limitations in architecture. ||top.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1206||afifo.v(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/141
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_data_out_stb is being ignored due to limitations in architecture. ||top.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1207||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_filter[1:0] is being ignored due to limitations in architecture. ||top.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1208||cmn_uart.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_bit is being ignored due to limitations in architecture. ||top.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1209||cmn_uart.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_count[2:0] is being ignored due to limitations in architecture. ||top.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1210||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_tx_count[2:0] is being ignored due to limitations in architecture. ||top.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1211||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.oversample_baud_counter[2:0] is being ignored due to limitations in architecture. ||top.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1212||cmn_uart.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/300
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_data_block[7:0] is being ignored due to limitations in architecture. ||top.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1213||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_tx_data_block[7:0] is being ignored due to limitations in architecture. ||top.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1214||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.baud_counter[3:0] is being ignored due to limitations in architecture. ||top.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1215||cmn_uart.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/199
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.next_command_ready is being ignored due to limitations in architecture. ||top.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1216||cmn_uart.vhd(476);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/476
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_tx_data is being ignored due to limitations in architecture. ||top.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1217||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_sync_clock[3:0] is being ignored due to limitations in architecture. ||top.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1218||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.oversample_baud_tick is being ignored due to limitations in architecture. ||top.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1219||cmn_uart.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/300
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance mssb_if_1.cmn_uart_inst.uart_rx_data_in_ack is being ignored due to limitations in architecture. ||top.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1220||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1171||@N: Found instance lift_mot_if_0.pwm_0.i_brk_pwm.start_timer[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1221||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||MO156||@W:RAM ram_1[15:0] removed due to constant propagation. ||top.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1228||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance PA_RADDR[9:0] (in view: work.DP_RAM_2R_1W_16s_10s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1235||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance next_command_ready (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1236||cmn_uart.vhd(476);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/476
Implementation;Synthesis||BN362||@N: Removing sequential instance mem[7:0] (in view: work.afifo_8s_2s_8s_2s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||top.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1237||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_1_reg[15:0] (in view: work.DP_RAM_2R_1W_16s_10s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1238||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_1[23:0] (in view: work.DP_RAM_2R_1W_24s_4s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||top.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1239||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance next_command_ready (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1240||cmn_uart.vhd(476);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/476
Implementation;Synthesis||BN362||@N: Removing sequential instance next_command_ready (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1241||cmn_uart.vhd(476);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/476
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1242||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1243||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_0_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1244||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_0_0(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1245||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1246||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1247||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1248||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1249||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1250||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1251||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1252||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1253||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1254||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1255||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1256||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1257||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1258||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1259||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1260||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1261||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1262||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1263||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1264||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1265||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1266||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1267||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1268||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1269||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1270||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1271||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CUR_SL (in view: work.PH_PWM_625_0_80_3_0_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1272||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance half_period_strobe (in view: work.PH_PWM_625_0_80_3_0_7(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1273||ph_pwm.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/240
Implementation;Synthesis||BN115||@N: Removing instance pulse200khz_div (in view: work.ClkGen(verilog)) because it does not drive other instances.||top.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1274||clk_gen.v(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/79
Implementation;Synthesis||BN115||@N: Removing instance clk_16khz_div (in view: work.ClkGen(verilog)) because it does not drive other instances.||top.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1275||clk_gen.v(131);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/131
Implementation;Synthesis||BN115||@N: Removing instance pulse2mhz_div (in view: work.ClkGen(verilog)) because it does not drive other instances.||top.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1276||clk_gen.v(101);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/101
Implementation;Synthesis||BN362||@N: Removing sequential instance PA_RADDR[3:0] (in view: work.DP_RAM_2R_1W_24s_4s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1277||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN115||@N: Removing instance i_brk_deadband (in view: work.cmn_pwm_0(rtl)) because it does not drive other instances.||top.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1278||cmn_pwm.vhd(259);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/259
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.||top.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1279||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.||top.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1280||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.||top.srr(1281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1281||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.||top.srr(1282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1282||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.||top.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1283||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.||top.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1284||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.||top.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1285||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.||top.srr(1286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1286||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.||top.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1287||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.||top.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1288||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.||top.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1289||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.||top.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1290||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.||top.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1291||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.||top.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1292||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.||top.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1293||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.1\.i_mot_deadband (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.||top.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1294||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.2\.i_mot_deadband (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.||top.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1295||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance gen_dead_band_col_pwm\.3\.i_mot_deadband (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.||top.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1296||cmn_pwm.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/203
Implementation;Synthesis||BN115||@N: Removing instance i_brk_deadband (in view: work.cmn_pwm_7(rtl)) because it does not drive other instances.||top.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1297||cmn_pwm.vhd(259);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/259
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_0_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1298||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1299||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1300||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1301||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1302||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1303||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1304||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1305||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1306||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1307||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1308||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1309||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1310||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1311||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1312||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1313||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_3_6(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1314||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_2_6(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1315||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_1_6(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1316||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance ACTUAL_PWM[1:0] (in view: work.CMN_DEADBAND_5_0_7(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1317||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN115||@N: Removing instance i_brk_pwm (in view: work.cmn_pwm_0(rtl)) because it does not drive other instances.||top.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1318||cmn_pwm.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/226
Implementation;Synthesis||BN115||@N: Removing instance i_brk_filt (in view: work.cmn_pwm_0(rtl)) because it does not drive other instances.||top.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1319||cmn_pwm.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/108
Implementation;Synthesis||BN115||@N: Removing instance i_mot_filt (in view: work.cmn_pwm_1(rtl)) because it does not drive other instances.||top.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1320||cmn_pwm.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance i_mot_filt (in view: work.cmn_pwm_2(rtl)) because it does not drive other instances.||top.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1321||cmn_pwm.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance i_mot_filt (in view: work.cmn_pwm_3(rtl)) because it does not drive other instances.||top.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1322||cmn_pwm.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance i_mot_filt (in view: work.cmn_pwm_4(rtl)) because it does not drive other instances.||top.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1323||cmn_pwm.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance i_mot_filt (in view: work.cmn_pwm_5(rtl)) because it does not drive other instances.||top.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1324||cmn_pwm.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance i_mot_filt (in view: work.cmn_pwm_6(rtl)) because it does not drive other instances.||top.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1325||cmn_pwm.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance i_brk_pwm (in view: work.cmn_pwm_7(rtl)) because it does not drive other instances.||top.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1326||cmn_pwm.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/226
Implementation;Synthesis||BN115||@N: Removing instance i_brk_filt (in view: work.cmn_pwm_7(rtl)) because it does not drive other instances.||top.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1327||cmn_pwm.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/108
Implementation;Synthesis||FP130||@N: Promoting Net RESET_N_arst on CLKINT  I_1 ||top.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1328||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FPGA_100M_CLK on CLKINT  I_2 ||top.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1329||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_brk3_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1330||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_brk2_ret_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1331||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_brk1_ret_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1332||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_brk3_ret_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1333||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_brk1_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1334||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_brk2_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1335||null;null
Implementation;Synthesis||FP130||@N: Promoting Net lift_mot_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1336||null;null
Implementation;Synthesis||FP130||@N: Promoting Net gantry_mot_if_0.clk_16khz_div.clkout on CLKINT  I_2 ||top.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1337||null;null
Implementation;Synthesis||FP130||@N: Promoting Net dac_0.sclk.clkout on CLKINT  I_2 ||top.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1338||null;null
Implementation;Synthesis||FP130||@N: Promoting Net adc_0.sclk.CLK_OUT on CLKINT  I_2 ||top.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1339||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_gen_0.pulse2khz_div.CLK_OUT on CLKINT  I_2 ||top.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1340||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DBUG_HEADER10 on CLKINT  I_3 ||top.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1341||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_gen_0.wdclk_div.CLK_OUT on CLKINT  I_2 ||top.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1342||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=352 on top level netlist top ||top.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1343||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock top|FPGA_100M_CLK which controls 3976 sequential elements including clkgen_2khz.cntr[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1413||clk_div.v(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_DIV.V'/linenumber/37
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_6|N_17_inferred_clock which controls 183 sequential elements including lift_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1414||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_5|N_17_inferred_clock which controls 188 sequential elements including gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1415||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_4|N_17_inferred_clock which controls 188 sequential elements including gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1416||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_3|N_17_inferred_clock which controls 188 sequential elements including gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1417||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_2|N_17_inferred_clock which controls 188 sequential elements including gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1418||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_1|N_17_inferred_clock which controls 188 sequential elements including gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1419||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_11_0|N_17_inferred_clock which controls 188 sequential elements including gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1420||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_10|N_17_inferred_clock which controls 183 sequential elements including gantry_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[27:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1421||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_9|N_17_inferred_clock which controls 102 sequential elements including dac_0.data_in_ram.ram[23:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1422||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||MT530||@W:Found inferred clock ADC_ADS8864_IF|ram_wr_clk_inferred_clock which controls 16 sequential elements including adc_0.data_in_ram.ram[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1423||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||MT530||@W:Found inferred clock top|DBUG_HEADER10 which controls 13 sequential elements including osc_counter_0.opb_fifo_inst.o_rempty. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1424||afifo.v(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/199
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1426||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.DAC_DACx0504_IF(verilog)); safe FSM implementation is not required.||top.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1485||dac_dacx0504_if.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_DACx0504_IF.v'/linenumber/127
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_0(rtl)); safe FSM implementation is not required.||top.srr(1492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1492||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[1:0] (in view: work.MSSB_IF_1(verilog)); safe FSM implementation is not required.||top.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1504||mssb_if.v(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/91
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1(rtl)); safe FSM implementation is not required.||top.srr(1511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1511||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[1:0] (in view: work.MSSB_IF_0(verilog)); safe FSM implementation is not required.||top.srr(1523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1523||mssb_if.v(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_8(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1531||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_7(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1539||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_0(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1547||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1560||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1573||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1586||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_4(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1599||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1612||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_6(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1625||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1638||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1646||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1654||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.||top.srr(1680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1680||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1745||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1746||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1747||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1749||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1750||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1752||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1753||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1755||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1756||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(1758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1758||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1760||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1761||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1763||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1764||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1765||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1767||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1768||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1770||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1771||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1773||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1774||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(1776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1776||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1778||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1779||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1781||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1782||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1783||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1785||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1786||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1788||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1789||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1791||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1792||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(1794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1794||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1796||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1797||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1799||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1800||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1801||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1803||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1804||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1806||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1807||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1809||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1810||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(1812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1812||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1814||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1815||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1817||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1818||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1819||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1821||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1822||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1824||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1825||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1827||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1828||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(1830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1830||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1832||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1833||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1835||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1836||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1837||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1839||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1840||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1842||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1843||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1845||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1846||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(1848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1848||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1850||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1851||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1853||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1854||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1855||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1857||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1858||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(1860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1860||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||top.srr(1861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1861||ph_pwm.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/197
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1862||ph_pwm.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/184
Implementation;Synthesis||BN362||@N: Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1864||ph_pwm.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/170
Implementation;Synthesis||BN362||@N: Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(1865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1865||ph_pwm.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/157
Implementation;Synthesis||MO231||@N: Found counter in view:work.OSCILLATOR_COUNTER(verilog) instance count_data[15:0] ||top.srr(1870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1870||oscillator_counter.v(65);liberoaction://cross_probe/hdl/file/'<project>\hdl\OSCILLATOR_COUNTER.v'/linenumber/65
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADC_ADS8864_IF(verilog) instance data_count[10:0] ||top.srr(1918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1918||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADC_ADS8864_IF(verilog) instance conv_count[5:0] ||top.srr(1919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1919||adc_ads8864_if.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/130
Implementation;Synthesis||FX107||@W:RAM data_in_ram.ram[15:0] (in view: work.ADC_ADS8864_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(1920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1920||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN132||@W:Removing instance adc_0.sp[9] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1921||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||BN132||@W:Removing instance adc_0.sp[6] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1922||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||BN132||@W:Removing instance adc_0.sp[2] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1923||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||BN132||@W:Removing instance adc_0.sp[4] because it is equivalent to instance adc_0.sp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1924||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||BN132||@W:Removing instance adc_0.sp[12] because it is equivalent to instance adc_0.sp[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1925||adc_ads8864_if.v(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_ADS8864_IF.v'/linenumber/147
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.DAC_DACx0504_IF(verilog)); safe FSM implementation is not required.||top.srr(1932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1932||dac_dacx0504_if.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_DACx0504_IF.v'/linenumber/127
Implementation;Synthesis||MO231||@N: Found counter in view:work.DAC_DACx0504_IF(verilog) instance bit_count[4:0] ||top.srr(1933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1933||dac_dacx0504_if.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_DACx0504_IF.v'/linenumber/127
Implementation;Synthesis||FX107||@W:RAM opb_fifo_inst.mem[23:0] (in view: work.DAC_DACx0504_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(1934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1934||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance opb_fifo_inst.mem[23:0] (in view: work.DAC_DACx0504_IF(verilog)).||top.srr(1935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1935||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance opb_fifo_inst.mem[23:0]||top.srr(1936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1936||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX107||@W:RAM data_in_ram.ram[23:0] (in view: work.DAC_DACx0504_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(1937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1937||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[1:0] (in view: work.MSSB_IF(verilog)); safe FSM implementation is not required.||top.srr(1942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1942||mssb_if.v(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.MSSB_IF(verilog) instance mssb_error_bytes[31:0] ||top.srr(1943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1943||mssb_if.v(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/195
Implementation;Synthesis||MO231||@N: Found counter in view:work.MSSB_IF(verilog) instance mssb_recv_bytes[31:0] ||top.srr(1944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1944||mssb_if.v(171);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/171
Implementation;Synthesis||MO231||@N: Found counter in view:work.MSSB_IF(verilog) instance actual_trans_bytes[19:0] ||top.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1945||mssb_if.v(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/143
Implementation;Synthesis||MO231||@N: Found counter in view:work.MSSB_IF(verilog) instance DATA_STREAM_OUT_EXPECTED[7:0] ||top.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1946||mssb_if.v(183);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/183
Implementation;Synthesis||MO231||@N: Found counter in view:work.MSSB_IF(verilog) instance DATA_STREAM_IN[7:0] ||top.srr(1947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1947||mssb_if.v(118);liberoaction://cross_probe/hdl/file/'<project>\hdl\MSSB_IF.v'/linenumber/118
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.||top.srr(1954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1954||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_7(verilog) instance act_test_duration[15:0] ||top.srr(1967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1967||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_7(verilog))||top.srr(1968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1968||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_1_0(behavioral) instance PWM_counter[8:0]  ||top.srr(1969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1969||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1977||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_1_0(rtl) instance debounce_cntr[27:0] ||top.srr(1978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1978||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_6(verilog) instance act_test_duration[15:0] ||top.srr(1984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1984||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_6(verilog))||top.srr(1985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1985||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_1_1(behavioral) instance PWM_counter[8:0]  ||top.srr(1986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1986||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_0_1(behavioral) instance PWM_counter[8:0]  ||top.srr(1987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1987||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(1995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1995||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_0_1(rtl) instance debounce_cntr[27:0] ||top.srr(1996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1996||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_5(verilog) instance act_test_duration[15:0] ||top.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2002||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_5(verilog))||top.srr(2003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2003||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_1_2(behavioral) instance PWM_counter[8:0]  ||top.srr(2004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2004||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_0_2(behavioral) instance PWM_counter[8:0]  ||top.srr(2005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2005||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(2013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2013||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_0_2(rtl) instance debounce_cntr[27:0] ||top.srr(2014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2014||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_4(verilog) instance act_test_duration[15:0] ||top.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2020||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_4(verilog))||top.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2021||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_1_3(behavioral) instance PWM_counter[8:0]  ||top.srr(2022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2022||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_0_3(behavioral) instance PWM_counter[8:0]  ||top.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2023||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(2031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2031||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_0_3(rtl) instance debounce_cntr[27:0] ||top.srr(2032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2032||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_3(verilog) instance act_test_duration[15:0] ||top.srr(2038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2038||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_3(verilog))||top.srr(2039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2039||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_1_4(behavioral) instance PWM_counter[8:0]  ||top.srr(2040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2040||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_0_4(behavioral) instance PWM_counter[8:0]  ||top.srr(2041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2041||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_4(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(2049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2049||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_0_4(rtl) instance debounce_cntr[27:0] ||top.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2050||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_2(verilog) instance act_test_duration[15:0] ||top.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2056||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_2(verilog))||top.srr(2057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2057||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_1_5(behavioral) instance PWM_counter[8:0]  ||top.srr(2058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2058||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_0_5(behavioral) instance PWM_counter[8:0]  ||top.srr(2059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2059||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(2067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2067||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_0_5(rtl) instance debounce_cntr[27:0] ||top.srr(2068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2068||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_1(verilog) instance act_test_duration[15:0] ||top.srr(2074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2074||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_1(verilog))||top.srr(2075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2075||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_1_6(behavioral) instance PWM_counter[8:0]  ||top.srr(2076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2076||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_0_6(behavioral) instance PWM_counter[8:0]  ||top.srr(2077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2077||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_6(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(2085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2085||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_0_6(rtl) instance debounce_cntr[27:0] ||top.srr(2086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2086||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_pwm_wrapper_0(verilog) instance act_test_duration[15:0] ||top.srr(2092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2092||cmn_pwm_wrapper.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm_wrapper.v'/linenumber/251
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_0(verilog))||top.srr(2093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2093||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.PH_PWM_625_0_80_3_1_7(behavioral) instance PWM_counter[8:0]  ||top.srr(2094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2094||ph_pwm.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\PH_PWM.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(2102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2102||cmn_deadband.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_deadband.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmn_debouncer_8_8_1_7(rtl) instance debounce_cntr[27:0] ||top.srr(2103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2103||cmn_debouncer.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_debouncer.vhd'/linenumber/51
Implementation;Synthesis||FX107||@W:RAM mem[7:0] (in view: work.afifo_8s_4s_8s_4s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(2104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2104||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance mem[7:0] (in view: work.afifo_8s_4s_8s_4s_1(verilog)).||top.srr(2105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2105||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance mem[7:0]||top.srr(2106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2106||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX107||@W:RAM mem[7:0] (in view: work.afifo_8s_4s_8s_4s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(2107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2107||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance mem[7:0] (in view: work.afifo_8s_4s_8s_4s_0(verilog)).||top.srr(2108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2108||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance mem[7:0]||top.srr(2109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2109||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||MO231||@N: Found counter in view:work.msg_read(verilog) instance timeout_cnt[7:0] ||top.srr(2115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2115||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||MO231||@N: Found counter in view:work.msg_write(verilog) instance timeout_cnt[7:0] ||top.srr(2125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2125||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.||top.srr(2132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2132||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||BN132||@W:Removing instance adder_decode_0.ILIM_DAC_RE_d1 because it is equivalent to instance dac_0.opb_dummy_re. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2143||addr_decoder.v(259);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/259
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2144||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[1] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2145||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[2] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2146||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[3] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2147||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[4] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2148||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[5] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2149||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[6] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2150||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[7] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2151||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[8] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2152||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param23[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2153||cmn_pwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_pwm.vhd'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2218||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2219||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2220||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2221||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2222||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2223||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2224||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2225||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2226||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2227||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2228||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2229||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2230||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2231||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2232||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2233||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2234||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2235||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2236||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2237||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2238||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2239||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2240||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2241||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2242||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2243||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2244||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[2] because it is equivalent to instance clk_gen_0.pulse500us_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2245||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2246||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2247||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2248||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2249||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2250||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[5] because it is equivalent to instance clk_gen_0.pulse50us_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2251||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[6] because it is equivalent to instance clk_gen_0.pulse100us_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2252||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[9] because it is equivalent to instance clk_gen_0.pulse500us_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2253||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[9] because it is equivalent to instance clk_gen_0.pulse500us_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2254||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[3] because it is equivalent to instance clk_gen_0.pulse500us_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2255||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[3] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2256||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[3] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2257||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[5] because it is equivalent to instance clk_gen_0.pulse500us_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2258||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[5] because it is equivalent to instance clk_gen_0.clk16khz_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2259||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[6] because it is equivalent to instance clk_gen_0.clk16khz_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2260||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[6] because it is equivalent to instance clk_gen_0.clk16khz_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2261||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[7] because it is equivalent to instance clk_gen_0.pulse500us_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2262||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2263||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2264||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2265||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2266||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2267||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2268||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[9] because it is equivalent to instance clk_gen_0.clk16khz_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2269||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||MO111||@N: Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[0] (in view: work.top(verilog)) on net CLK_GEN_IN[0] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(2278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2278||top.v(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/514
Implementation;Synthesis||MO111||@N: Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[1] (in view: work.top(verilog)) on net CLK_GEN_IN[1] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(2279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2279||top.v(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/514
Implementation;Synthesis||MO111||@N: Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[2] (in view: work.top(verilog)) on net CLK_GEN_IN[2] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(2280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2280||top.v(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/514
Implementation;Synthesis||MO111||@N: Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[3] (in view: work.top(verilog)) on net CLK_GEN_IN[3] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(2281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2281||top.v(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/514
Implementation;Synthesis||MO111||@N: Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[4] (in view: work.top(verilog)) on net CLK_GEN_IN[4] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(2282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2282||top.v(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/514
Implementation;Synthesis||MO111||@N: Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[5] (in view: work.top(verilog)) on net CLK_GEN_IN[5] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(2283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2283||top.v(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/514
Implementation;Synthesis||MO111||@N: Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[6] (in view: work.top(verilog)) on net CLK_GEN_IN[6] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(2284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2284||top.v(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/514
Implementation;Synthesis||MO111||@N: Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[7] (in view: work.top(verilog)) on net CLK_GEN_IN[7] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(2285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2285||top.v(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/514
Implementation;Synthesis||MO111||@N: Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[8] (in view: work.top(verilog)) on net CLK_GEN_IN[8] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(2286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2286||top.v(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/514
Implementation;Synthesis||MO111||@N: Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[9] (in view: work.top(verilog)) on net CLK_GEN_IN[9] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(2287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2287||top.v(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/514
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.clk16khz_div[9] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2288||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.clk16khz_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2289||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.clk16khz_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2290||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.clk16khz_div[6] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2291||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.clk16khz_div[5] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2292||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2293||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2294||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2295||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2296||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2297||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2347||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2348||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2349||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2350||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2351||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2352||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2353||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2354||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2355||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2356||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2357||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(2358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2358||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock top|FPGA_100M_CLK with period 10.00ns. Please declare a user-defined clock on port FPGA_100M_CLK.||top.srr(2368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2368||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_6|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net lift_mot_if_0.clk_16khz_div.N_17_1.||top.srr(2369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2369||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_5|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk3_ret_if_0.clk_16khz_div.N_17_8.||top.srr(2370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2370||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_4|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk2_ret_if_0.clk_16khz_div.N_17_7.||top.srr(2371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2371||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_3|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk1_ret_if_0.clk_16khz_div.N_17_6.||top.srr(2372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2372||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_2|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk3_if_0.clk_16khz_div.N_17_5.||top.srr(2373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2373||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_1|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk2_if_0.clk_16khz_div.N_17_4.||top.srr(2374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2374||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_11_0|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk1_if_0.clk_16khz_div.N_17_3.||top.srr(2375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2375||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_10|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_mot_if_0.clk_16khz_div.N_17.||top.srr(2376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2376||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_9|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net dac_0.sclk.N_17_2.||top.srr(2377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2377||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ADC_ADS8864_IF|ram_wr_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net adc_0.ram_wr_clk.||top.srr(2378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2378||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock top|DBUG_HEADER10 with period 10.00ns. Please declare a user-defined clock on port DBUG_HEADER10.||top.srr(2379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2379||null;null
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 5 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Info(s)||top_generateBitstream.log;liberoaction://open_report/file/top_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:top
