
ThermoControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f5c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  0800706c  0800706c  0001706c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007604  08007604  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  08007604  08007604  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007604  08007604  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007604  08007604  00017604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007608  08007608  00017608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  0800760c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000336c  200000a0  080076a8  000200a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000340c  080076a8  0002340c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c6ba  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006757  00000000  00000000  0004c77f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0001f5d2  00000000  00000000  00052ed6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019d8  00000000  00000000  000724a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002058  00000000  00000000  00073e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d4a8  00000000  00000000  00075ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002bed2  00000000  00000000  00093380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009daa7  00000000  00000000  000bf252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015ccf9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004c0c  00000000  00000000  0015cd4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000a0 	.word	0x200000a0
 800012c:	00000000 	.word	0x00000000
 8000130:	08007054 	.word	0x08007054

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000a4 	.word	0x200000a4
 800014c:	08007054 	.word	0x08007054

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_frsub>:
 800098c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000990:	e002      	b.n	8000998 <__addsf3>
 8000992:	bf00      	nop

08000994 <__aeabi_fsub>:
 8000994:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000998 <__addsf3>:
 8000998:	0042      	lsls	r2, r0, #1
 800099a:	bf1f      	itttt	ne
 800099c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a0:	ea92 0f03 	teqne	r2, r3
 80009a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ac:	d06a      	beq.n	8000a84 <__addsf3+0xec>
 80009ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b6:	bfc1      	itttt	gt
 80009b8:	18d2      	addgt	r2, r2, r3
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	4048      	eorgt	r0, r1
 80009be:	4041      	eorgt	r1, r0
 80009c0:	bfb8      	it	lt
 80009c2:	425b      	neglt	r3, r3
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	bf88      	it	hi
 80009c8:	4770      	bxhi	lr
 80009ca:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4249      	negne	r1, r1
 80009ea:	ea92 0f03 	teq	r2, r3
 80009ee:	d03f      	beq.n	8000a70 <__addsf3+0xd8>
 80009f0:	f1a2 0201 	sub.w	r2, r2, #1
 80009f4:	fa41 fc03 	asr.w	ip, r1, r3
 80009f8:	eb10 000c 	adds.w	r0, r0, ip
 80009fc:	f1c3 0320 	rsb	r3, r3, #32
 8000a00:	fa01 f103 	lsl.w	r1, r1, r3
 8000a04:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a08:	d502      	bpl.n	8000a10 <__addsf3+0x78>
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a10:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a14:	d313      	bcc.n	8000a3e <__addsf3+0xa6>
 8000a16:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a1a:	d306      	bcc.n	8000a2a <__addsf3+0x92>
 8000a1c:	0840      	lsrs	r0, r0, #1
 8000a1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a22:	f102 0201 	add.w	r2, r2, #1
 8000a26:	2afe      	cmp	r2, #254	; 0xfe
 8000a28:	d251      	bcs.n	8000ace <__addsf3+0x136>
 8000a2a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	ea40 0003 	orr.w	r0, r0, r3
 8000a3c:	4770      	bx	lr
 8000a3e:	0049      	lsls	r1, r1, #1
 8000a40:	eb40 0000 	adc.w	r0, r0, r0
 8000a44:	3a01      	subs	r2, #1
 8000a46:	bf28      	it	cs
 8000a48:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a4c:	d2ed      	bcs.n	8000a2a <__addsf3+0x92>
 8000a4e:	fab0 fc80 	clz	ip, r0
 8000a52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a56:	ebb2 020c 	subs.w	r2, r2, ip
 8000a5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5e:	bfaa      	itet	ge
 8000a60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a64:	4252      	neglt	r2, r2
 8000a66:	4318      	orrge	r0, r3
 8000a68:	bfbc      	itt	lt
 8000a6a:	40d0      	lsrlt	r0, r2
 8000a6c:	4318      	orrlt	r0, r3
 8000a6e:	4770      	bx	lr
 8000a70:	f092 0f00 	teq	r2, #0
 8000a74:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a78:	bf06      	itte	eq
 8000a7a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7e:	3201      	addeq	r2, #1
 8000a80:	3b01      	subne	r3, #1
 8000a82:	e7b5      	b.n	80009f0 <__addsf3+0x58>
 8000a84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a8c:	bf18      	it	ne
 8000a8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a92:	d021      	beq.n	8000ad8 <__addsf3+0x140>
 8000a94:	ea92 0f03 	teq	r2, r3
 8000a98:	d004      	beq.n	8000aa4 <__addsf3+0x10c>
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	4608      	moveq	r0, r1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea90 0f01 	teq	r0, r1
 8000aa8:	bf1c      	itt	ne
 8000aaa:	2000      	movne	r0, #0
 8000aac:	4770      	bxne	lr
 8000aae:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ab2:	d104      	bne.n	8000abe <__addsf3+0x126>
 8000ab4:	0040      	lsls	r0, r0, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000abc:	4770      	bx	lr
 8000abe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ac2:	bf3c      	itt	cc
 8000ac4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac8:	4770      	bxcc	lr
 8000aca:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ace:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000adc:	bf16      	itet	ne
 8000ade:	4608      	movne	r0, r1
 8000ae0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae4:	4601      	movne	r1, r0
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	bf06      	itte	eq
 8000aea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aee:	ea90 0f01 	teqeq	r0, r1
 8000af2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_ui2f>:
 8000af8:	f04f 0300 	mov.w	r3, #0
 8000afc:	e004      	b.n	8000b08 <__aeabi_i2f+0x8>
 8000afe:	bf00      	nop

08000b00 <__aeabi_i2f>:
 8000b00:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	bf48      	it	mi
 8000b06:	4240      	negmi	r0, r0
 8000b08:	ea5f 0c00 	movs.w	ip, r0
 8000b0c:	bf08      	it	eq
 8000b0e:	4770      	bxeq	lr
 8000b10:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b14:	4601      	mov	r1, r0
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	e01c      	b.n	8000b56 <__aeabi_l2f+0x2a>

08000b1c <__aeabi_ul2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e00a      	b.n	8000b40 <__aeabi_l2f+0x14>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_l2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__aeabi_l2f+0x14>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b40:	ea5f 0c01 	movs.w	ip, r1
 8000b44:	bf02      	ittt	eq
 8000b46:	4684      	moveq	ip, r0
 8000b48:	4601      	moveq	r1, r0
 8000b4a:	2000      	moveq	r0, #0
 8000b4c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b50:	bf08      	it	eq
 8000b52:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b56:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b5a:	fabc f28c 	clz	r2, ip
 8000b5e:	3a08      	subs	r2, #8
 8000b60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b64:	db10      	blt.n	8000b88 <__aeabi_l2f+0x5c>
 8000b66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b70:	f1c2 0220 	rsb	r2, r2, #32
 8000b74:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b78:	fa20 f202 	lsr.w	r2, r0, r2
 8000b7c:	eb43 0002 	adc.w	r0, r3, r2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f102 0220 	add.w	r2, r2, #32
 8000b8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b98:	fa21 f202 	lsr.w	r2, r1, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_f2uiz>:
 8000ba8:	0042      	lsls	r2, r0, #1
 8000baa:	d20e      	bcs.n	8000bca <__aeabi_f2uiz+0x22>
 8000bac:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000bb0:	d30b      	bcc.n	8000bca <__aeabi_f2uiz+0x22>
 8000bb2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000bb6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000bba:	d409      	bmi.n	8000bd0 <__aeabi_f2uiz+0x28>
 8000bbc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000bc0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc4:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc8:	4770      	bx	lr
 8000bca:	f04f 0000 	mov.w	r0, #0
 8000bce:	4770      	bx	lr
 8000bd0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000bd4:	d101      	bne.n	8000bda <__aeabi_f2uiz+0x32>
 8000bd6:	0242      	lsls	r2, r0, #9
 8000bd8:	d102      	bne.n	8000be0 <__aeabi_f2uiz+0x38>
 8000bda:	f04f 30ff 	mov.w	r0, #4294967295
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <eDinConfig>:
#endif
/*
 *
 */
DIN_FUNCTION_ERROR_t eDinConfig( uint8_t ucCh, DIN_INPUT_TYPE inType, uint32_t ulHFront, uint32_t ulLFront)
{
 8000be8:	b570      	push	{r4, r5, r6, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	461d      	mov	r5, r3
	DIN_FUNCTION_ERROR_t eRes = DIN_WRONG_CHANNEL_NUMBER ;
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bee:	2300      	movs	r3, #0
 8000bf0:	9301      	str	r3, [sp, #4]
 8000bf2:	9303      	str	r3, [sp, #12]
	if ( ucCh < DIN_CHANNEL)
 8000bf4:	280b      	cmp	r0, #11
 8000bf6:	d827      	bhi.n	8000c48 <eDinConfig+0x60>
 8000bf8:	4604      	mov	r4, r0
 8000bfa:	4616      	mov	r6, r2
	{
		xDinConfig[ucCh].eInputType = inType;
 8000bfc:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <eDinConfig+0x64>)
 8000bfe:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8000c02:	7399      	strb	r1, [r3, #14]
		xDinConfig[ucCh].ucValue 	= (xDinConfig[ucCh].eInputType == DIN_CONFIG_POSITIVE ) ? 0U : 1U;
 8000c04:	1e4a      	subs	r2, r1, #1
 8000c06:	bf18      	it	ne
 8000c08:	2201      	movne	r2, #1
 8000c0a:	731a      	strb	r2, [r3, #12]
		GPIO_InitStruct.Pin 		= xDinPortConfig[ucCh].Pin;
 8000c0c:	4b10      	ldr	r3, [pc, #64]	; (8000c50 <eDinConfig+0x68>)
 8000c0e:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 8000c12:	9300      	str	r3, [sp, #0]

		if ( xDinConfig[ucCh].eInputType == RPM_CONFIG )
 8000c14:	2902      	cmp	r1, #2
 8000c16:	d011      	beq.n	8000c3c <eDinConfig+0x54>
		{
			xDinConfig[ucCh].eInputType = DIN_CONFIG_POSITIVE;
		}
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	9302      	str	r3, [sp, #8]
		HAL_GPIO_Init(xDinPortConfig[ucCh].GPIOx,&GPIO_InitStruct);
 8000c1c:	4b0c      	ldr	r3, [pc, #48]	; (8000c50 <eDinConfig+0x68>)
 8000c1e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8000c22:	4669      	mov	r1, sp
 8000c24:	6858      	ldr	r0, [r3, #4]
 8000c26:	f001 fd21 	bl	800266c <HAL_GPIO_Init>
		xDinConfig[ucCh].ulHighCounter = ulHFront;
 8000c2a:	4808      	ldr	r0, [pc, #32]	; (8000c4c <eDinConfig+0x64>)
 8000c2c:	eb00 1404 	add.w	r4, r0, r4, lsl #4
 8000c30:	60a6      	str	r6, [r4, #8]
		xDinConfig[ucCh].ulLowCounter = ulLFront;
 8000c32:	6065      	str	r5, [r4, #4]
		xDinConfig[ucCh].ucTempValue = 0U;
 8000c34:	2000      	movs	r0, #0
 8000c36:	7360      	strb	r0, [r4, #13]
		eRes = DIN_CONFIG_OK;
	}
	return ( eRes );
}
 8000c38:	b004      	add	sp, #16
 8000c3a:	bd70      	pop	{r4, r5, r6, pc}
			xDinConfig[ucCh].eInputType = DIN_CONFIG_POSITIVE;
 8000c3c:	4b03      	ldr	r3, [pc, #12]	; (8000c4c <eDinConfig+0x64>)
 8000c3e:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8000c42:	2201      	movs	r2, #1
 8000c44:	739a      	strb	r2, [r3, #14]
 8000c46:	e7e7      	b.n	8000c18 <eDinConfig+0x30>
	DIN_FUNCTION_ERROR_t eRes = DIN_WRONG_CHANNEL_NUMBER ;
 8000c48:	2001      	movs	r0, #1
 8000c4a:	e7f5      	b.n	8000c38 <eDinConfig+0x50>
 8000c4c:	200000e0 	.word	0x200000e0
 8000c50:	08007138 	.word	0x08007138

08000c54 <vADCReady>:
	{
		 ADC_OLD_RAW[i] = 0x00;
	}
}
void vADCReady()
{
 8000c54:	b510      	push	{r4, lr}
	 static portBASE_TYPE xHigherPriorityTaskWoken;
	  xHigherPriorityTaskWoken = pdFALSE;
 8000c56:	4c0b      	ldr	r4, [pc, #44]	; (8000c84 <vADCReady+0x30>)
 8000c58:	2300      	movs	r3, #0
 8000c5a:	6023      	str	r3, [r4, #0]
	   xEventGroupSetBitsFromISR(xSystemEventGroupHandle, AIN_READY, &xHigherPriorityTaskWoken );
 8000c5c:	4622      	mov	r2, r4
 8000c5e:	2102      	movs	r1, #2
 8000c60:	4b09      	ldr	r3, [pc, #36]	; (8000c88 <vADCReady+0x34>)
 8000c62:	6818      	ldr	r0, [r3, #0]
 8000c64:	f004 fb52 	bl	800530c <xEventGroupSetBitsFromISR>
	   portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 8000c68:	6823      	ldr	r3, [r4, #0]
 8000c6a:	b14b      	cbz	r3, 8000c80 <vADCReady+0x2c>
 8000c6c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000c70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c74:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8000c78:	f3bf 8f4f 	dsb	sy
 8000c7c:	f3bf 8f6f 	isb	sy
	   return;
}
 8000c80:	bd10      	pop	{r4, pc}
 8000c82:	bf00      	nop
 8000c84:	200001a0 	.word	0x200001a0
 8000c88:	200001a4 	.word	0x200001a4

08000c8c <vGetAverDataFromRAW>:
 /*
  * Функция вытаскивает из входного буфера Indata  (размером FrameSize*BufferSize) со смещением InIndex FrameSize отсчетов,
  * счетает среднее арефмитическое и записывает в буффер OutData со смещением OutIndex
  */
  void vGetAverDataFromRAW(uint16_t * InData, uint16_t *OutData, uint8_t InIndex, uint8_t OutIndex, uint8_t Size, uint16_t BufferSize)
 {
 8000c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	f89d 5020 	ldrb.w	r5, [sp, #32]
 	volatile uint32_t temp;
 	for (uint8_t i=0; i<Size; i++ )
 8000c96:	b345      	cbz	r5, 8000cea <vGetAverDataFromRAW+0x5e>
 8000c98:	eb01 0e43 	add.w	lr, r1, r3, lsl #1
 8000c9c:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 8000ca0:	3d01      	subs	r5, #1
 8000ca2:	b2ec      	uxtb	r4, r5
 8000ca4:	4423      	add	r3, r4
 8000ca6:	3102      	adds	r1, #2
 8000ca8:	eb01 0443 	add.w	r4, r1, r3, lsl #1
 8000cac:	f8bd c024 	ldrh.w	ip, [sp, #36]	; 0x24
 8000cb0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 	{
 		temp = 0;
 8000cb4:	2700      	movs	r7, #0
 8000cb6:	f04f 0803 	mov.w	r8, #3
 		for (uint8_t j=0;j < ADC_FRAME_SIZE; j++ )
 		{
 		  temp += (InData[ InIndex + i + j * BufferSize ]);
 		}
 		OutData[ OutIndex + i ] = temp / ADC_FRAME_SIZE;
 8000cba:	4d0d      	ldr	r5, [pc, #52]	; (8000cf0 <vGetAverDataFromRAW+0x64>)
 8000cbc:	e008      	b.n	8000cd0 <vGetAverDataFromRAW+0x44>
 8000cbe:	9b01      	ldr	r3, [sp, #4]
 8000cc0:	fba5 2303 	umull	r2, r3, r5, r3
 8000cc4:	085b      	lsrs	r3, r3, #1
 8000cc6:	f82e 3b02 	strh.w	r3, [lr], #2
 	for (uint8_t i=0; i<Size; i++ )
 8000cca:	3002      	adds	r0, #2
 8000ccc:	45a6      	cmp	lr, r4
 8000cce:	d00c      	beq.n	8000cea <vGetAverDataFromRAW+0x5e>
 		temp = 0;
 8000cd0:	9701      	str	r7, [sp, #4]
 8000cd2:	4601      	mov	r1, r0
 8000cd4:	4643      	mov	r3, r8
 		  temp += (InData[ InIndex + i + j * BufferSize ]);
 8000cd6:	9e01      	ldr	r6, [sp, #4]
 8000cd8:	880a      	ldrh	r2, [r1, #0]
 8000cda:	4432      	add	r2, r6
 8000cdc:	9201      	str	r2, [sp, #4]
 		for (uint8_t j=0;j < ADC_FRAME_SIZE; j++ )
 8000cde:	3b01      	subs	r3, #1
 8000ce0:	4461      	add	r1, ip
 8000ce2:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8000ce6:	d1f6      	bne.n	8000cd6 <vGetAverDataFromRAW+0x4a>
 8000ce8:	e7e9      	b.n	8000cbe <vGetAverDataFromRAW+0x32>
 	}
 	return;
 }
 8000cea:	b002      	add	sp, #8
 8000cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000cf0:	aaaaaaab 	.word	0xaaaaaaab
 8000cf4:	00000000 	.word	0x00000000

08000cf8 <vAinGetData>:
	*old_output = output;
	return output;
}

 float vAinGetData(AIN_INPUT_NAME channel)
 {
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	b084      	sub	sp, #16
	 float temp;
	 ADC_RAW[channel] = vRCFilter(ADC_RAW[channel], &ADC_OLD_RAW[channel]);
 8000cfc:	4a20      	ldr	r2, [pc, #128]	; (8000d80 <vAinGetData+0x88>)
	volatile uint32_t new = input;
 8000cfe:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
 8000d02:	9302      	str	r3, [sp, #8]
	volatile uint32_t old = *old_output;
 8000d04:	491f      	ldr	r1, [pc, #124]	; (8000d84 <vAinGetData+0x8c>)
 8000d06:	f831 3010 	ldrh.w	r3, [r1, r0, lsl #1]
 8000d0a:	9303      	str	r3, [sp, #12]
	volatile uint16_t  output =  ( A * old + (256-A)*new )>>8;
 8000d0c:	9c03      	ldr	r4, [sp, #12]
 8000d0e:	9b02      	ldr	r3, [sp, #8]
 8000d10:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8000d14:	009b      	lsls	r3, r3, #2
 8000d16:	26dc      	movs	r6, #220	; 0xdc
 8000d18:	fb06 3304 	mla	r3, r6, r4, r3
 8000d1c:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8000d20:	f8ad 3006 	strh.w	r3, [sp, #6]
	*old_output = output;
 8000d24:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8000d28:	f821 3010 	strh.w	r3, [r1, r0, lsl #1]
	return output;
 8000d2c:	f8bd 4006 	ldrh.w	r4, [sp, #6]
 8000d30:	b2a4      	uxth	r4, r4
	 ADC_RAW[channel] = vRCFilter(ADC_RAW[channel], &ADC_OLD_RAW[channel]);
 8000d32:	f822 4010 	strh.w	r4, [r2, r0, lsl #1]
	 temp =  ADC_RAW[channel]*RA/(4095- ADC_RAW[channel]);
 8000d36:	4620      	mov	r0, r4
 8000d38:	f7ff fb5c 	bl	80003f4 <__aeabi_i2d>
 8000d3c:	a30e      	add	r3, pc, #56	; (adr r3, 8000d78 <vAinGetData+0x80>)
 8000d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d42:	f7ff fbc1 	bl	80004c8 <__aeabi_dmul>
 8000d46:	4606      	mov	r6, r0
 8000d48:	460f      	mov	r7, r1
 8000d4a:	f5c4 607f 	rsb	r0, r4, #4080	; 0xff0
 8000d4e:	300f      	adds	r0, #15
 8000d50:	f7ff fb50 	bl	80003f4 <__aeabi_i2d>
 8000d54:	4602      	mov	r2, r0
 8000d56:	460b      	mov	r3, r1
 8000d58:	4630      	mov	r0, r6
 8000d5a:	4639      	mov	r1, r7
 8000d5c:	f7ff fcde 	bl	800071c <__aeabi_ddiv>
 8000d60:	f7ff fdc4 	bl	80008ec <__aeabi_d2f>
	 return (uint16_t)temp;
 8000d64:	f7ff ff20 	bl	8000ba8 <__aeabi_f2uiz>
 8000d68:	b280      	uxth	r0, r0
 8000d6a:	f7ff fec5 	bl	8000af8 <__aeabi_ui2f>
 }
 8000d6e:	b004      	add	sp, #16
 8000d70:	bdd0      	pop	{r4, r6, r7, pc}
 8000d72:	bf00      	nop
 8000d74:	f3af 8000 	nop.w
 8000d78:	00000000 	.word	0x00000000
 8000d7c:	40c38800 	.word	0x40c38800
 8000d80:	200000d8 	.word	0x200000d8
 8000d84:	200000d0 	.word	0x200000d0

08000d88 <iGetTemp>:



 int16_t iGetTemp( AIN_INPUT_NAME channel )
 {
 8000d88:	b508      	push	{r3, lr}
	 int i = 0;
	 uint16_t temp = (uint16_t)	vAinGetData(channel );
 8000d8a:	f7ff ffb5 	bl	8000cf8 <vAinGetData>
 8000d8e:	f7ff ff0b 	bl	8000ba8 <__aeabi_f2uiz>
 8000d92:	b280      	uxth	r0, r0
	 if ((temp < Resistanse[50][1]) || (temp > Resistanse[0][1]))
 8000d94:	f6a0 6309 	subw	r3, r0, #3593	; 0xe09
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	f247 12dd 	movw	r2, #29149	; 0x71dd
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d80f      	bhi.n	8000dc2 <iGetTemp+0x3a>
	 {
		 temp = 0;
	 }
	 else
	 for ( i= 50;i>=0;i--)
 8000da2:	2332      	movs	r3, #50	; 0x32
	 {
		if (temp<Resistanse[i][1])
 8000da4:	4908      	ldr	r1, [pc, #32]	; (8000dc8 <iGetTemp+0x40>)
 8000da6:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8000daa:	8852      	ldrh	r2, [r2, #2]
 8000dac:	4282      	cmp	r2, r0
 8000dae:	d804      	bhi.n	8000dba <iGetTemp+0x32>
	 for ( i= 50;i>=0;i--)
 8000db0:	3b01      	subs	r3, #1
 8000db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000db6:	d1f6      	bne.n	8000da6 <iGetTemp+0x1e>
 8000db8:	e004      	b.n	8000dc4 <iGetTemp+0x3c>
		{
			temp = Resistanse[i][0];
 8000dba:	4a03      	ldr	r2, [pc, #12]	; (8000dc8 <iGetTemp+0x40>)
 8000dbc:	f832 0023 	ldrh.w	r0, [r2, r3, lsl #2]
			break;
 8000dc0:	e000      	b.n	8000dc4 <iGetTemp+0x3c>
		 temp = 0;
 8000dc2:	2000      	movs	r0, #0
		}
	 }

	 return (uint16_t)	temp;
 }
 8000dc4:	b200      	sxth	r0, r0
 8000dc6:	bd08      	pop	{r3, pc}
 8000dc8:	0800706c 	.word	0x0800706c

08000dcc <uiGetDinMask>:
  *
  */
 uint32_t uiGetDinMask()
 {
 	uint32_t uiMask = 0;
 	for (int8_t i = (DIN_CHANNEL -1);  i > -1 ; i--)
 8000dcc:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <uiGetDinMask+0x1c>)
 8000dce:	f1a3 01c0 	sub.w	r1, r3, #192	; 0xc0
 	uint32_t uiMask = 0;
 8000dd2:	2000      	movs	r0, #0
 	{
 		uiMask <<=1;
 		uiMask |= ( xDinConfig[ i ].ucValue & 0x01 );
 8000dd4:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
 8000dd8:	f002 0201 	and.w	r2, r2, #1
 8000ddc:	ea42 0040 	orr.w	r0, r2, r0, lsl #1
 	for (int8_t i = (DIN_CHANNEL -1);  i > -1 ; i--)
 8000de0:	3b10      	subs	r3, #16
 8000de2:	428b      	cmp	r3, r1
 8000de4:	d1f6      	bne.n	8000dd4 <uiGetDinMask+0x8>
 	}
 	return ( uiMask );
 }
 8000de6:	4770      	bx	lr
 8000de8:	200000e0 	.word	0x200000e0

08000dec <vDTask>:
 {
 8000dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000df0:	b085      	sub	sp, #20
	  xSystemEventGroupHandle =  xGetSystemControlEvent();
 8000df2:	f000 f957 	bl	80010a4 <xGetSystemControlEvent>
 8000df6:	4b65      	ldr	r3, [pc, #404]	; (8000f8c <vDTask+0x1a0>)
 8000df8:	6018      	str	r0, [r3, #0]
	eDinConfig( INPUT_1, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000dfa:	230a      	movs	r3, #10
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4608      	mov	r0, r1
 8000e02:	f7ff fef1 	bl	8000be8 <eDinConfig>
	eDinConfig( INPUT_2, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000e06:	230a      	movs	r3, #10
 8000e08:	461a      	mov	r2, r3
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	f7ff feeb 	bl	8000be8 <eDinConfig>
	eDinConfig( INPUT_3, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000e12:	230a      	movs	r3, #10
 8000e14:	461a      	mov	r2, r3
 8000e16:	2100      	movs	r1, #0
 8000e18:	2002      	movs	r0, #2
 8000e1a:	f7ff fee5 	bl	8000be8 <eDinConfig>
	eDinConfig( INPUT_4, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000e1e:	230a      	movs	r3, #10
 8000e20:	461a      	mov	r2, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	2003      	movs	r0, #3
 8000e26:	f7ff fedf 	bl	8000be8 <eDinConfig>
	eDinConfig( INPUT_5, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000e2a:	230a      	movs	r3, #10
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	2100      	movs	r1, #0
 8000e30:	2004      	movs	r0, #4
 8000e32:	f7ff fed9 	bl	8000be8 <eDinConfig>
	eDinConfig( INPUT_6, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000e36:	230a      	movs	r3, #10
 8000e38:	461a      	mov	r2, r3
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	2005      	movs	r0, #5
 8000e3e:	f7ff fed3 	bl	8000be8 <eDinConfig>
	eDinConfig( INPUT_7, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000e42:	230a      	movs	r3, #10
 8000e44:	461a      	mov	r2, r3
 8000e46:	2100      	movs	r1, #0
 8000e48:	2006      	movs	r0, #6
 8000e4a:	f7ff fecd 	bl	8000be8 <eDinConfig>
	eDinConfig( INPUT_8, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000e4e:	230a      	movs	r3, #10
 8000e50:	461a      	mov	r2, r3
 8000e52:	2100      	movs	r1, #0
 8000e54:	2007      	movs	r0, #7
 8000e56:	f7ff fec7 	bl	8000be8 <eDinConfig>
	eDinConfig( INPUT_9, DIN_CONFIG_POSITIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000e5a:	230a      	movs	r3, #10
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	2101      	movs	r1, #1
 8000e60:	2008      	movs	r0, #8
 8000e62:	f7ff fec1 	bl	8000be8 <eDinConfig>
	eDinConfig( INPUT_10, DIN_CONFIG_POSITIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000e66:	230a      	movs	r3, #10
 8000e68:	461a      	mov	r2, r3
 8000e6a:	2101      	movs	r1, #1
 8000e6c:	2009      	movs	r0, #9
 8000e6e:	f7ff febb 	bl	8000be8 <eDinConfig>
	eDinConfig( INPUT_11, DIN_CONFIG_POSITIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000e72:	230a      	movs	r3, #10
 8000e74:	461a      	mov	r2, r3
 8000e76:	2101      	movs	r1, #1
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff feb5 	bl	8000be8 <eDinConfig>
	eDinConfig( INPUT_12, DIN_CONFIG_POSITIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000e7e:	230a      	movs	r3, #10
 8000e80:	461a      	mov	r2, r3
 8000e82:	2101      	movs	r1, #1
 8000e84:	200b      	movs	r0, #11
 8000e86:	f7ff feaf 	bl	8000be8 <eDinConfig>
		 ADC_OLD_RAW[i] = 0x00;
 8000e8a:	4a41      	ldr	r2, [pc, #260]	; (8000f90 <vDTask+0x1a4>)
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	8013      	strh	r3, [r2, #0]
 8000e90:	8053      	strh	r3, [r2, #2]
 8000e92:	8093      	strh	r3, [r2, #4]
	  uint8_t init_timer = 0;
 8000e94:	9303      	str	r3, [sp, #12]
		    HAL_ADC_Start_DMA(&hadc1,&ADC1_DMABuffer[0], 9);
 8000e96:	f8df b0fc 	ldr.w	fp, [pc, #252]	; 8000f94 <vDTask+0x1a8>
 8000e9a:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 8000f98 <vDTask+0x1ac>
		  	vTaskDelay(1);
 8000e9e:	f04f 0801 	mov.w	r8, #1
									xDinConfig[i].ulCounter = 0U;
 8000ea2:	4699      	mov	r9, r3
 8000ea4:	e057      	b.n	8000f56 <vDTask+0x16a>
				   DataReadyFlag = 1;
 8000ea6:	4b3d      	ldr	r3, [pc, #244]	; (8000f9c <vDTask+0x1b0>)
 8000ea8:	f883 8000 	strb.w	r8, [r3]
				   xEventGroupSetBits(xSystemEventGroupHandle, DIN_READY );
 8000eac:	4641      	mov	r1, r8
 8000eae:	4b37      	ldr	r3, [pc, #220]	; (8000f8c <vDTask+0x1a0>)
 8000eb0:	6818      	ldr	r0, [r3, #0]
 8000eb2:	f004 f9dd 	bl	8005270 <xEventGroupSetBits>
 8000eb6:	e064      	b.n	8000f82 <vDTask+0x196>
									if (xDinConfig[i].ulCounter > ( (xDinConfig[i].ucTempValue == GPIO_PIN_RESET) ? xDinConfig[i].ulHighCounter : xDinConfig[i].ulLowCounter ) )
 8000eb8:	6862      	ldr	r2, [r4, #4]
 8000eba:	e016      	b.n	8000eea <vDTask+0xfe>
									xDinConfig[i].ulCounter = 0U;
 8000ebc:	f8c4 9000 	str.w	r9, [r4]
			for (uint8_t i = 0U; i < DIN_CHANNEL; i++)
 8000ec0:	3410      	adds	r4, #16
 8000ec2:	3508      	adds	r5, #8
 8000ec4:	42bc      	cmp	r4, r7
 8000ec6:	d01b      	beq.n	8000f00 <vDTask+0x114>
						if ( xDinConfig[i].eInputType != RPM_CONFIG )
 8000ec8:	4626      	mov	r6, r4
 8000eca:	7ba3      	ldrb	r3, [r4, #14]
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d0f7      	beq.n	8000ec0 <vDTask+0xd4>
							uint8_t uсDinState = HAL_GPIO_ReadPin( xDinPortConfig[i].GPIOx, xDinPortConfig[i].Pin);
 8000ed0:	8829      	ldrh	r1, [r5, #0]
 8000ed2:	6868      	ldr	r0, [r5, #4]
 8000ed4:	f001 fd04 	bl	80028e0 <HAL_GPIO_ReadPin>
							if (uсDinState != xDinConfig[i].ucTempValue )
 8000ed8:	7b62      	ldrb	r2, [r4, #13]
 8000eda:	4282      	cmp	r2, r0
 8000edc:	d0ee      	beq.n	8000ebc <vDTask+0xd0>
									xDinConfig[i].ulCounter ++ ;
 8000ede:	6823      	ldr	r3, [r4, #0]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	6023      	str	r3, [r4, #0]
									if (xDinConfig[i].ulCounter > ( (xDinConfig[i].ucTempValue == GPIO_PIN_RESET) ? xDinConfig[i].ulHighCounter : xDinConfig[i].ulLowCounter ) )
 8000ee4:	2a00      	cmp	r2, #0
 8000ee6:	d1e7      	bne.n	8000eb8 <vDTask+0xcc>
 8000ee8:	68a2      	ldr	r2, [r4, #8]
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d9e8      	bls.n	8000ec0 <vDTask+0xd4>
												xDinConfig[i].ucValue = uсDinState  ^ ( (~xDinConfig[i].eInputType) & 0x1);
 8000eee:	7bb3      	ldrb	r3, [r6, #14]
 8000ef0:	f083 0301 	eor.w	r3, r3, #1
 8000ef4:	f003 0301 	and.w	r3, r3, #1
 8000ef8:	4043      	eors	r3, r0
 8000efa:	7333      	strb	r3, [r6, #12]
												xDinConfig[i].ucTempValue = uсDinState ;
 8000efc:	7370      	strb	r0, [r6, #13]
 8000efe:	e7df      	b.n	8000ec0 <vDTask+0xd4>
			xEventGroupWaitBits(xSystemEventGroupHandle,  AIN_READY,  pdFALSE, pdTRUE, portMAX_DELAY );
 8000f00:	f04f 33ff 	mov.w	r3, #4294967295
 8000f04:	9300      	str	r3, [sp, #0]
 8000f06:	4643      	mov	r3, r8
 8000f08:	464a      	mov	r2, r9
 8000f0a:	2102      	movs	r1, #2
 8000f0c:	481f      	ldr	r0, [pc, #124]	; (8000f8c <vDTask+0x1a0>)
 8000f0e:	6800      	ldr	r0, [r0, #0]
 8000f10:	f004 f923 	bl	800515a <xEventGroupWaitBits>
			HAL_ADC_Stop_DMA(&hadc1);
 8000f14:	4650      	mov	r0, sl
 8000f16:	f001 f841 	bl	8001f9c <HAL_ADC_Stop_DMA>
			vGetAverDataFromRAW(&ADC1_DMABuffer[0],&ADC_RAW[0],0,0,3,3);
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	9301      	str	r3, [sp, #4]
 8000f1e:	9300      	str	r3, [sp, #0]
 8000f20:	464b      	mov	r3, r9
 8000f22:	464a      	mov	r2, r9
 8000f24:	491e      	ldr	r1, [pc, #120]	; (8000fa0 <vDTask+0x1b4>)
 8000f26:	4658      	mov	r0, fp
 8000f28:	f7ff feb0 	bl	8000c8c <vGetAverDataFromRAW>
			vSetRegInput(WATER_TEMP  , iGetTemp(1));
 8000f2c:	4640      	mov	r0, r8
 8000f2e:	f7ff ff2b 	bl	8000d88 <iGetTemp>
 8000f32:	4601      	mov	r1, r0
 8000f34:	4640      	mov	r0, r8
 8000f36:	f000 fb59 	bl	80015ec <vSetRegInput>
			vSetRegInput(IN_AIR_TEMP , iGetTemp(2));
 8000f3a:	2002      	movs	r0, #2
 8000f3c:	f7ff ff24 	bl	8000d88 <iGetTemp>
 8000f40:	4601      	mov	r1, r0
 8000f42:	2002      	movs	r0, #2
 8000f44:	f000 fb52 	bl	80015ec <vSetRegInput>
			vSetRegInput(TYPE, (uiGetDinMask() & DEVICE_MODE_MASK)>>DEVICE_MODE_OFFSET );
 8000f48:	f7ff ff40 	bl	8000dcc <uiGetDinMask>
 8000f4c:	f3c0 1101 	ubfx	r1, r0, #4, #2
 8000f50:	4648      	mov	r0, r9
 8000f52:	f000 fb4b 	bl	80015ec <vSetRegInput>
		    HAL_ADC_Start_DMA(&hadc1,&ADC1_DMABuffer[0], 9);
 8000f56:	2209      	movs	r2, #9
 8000f58:	4659      	mov	r1, fp
 8000f5a:	4650      	mov	r0, sl
 8000f5c:	f000 fed4 	bl	8001d08 <HAL_ADC_Start_DMA>
		  	vTaskDelay(1);
 8000f60:	4640      	mov	r0, r8
 8000f62:	f005 f8d5 	bl	8006110 <vTaskDelay>
			HAL_GPIO_WritePin( LED_G_GPIO_Port, LED_G_Pin,GPIO_PIN_SET);
 8000f66:	4642      	mov	r2, r8
 8000f68:	2120      	movs	r1, #32
 8000f6a:	480e      	ldr	r0, [pc, #56]	; (8000fa4 <vDTask+0x1b8>)
 8000f6c:	f001 fcbe 	bl	80028ec <HAL_GPIO_WritePin>
			if (DataReadyFlag == 0)
 8000f70:	4b0a      	ldr	r3, [pc, #40]	; (8000f9c <vDTask+0x1b0>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	b92b      	cbnz	r3, 8000f82 <vDTask+0x196>
			   init_timer++;
 8000f76:	9b03      	ldr	r3, [sp, #12]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	9303      	str	r3, [sp, #12]
			   if (init_timer == 50)
 8000f7e:	2b32      	cmp	r3, #50	; 0x32
 8000f80:	d091      	beq.n	8000ea6 <vDTask+0xba>
			for (uint8_t i = 0U; i < DIN_CHANNEL; i++)
 8000f82:	4c09      	ldr	r4, [pc, #36]	; (8000fa8 <vDTask+0x1bc>)
 8000f84:	4d09      	ldr	r5, [pc, #36]	; (8000fac <vDTask+0x1c0>)
 8000f86:	f104 07c0 	add.w	r7, r4, #192	; 0xc0
 8000f8a:	e79d      	b.n	8000ec8 <vDTask+0xdc>
 8000f8c:	200001a4 	.word	0x200001a4
 8000f90:	200000d0 	.word	0x200000d0
 8000f94:	200000bc 	.word	0x200000bc
 8000f98:	20000f68 	.word	0x20000f68
 8000f9c:	200000de 	.word	0x200000de
 8000fa0:	200000d8 	.word	0x200000d8
 8000fa4:	40010800 	.word	0x40010800
 8000fa8:	200000e0 	.word	0x200000e0
 8000fac:	08007138 	.word	0x08007138

08000fb0 <vFDWtiteReg>:
{
	return ((void *)&SettingsREG[adr]);
}

void vFDWtiteReg(void)
{
 8000fb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000fb4:	b087      	sub	sp, #28
{

  HAL_StatusTypeDef flashStatus = HAL_ERROR;
  while ( flashStatus != HAL_OK )
  {
    flashStatus = HAL_FLASH_Unlock();
 8000fb6:	f001 fa39 	bl	800242c <HAL_FLASH_Unlock>
  while ( flashStatus != HAL_OK )
 8000fba:	2800      	cmp	r0, #0
 8000fbc:	d1fb      	bne.n	8000fb6 <vFDWtiteReg+0x6>
  * @retval 0 if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Erase_FS()
{
  /* USER CODE BEGIN 2 */
  uint32_t               pageError = 0U;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef      status    = HAL_ERROR;
  FLASH_EraseInitTypeDef eraseInit;


    eraseInit.TypeErase    = FLASH_TYPEERASE_PAGES;
 8000fc2:	9302      	str	r3, [sp, #8]
    eraseInit.Banks        = FLASH_BANK_1;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	9303      	str	r3, [sp, #12]
    eraseInit.PageAddress      = FLASH_DATA_ADR;
 8000fc8:	4c12      	ldr	r4, [pc, #72]	; (8001014 <vFDWtiteReg+0x64>)
 8000fca:	9404      	str	r4, [sp, #16]
    eraseInit.NbPages    = 1U;
 8000fcc:	9305      	str	r3, [sp, #20]
    status = HAL_FLASHEx_Erase( &eraseInit, &pageError );
 8000fce:	a901      	add	r1, sp, #4
 8000fd0:	a802      	add	r0, sp, #8
 8000fd2:	f001 fae7 	bl	80025a4 <HAL_FLASHEx_Erase>
{
  /* USER CODE BEGIN 3 */
  uint32_t           i      = 0U;
  HAL_StatusTypeDef      status    = HAL_ERROR;

  for ( i=0U; i<Len; i+=4U )
 8000fd6:	4d10      	ldr	r5, [pc, #64]	; (8001018 <vFDWtiteReg+0x68>)
  {
	if ( ( uint32_t )( dest + i ) > FLASH_SIZE )
 8000fd8:	4f10      	ldr	r7, [pc, #64]	; (800101c <vFDWtiteReg+0x6c>)
	{
      if ( HAL_FLASH_Program( FLASH_TYPEPROGRAM_WORD, ( uint32_t )( dest + i ), *( uint32_t* )( src + i ) ) == HAL_OK )
 8000fda:	f04f 0900 	mov.w	r9, #0
  for ( i=0U; i<Len; i+=4U )
 8000fde:	f8df 8040 	ldr.w	r8, [pc, #64]	; 8001020 <vFDWtiteReg+0x70>
 8000fe2:	e003      	b.n	8000fec <vFDWtiteReg+0x3c>
 8000fe4:	3404      	adds	r4, #4
 8000fe6:	3504      	adds	r5, #4
 8000fe8:	4544      	cmp	r4, r8
 8000fea:	d00c      	beq.n	8001006 <vFDWtiteReg+0x56>
	if ( ( uint32_t )( dest + i ) > FLASH_SIZE )
 8000fec:	42bc      	cmp	r4, r7
 8000fee:	d3f9      	bcc.n	8000fe4 <vFDWtiteReg+0x34>
      if ( HAL_FLASH_Program( FLASH_TYPEPROGRAM_WORD, ( uint32_t )( dest + i ), *( uint32_t* )( src + i ) ) == HAL_OK )
 8000ff0:	682a      	ldr	r2, [r5, #0]
 8000ff2:	464b      	mov	r3, r9
 8000ff4:	4621      	mov	r1, r4
 8000ff6:	2002      	movs	r0, #2
 8000ff8:	f001 fa6e 	bl	80024d8 <HAL_FLASH_Program>
 8000ffc:	b918      	cbnz	r0, 8001006 <vFDWtiteReg+0x56>
      {
        if ( *( uint32_t* )( src + i ) != *( uint32_t* )( dest + i ) )
 8000ffe:	682a      	ldr	r2, [r5, #0]
 8001000:	6823      	ldr	r3, [r4, #0]
 8001002:	429a      	cmp	r2, r3
 8001004:	d0ee      	beq.n	8000fe4 <vFDWtiteReg+0x34>
    flashStatus = HAL_FLASH_Lock();
 8001006:	f001 fa27 	bl	8002458 <HAL_FLASH_Lock>
  while ( flashStatus != HAL_OK )
 800100a:	2800      	cmp	r0, #0
 800100c:	d1fb      	bne.n	8001006 <vFDWtiteReg+0x56>
}
 800100e:	b007      	add	sp, #28
 8001010:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001014:	0800fc00 	.word	0x0800fc00
 8001018:	20000004 	.word	0x20000004
 800101c:	08008000 	.word	0x08008000
 8001020:	0800fc20 	.word	0x0800fc20

08001024 <vFDInit>:
{
 8001024:	b508      	push	{r3, lr}
	if (FisrtStart)
 8001026:	4b0d      	ldr	r3, [pc, #52]	; (800105c <vFDInit+0x38>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	b91b      	cbnz	r3, 8001034 <vFDInit+0x10>
}
 800102c:	bd08      	pop	{r3, pc}
		   vFDWtiteReg();
 800102e:	f7ff ffbf 	bl	8000fb0 <vFDWtiteReg>
 8001032:	e003      	b.n	800103c <vFDInit+0x18>
    uint32_t i    = 0U;
    uint8_t *psrc = src;

    for ( i=0U; i<Len; i++ )
    {
      dest[i] = *psrc++;
 8001034:	4b0a      	ldr	r3, [pc, #40]	; (8001060 <vFDInit+0x3c>)
	   if (buff!= VALID_CODE)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b72      	cmp	r3, #114	; 0x72
 800103a:	d1f8      	bne.n	800102e <vFDInit+0xa>
    for ( i=0U; i<Len; i++ )
 800103c:	4a09      	ldr	r2, [pc, #36]	; (8001064 <vFDInit+0x40>)
 800103e:	1e53      	subs	r3, r2, #1
 8001040:	f102 001d 	add.w	r0, r2, #29
      dest[i] = *psrc++;
 8001044:	4908      	ldr	r1, [pc, #32]	; (8001068 <vFDInit+0x44>)
 8001046:	1a89      	subs	r1, r1, r2
 8001048:	5cca      	ldrb	r2, [r1, r3]
 800104a:	f803 2f01 	strb.w	r2, [r3, #1]!
    for ( i=0U; i<Len; i++ )
 800104e:	4283      	cmp	r3, r0
 8001050:	d1fa      	bne.n	8001048 <vFDInit+0x24>
	   FisrtStart = 0;
 8001052:	4b02      	ldr	r3, [pc, #8]	; (800105c <vFDInit+0x38>)
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]
}
 8001058:	e7e8      	b.n	800102c <vFDInit+0x8>
 800105a:	bf00      	nop
 800105c:	20000000 	.word	0x20000000
 8001060:	0800fc00 	.word	0x0800fc00
 8001064:	20000004 	.word	0x20000004
 8001068:	0800fc01 	.word	0x0800fc01

0800106c <vFDSetRegState>:
{
 800106c:	b508      	push	{r3, lr}
	SettingsREG[adr+1]= state;
 800106e:	3001      	adds	r0, #1
 8001070:	4b02      	ldr	r3, [pc, #8]	; (800107c <vFDSetRegState+0x10>)
 8001072:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
	vFDWtiteReg();
 8001076:	f7ff ff9b 	bl	8000fb0 <vFDWtiteReg>
}
 800107a:	bd08      	pop	{r3, pc}
 800107c:	20000004 	.word	0x20000004

08001080 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001080:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

  for(;;)
  {
    osDelay(10);
 8001082:	240a      	movs	r4, #10
 8001084:	4620      	mov	r0, r4
 8001086:	f003 ffd3 	bl	8005030 <osDelay>
  for(;;)
 800108a:	e7fb      	b.n	8001084 <StartDefaultTask+0x4>

0800108c <xGetOSEvent>:
}
 800108c:	4b01      	ldr	r3, [pc, #4]	; (8001094 <xGetOSEvent+0x8>)
 800108e:	6818      	ldr	r0, [r3, #0]
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	2000111c 	.word	0x2000111c

08001098 <xGetUARTEvent>:
 }
 8001098:	4b01      	ldr	r3, [pc, #4]	; (80010a0 <xGetUARTEvent+0x8>)
 800109a:	6818      	ldr	r0, [r3, #0]
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	20001164 	.word	0x20001164

080010a4 <xGetSystemControlEvent>:
 }
 80010a4:	4b01      	ldr	r3, [pc, #4]	; (80010ac <xGetSystemControlEvent+0x8>)
 80010a6:	6818      	ldr	r0, [r3, #0]
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	20001140 	.word	0x20001140

080010b0 <vTimerInit>:
{
 80010b0:	b508      	push	{r3, lr}
	htim2.Init.Period = timeout;
 80010b2:	4b04      	ldr	r3, [pc, #16]	; (80010c4 <vTimerInit+0x14>)
 80010b4:	60d8      	str	r0, [r3, #12]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010b6:	4618      	mov	r0, r3
 80010b8:	f002 f9ba 	bl	8003430 <HAL_TIM_Base_Init>
 80010bc:	b900      	cbnz	r0, 80010c0 <vTimerInit+0x10>
}
 80010be:	bd08      	pop	{r3, pc}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c2:	e7fe      	b.n	80010c2 <vTimerInit+0x12>
 80010c4:	20000fdc 	.word	0x20000fdc

080010c8 <vStartTimer>:
{
 80010c8:	b508      	push	{r3, lr}
	HAL_TIM_Base_Start_IT(&htim2);
 80010ca:	4802      	ldr	r0, [pc, #8]	; (80010d4 <vStartTimer+0xc>)
 80010cc:	f002 f852 	bl	8003174 <HAL_TIM_Base_Start_IT>
}
 80010d0:	bd08      	pop	{r3, pc}
 80010d2:	bf00      	nop
 80010d4:	20000fdc 	.word	0x20000fdc

080010d8 <vStopTimer>:
{
 80010d8:	b508      	push	{r3, lr}
	HAL_TIM_Base_Stop_IT(&htim2);
 80010da:	4802      	ldr	r0, [pc, #8]	; (80010e4 <vStopTimer+0xc>)
 80010dc:	f002 f87e 	bl	80031dc <HAL_TIM_Base_Stop_IT>
}
 80010e0:	bd08      	pop	{r3, pc}
 80010e2:	bf00      	nop
 80010e4:	20000fdc 	.word	0x20000fdc

080010e8 <SystemClock_Config>:
{
 80010e8:	b500      	push	{lr}
 80010ea:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ec:	2220      	movs	r2, #32
 80010ee:	2100      	movs	r1, #0
 80010f0:	a80b      	add	r0, sp, #44	; 0x2c
 80010f2:	f005 fee9 	bl	8006ec8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f6:	2300      	movs	r3, #0
 80010f8:	9305      	str	r3, [sp, #20]
 80010fa:	9306      	str	r3, [sp, #24]
 80010fc:	9307      	str	r3, [sp, #28]
 80010fe:	9308      	str	r3, [sp, #32]
 8001100:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001102:	9301      	str	r3, [sp, #4]
 8001104:	9302      	str	r3, [sp, #8]
 8001106:	9303      	str	r3, [sp, #12]
 8001108:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800110a:	2302      	movs	r3, #2
 800110c:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800110e:	2201      	movs	r2, #1
 8001110:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001112:	2210      	movs	r2, #16
 8001114:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001116:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001118:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800111c:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111e:	a80a      	add	r0, sp, #40	; 0x28
 8001120:	f001 fbea 	bl	80028f8 <HAL_RCC_OscConfig>
 8001124:	b9c8      	cbnz	r0, 800115a <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001126:	230f      	movs	r3, #15
 8001128:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800112a:	2102      	movs	r1, #2
 800112c:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800112e:	2300      	movs	r3, #0
 8001130:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001132:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001136:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001138:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800113a:	a805      	add	r0, sp, #20
 800113c:	f001 fe1c 	bl	8002d78 <HAL_RCC_ClockConfig>
 8001140:	b968      	cbnz	r0, 800115e <SystemClock_Config+0x76>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001142:	2302      	movs	r3, #2
 8001144:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001146:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800114a:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800114c:	a801      	add	r0, sp, #4
 800114e:	f001 ff09 	bl	8002f64 <HAL_RCCEx_PeriphCLKConfig>
 8001152:	b930      	cbnz	r0, 8001162 <SystemClock_Config+0x7a>
}
 8001154:	b015      	add	sp, #84	; 0x54
 8001156:	f85d fb04 	ldr.w	pc, [sp], #4
 800115a:	b672      	cpsid	i
  while (1)
 800115c:	e7fe      	b.n	800115c <SystemClock_Config+0x74>
 800115e:	b672      	cpsid	i
 8001160:	e7fe      	b.n	8001160 <SystemClock_Config+0x78>
 8001162:	b672      	cpsid	i
 8001164:	e7fe      	b.n	8001164 <SystemClock_Config+0x7c>
	...

08001168 <main>:
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b092      	sub	sp, #72	; 0x48
  HAL_Init();
 800116c:	f000 fc78 	bl	8001a60 <HAL_Init>
  SystemClock_Config();
 8001170:	f7ff ffba 	bl	80010e8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001174:	2400      	movs	r4, #0
 8001176:	940b      	str	r4, [sp, #44]	; 0x2c
 8001178:	940c      	str	r4, [sp, #48]	; 0x30
 800117a:	940d      	str	r4, [sp, #52]	; 0x34
 800117c:	940e      	str	r4, [sp, #56]	; 0x38
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800117e:	4dad      	ldr	r5, [pc, #692]	; (8001434 <main+0x2cc>)
 8001180:	69ab      	ldr	r3, [r5, #24]
 8001182:	f043 0310 	orr.w	r3, r3, #16
 8001186:	61ab      	str	r3, [r5, #24]
 8001188:	69ab      	ldr	r3, [r5, #24]
 800118a:	f003 0310 	and.w	r3, r3, #16
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001192:	69ab      	ldr	r3, [r5, #24]
 8001194:	f043 0320 	orr.w	r3, r3, #32
 8001198:	61ab      	str	r3, [r5, #24]
 800119a:	69ab      	ldr	r3, [r5, #24]
 800119c:	f003 0320 	and.w	r3, r3, #32
 80011a0:	9302      	str	r3, [sp, #8]
 80011a2:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a4:	69ab      	ldr	r3, [r5, #24]
 80011a6:	f043 0304 	orr.w	r3, r3, #4
 80011aa:	61ab      	str	r3, [r5, #24]
 80011ac:	69ab      	ldr	r3, [r5, #24]
 80011ae:	f003 0304 	and.w	r3, r3, #4
 80011b2:	9303      	str	r3, [sp, #12]
 80011b4:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b6:	69ab      	ldr	r3, [r5, #24]
 80011b8:	f043 0308 	orr.w	r3, r3, #8
 80011bc:	61ab      	str	r3, [r5, #24]
 80011be:	69ab      	ldr	r3, [r5, #24]
 80011c0:	f003 0308 	and.w	r3, r3, #8
 80011c4:	9304      	str	r3, [sp, #16]
 80011c6:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, LED_R_Pin|LED_G_Pin|EN_Pin, GPIO_PIN_RESET);
 80011c8:	4e9b      	ldr	r6, [pc, #620]	; (8001438 <main+0x2d0>)
 80011ca:	4622      	mov	r2, r4
 80011cc:	f44f 7198 	mov.w	r1, #304	; 0x130
 80011d0:	4630      	mov	r0, r6
 80011d2:	f001 fb8b 	bl	80028ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, K2_Pin|K4_Pin|K6_Pin|K8_Pin, GPIO_PIN_RESET);
 80011d6:	4f99      	ldr	r7, [pc, #612]	; (800143c <main+0x2d4>)
 80011d8:	4622      	mov	r2, r4
 80011da:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80011de:	4638      	mov	r0, r7
 80011e0:	f001 fb84 	bl	80028ec <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|EN_Pin;
 80011e4:	f44f 7398 	mov.w	r3, #304	; 0x130
 80011e8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ea:	f04f 0901 	mov.w	r9, #1
 80011ee:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f4:	f04f 0802 	mov.w	r8, #2
 80011f8:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fc:	a90b      	add	r1, sp, #44	; 0x2c
 80011fe:	4630      	mov	r0, r6
 8001200:	f001 fa34 	bl	800266c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = S1_Pin|S2_Pin|S3_Pin|S4_Pin
 8001204:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001208:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800120a:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120e:	a90b      	add	r1, sp, #44	; 0x2c
 8001210:	4638      	mov	r0, r7
 8001212:	f001 fa2b 	bl	800266c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = K2_Pin|K4_Pin|K6_Pin|K8_Pin;
 8001216:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800121a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121c:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001222:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001226:	a90b      	add	r1, sp, #44	; 0x2c
 8001228:	4638      	mov	r0, r7
 800122a:	f001 fa1f 	bl	800266c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SW8_Pin;
 800122e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001232:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001234:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001236:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(SW8_GPIO_Port, &GPIO_InitStruct);
 8001238:	a90b      	add	r1, sp, #44	; 0x2c
 800123a:	4630      	mov	r0, r6
 800123c:	f001 fa16 	bl	800266c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001240:	696b      	ldr	r3, [r5, #20]
 8001242:	ea43 0309 	orr.w	r3, r3, r9
 8001246:	616b      	str	r3, [r5, #20]
 8001248:	696b      	ldr	r3, [r5, #20]
 800124a:	ea03 0309 	and.w	r3, r3, r9
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001252:	4622      	mov	r2, r4
 8001254:	2105      	movs	r1, #5
 8001256:	200b      	movs	r0, #11
 8001258:	f000 fee2 	bl	8002020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800125c:	200b      	movs	r0, #11
 800125e:	f000 ff15 	bl	800208c <HAL_NVIC_EnableIRQ>
  huart1.Instance = USART1;
 8001262:	4877      	ldr	r0, [pc, #476]	; (8001440 <main+0x2d8>)
 8001264:	4b77      	ldr	r3, [pc, #476]	; (8001444 <main+0x2dc>)
 8001266:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8001268:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800126c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 800126e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001272:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001274:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_ODD;
 8001276:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800127a:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800127c:	230c      	movs	r3, #12
 800127e:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001280:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001282:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001284:	f002 fb34 	bl	80038f0 <HAL_UART_Init>
 8001288:	2800      	cmp	r0, #0
 800128a:	f040 813a 	bne.w	8001502 <main+0x39a>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800128e:	2300      	movs	r3, #0
 8001290:	930b      	str	r3, [sp, #44]	; 0x2c
 8001292:	930c      	str	r3, [sp, #48]	; 0x30
 8001294:	930d      	str	r3, [sp, #52]	; 0x34
 8001296:	930e      	str	r3, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001298:	9307      	str	r3, [sp, #28]
 800129a:	9308      	str	r3, [sp, #32]
  htim2.Instance = TIM2;
 800129c:	486a      	ldr	r0, [pc, #424]	; (8001448 <main+0x2e0>)
 800129e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012a2:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 3264;
 80012a4:	f44f 624c 	mov.w	r2, #3264	; 0xcc0
 80012a8:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012aa:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 1000;
 80012ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012b0:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012b2:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012b4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012b6:	f002 f8bb 	bl	8003430 <HAL_TIM_Base_Init>
 80012ba:	2800      	cmp	r0, #0
 80012bc:	f040 8123 	bne.w	8001506 <main+0x39e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012c4:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012c6:	a90b      	add	r1, sp, #44	; 0x2c
 80012c8:	485f      	ldr	r0, [pc, #380]	; (8001448 <main+0x2e0>)
 80012ca:	f002 f9b1 	bl	8003630 <HAL_TIM_ConfigClockSource>
 80012ce:	2800      	cmp	r0, #0
 80012d0:	f040 811b 	bne.w	800150a <main+0x3a2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012d4:	2320      	movs	r3, #32
 80012d6:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d8:	2300      	movs	r3, #0
 80012da:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012dc:	a907      	add	r1, sp, #28
 80012de:	485a      	ldr	r0, [pc, #360]	; (8001448 <main+0x2e0>)
 80012e0:	f002 fa5c 	bl	800379c <HAL_TIMEx_MasterConfigSynchronization>
 80012e4:	2800      	cmp	r0, #0
 80012e6:	f040 8112 	bne.w	800150e <main+0x3a6>
  ADC_ChannelConfTypeDef sConfig = {0};
 80012ea:	2300      	movs	r3, #0
 80012ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80012ee:	930c      	str	r3, [sp, #48]	; 0x30
 80012f0:	930d      	str	r3, [sp, #52]	; 0x34
  hadc1.Instance = ADC1;
 80012f2:	4856      	ldr	r0, [pc, #344]	; (800144c <main+0x2e4>)
 80012f4:	4a56      	ldr	r2, [pc, #344]	; (8001450 <main+0x2e8>)
 80012f6:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80012f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012fc:	6082      	str	r2, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012fe:	2201      	movs	r2, #1
 8001300:	7302      	strb	r2, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001302:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001304:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001308:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800130a:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 3;
 800130c:	2303      	movs	r3, #3
 800130e:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001310:	f000 fdc0 	bl	8001e94 <HAL_ADC_Init>
 8001314:	2800      	cmp	r0, #0
 8001316:	f040 80fc 	bne.w	8001512 <main+0x3aa>
  sConfig.Channel = ADC_CHANNEL_0;
 800131a:	2300      	movs	r3, #0
 800131c:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800131e:	2301      	movs	r3, #1
 8001320:	930c      	str	r3, [sp, #48]	; 0x30
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001322:	2304      	movs	r3, #4
 8001324:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001326:	a90b      	add	r1, sp, #44	; 0x2c
 8001328:	4848      	ldr	r0, [pc, #288]	; (800144c <main+0x2e4>)
 800132a:	f000 fbfb 	bl	8001b24 <HAL_ADC_ConfigChannel>
 800132e:	2800      	cmp	r0, #0
 8001330:	f040 80f1 	bne.w	8001516 <main+0x3ae>
  sConfig.Channel = ADC_CHANNEL_1;
 8001334:	2301      	movs	r3, #1
 8001336:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001338:	2302      	movs	r3, #2
 800133a:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800133c:	a90b      	add	r1, sp, #44	; 0x2c
 800133e:	4843      	ldr	r0, [pc, #268]	; (800144c <main+0x2e4>)
 8001340:	f000 fbf0 	bl	8001b24 <HAL_ADC_ConfigChannel>
 8001344:	2800      	cmp	r0, #0
 8001346:	f040 80e8 	bne.w	800151a <main+0x3b2>
  sConfig.Channel = ADC_CHANNEL_2;
 800134a:	2302      	movs	r3, #2
 800134c:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800134e:	2303      	movs	r3, #3
 8001350:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001352:	a90b      	add	r1, sp, #44	; 0x2c
 8001354:	483d      	ldr	r0, [pc, #244]	; (800144c <main+0x2e4>)
 8001356:	f000 fbe5 	bl	8001b24 <HAL_ADC_ConfigChannel>
 800135a:	2800      	cmp	r0, #0
 800135c:	f040 80df 	bne.w	800151e <main+0x3b6>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001360:	2300      	movs	r3, #0
 8001362:	9307      	str	r3, [sp, #28]
 8001364:	9308      	str	r3, [sp, #32]
 8001366:	9309      	str	r3, [sp, #36]	; 0x24
 8001368:	930a      	str	r3, [sp, #40]	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800136a:	9305      	str	r3, [sp, #20]
 800136c:	9306      	str	r3, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800136e:	930b      	str	r3, [sp, #44]	; 0x2c
 8001370:	930c      	str	r3, [sp, #48]	; 0x30
 8001372:	930d      	str	r3, [sp, #52]	; 0x34
 8001374:	930e      	str	r3, [sp, #56]	; 0x38
 8001376:	930f      	str	r3, [sp, #60]	; 0x3c
 8001378:	9310      	str	r3, [sp, #64]	; 0x40
 800137a:	9311      	str	r3, [sp, #68]	; 0x44
  htim3.Instance = TIM3;
 800137c:	4835      	ldr	r0, [pc, #212]	; (8001454 <main+0x2ec>)
 800137e:	4a36      	ldr	r2, [pc, #216]	; (8001458 <main+0x2f0>)
 8001380:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler =2;
 8001382:	2202      	movs	r2, #2
 8001384:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001386:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 1000;
 8001388:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800138c:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800138e:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001390:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001392:	f002 f84d 	bl	8003430 <HAL_TIM_Base_Init>
 8001396:	2800      	cmp	r0, #0
 8001398:	f040 80c3 	bne.w	8001522 <main+0x3ba>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800139c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013a0:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013a2:	a907      	add	r1, sp, #28
 80013a4:	482b      	ldr	r0, [pc, #172]	; (8001454 <main+0x2ec>)
 80013a6:	f002 f943 	bl	8003630 <HAL_TIM_ConfigClockSource>
 80013aa:	2800      	cmp	r0, #0
 80013ac:	f040 80bb 	bne.w	8001526 <main+0x3be>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80013b0:	4828      	ldr	r0, [pc, #160]	; (8001454 <main+0x2ec>)
 80013b2:	f002 f869 	bl	8003488 <HAL_TIM_PWM_Init>
 80013b6:	2800      	cmp	r0, #0
 80013b8:	f040 80b7 	bne.w	800152a <main+0x3c2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013bc:	2300      	movs	r3, #0
 80013be:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c0:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013c2:	a905      	add	r1, sp, #20
 80013c4:	4823      	ldr	r0, [pc, #140]	; (8001454 <main+0x2ec>)
 80013c6:	f002 f9e9 	bl	800379c <HAL_TIMEx_MasterConfigSynchronization>
 80013ca:	2800      	cmp	r0, #0
 80013cc:	f040 80af 	bne.w	800152e <main+0x3c6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013d0:	2360      	movs	r3, #96	; 0x60
 80013d2:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80013d4:	2200      	movs	r2, #0
 80013d6:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013d8:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80013da:	2304      	movs	r3, #4
 80013dc:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013de:	a90b      	add	r1, sp, #44	; 0x2c
 80013e0:	481c      	ldr	r0, [pc, #112]	; (8001454 <main+0x2ec>)
 80013e2:	f002 f8ab 	bl	800353c <HAL_TIM_PWM_ConfigChannel>
 80013e6:	2800      	cmp	r0, #0
 80013e8:	f040 80a3 	bne.w	8001532 <main+0x3ca>
  sConfigOC.Pulse = 500;
 80013ec:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80013f0:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013f2:	2204      	movs	r2, #4
 80013f4:	a90b      	add	r1, sp, #44	; 0x2c
 80013f6:	4817      	ldr	r0, [pc, #92]	; (8001454 <main+0x2ec>)
 80013f8:	f002 f8a0 	bl	800353c <HAL_TIM_PWM_ConfigChannel>
 80013fc:	2800      	cmp	r0, #0
 80013fe:	f040 809a 	bne.w	8001536 <main+0x3ce>
  HAL_TIM_MspPostInit(&htim3);
 8001402:	4814      	ldr	r0, [pc, #80]	; (8001454 <main+0x2ec>)
 8001404:	f000 fa1c 	bl	8001840 <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001408:	2300      	movs	r3, #0
 800140a:	930b      	str	r3, [sp, #44]	; 0x2c
 800140c:	930c      	str	r3, [sp, #48]	; 0x30
 800140e:	930d      	str	r3, [sp, #52]	; 0x34
 8001410:	930e      	str	r3, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001412:	9307      	str	r3, [sp, #28]
 8001414:	9308      	str	r3, [sp, #32]
  htim4.Instance = TIM4;
 8001416:	4811      	ldr	r0, [pc, #68]	; (800145c <main+0x2f4>)
 8001418:	4a11      	ldr	r2, [pc, #68]	; (8001460 <main+0x2f8>)
 800141a:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 32000;
 800141c:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001420:	6042      	str	r2, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001422:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 2000;
 8001424:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001428:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800142a:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800142c:	2380      	movs	r3, #128	; 0x80
 800142e:	6183      	str	r3, [r0, #24]
 8001430:	e018      	b.n	8001464 <main+0x2fc>
 8001432:	bf00      	nop
 8001434:	40021000 	.word	0x40021000
 8001438:	40010800 	.word	0x40010800
 800143c:	40010c00 	.word	0x40010c00
 8001440:	200010b4 	.word	0x200010b4
 8001444:	40013800 	.word	0x40013800
 8001448:	20000fdc 	.word	0x20000fdc
 800144c:	20000f68 	.word	0x20000f68
 8001450:	40012400 	.word	0x40012400
 8001454:	20001024 	.word	0x20001024
 8001458:	40000400 	.word	0x40000400
 800145c:	2000106c 	.word	0x2000106c
 8001460:	40000800 	.word	0x40000800
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001464:	f001 ffe4 	bl	8003430 <HAL_TIM_Base_Init>
 8001468:	2800      	cmp	r0, #0
 800146a:	d166      	bne.n	800153a <main+0x3d2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800146c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001470:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001472:	a90b      	add	r1, sp, #44	; 0x2c
 8001474:	4834      	ldr	r0, [pc, #208]	; (8001548 <main+0x3e0>)
 8001476:	f002 f8db 	bl	8003630 <HAL_TIM_ConfigClockSource>
 800147a:	2800      	cmp	r0, #0
 800147c:	d15f      	bne.n	800153e <main+0x3d6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800147e:	2300      	movs	r3, #0
 8001480:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001482:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001484:	a907      	add	r1, sp, #28
 8001486:	4830      	ldr	r0, [pc, #192]	; (8001548 <main+0x3e0>)
 8001488:	f002 f988 	bl	800379c <HAL_TIMEx_MasterConfigSynchronization>
 800148c:	2800      	cmp	r0, #0
 800148e:	d158      	bne.n	8001542 <main+0x3da>
  osKernelInitialize();
 8001490:	f003 fd1c 	bl	8004ecc <osKernelInitialize>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001494:	4a2d      	ldr	r2, [pc, #180]	; (800154c <main+0x3e4>)
 8001496:	2100      	movs	r1, #0
 8001498:	482d      	ldr	r0, [pc, #180]	; (8001550 <main+0x3e8>)
 800149a:	f003 fd63 	bl	8004f64 <osThreadNew>
 800149e:	4b2d      	ldr	r3, [pc, #180]	; (8001554 <main+0x3ec>)
 80014a0:	6018      	str	r0, [r3, #0]
  DIN_DOUTHandle = osThreadNew(vDTask, NULL, &DIN_DOUT_attributes);
 80014a2:	4a2d      	ldr	r2, [pc, #180]	; (8001558 <main+0x3f0>)
 80014a4:	2100      	movs	r1, #0
 80014a6:	482d      	ldr	r0, [pc, #180]	; (800155c <main+0x3f4>)
 80014a8:	f003 fd5c 	bl	8004f64 <osThreadNew>
 80014ac:	4b2c      	ldr	r3, [pc, #176]	; (8001560 <main+0x3f8>)
 80014ae:	6018      	str	r0, [r3, #0]
  UARTTaskHandle = osThreadNew(StartUARTTask, NULL, &UARTTask_attributes);
 80014b0:	4a2c      	ldr	r2, [pc, #176]	; (8001564 <main+0x3fc>)
 80014b2:	2100      	movs	r1, #0
 80014b4:	482c      	ldr	r0, [pc, #176]	; (8001568 <main+0x400>)
 80014b6:	f003 fd55 	bl	8004f64 <osThreadNew>
 80014ba:	4b2c      	ldr	r3, [pc, #176]	; (800156c <main+0x404>)
 80014bc:	6018      	str	r0, [r3, #0]
  DataTaskHandle = osThreadNew(vDATATask, NULL, &DataTask_attributes);
 80014be:	4a2c      	ldr	r2, [pc, #176]	; (8001570 <main+0x408>)
 80014c0:	2100      	movs	r1, #0
 80014c2:	482c      	ldr	r0, [pc, #176]	; (8001574 <main+0x40c>)
 80014c4:	f003 fd4e 	bl	8004f64 <osThreadNew>
 80014c8:	4b2b      	ldr	r3, [pc, #172]	; (8001578 <main+0x410>)
 80014ca:	6018      	str	r0, [r3, #0]
  MBTaskHandle = osThreadNew(vMBTask, NULL, &MBTask_attributes);
 80014cc:	4a2b      	ldr	r2, [pc, #172]	; (800157c <main+0x414>)
 80014ce:	2100      	movs	r1, #0
 80014d0:	482b      	ldr	r0, [pc, #172]	; (8001580 <main+0x418>)
 80014d2:	f003 fd47 	bl	8004f64 <osThreadNew>
 80014d6:	4b2b      	ldr	r3, [pc, #172]	; (8001584 <main+0x41c>)
 80014d8:	6018      	str	r0, [r3, #0]
  xOSEventHandle = osEventFlagsNew(&xOSEvent_attributes);
 80014da:	482b      	ldr	r0, [pc, #172]	; (8001588 <main+0x420>)
 80014dc:	f003 fdca 	bl	8005074 <osEventFlagsNew>
 80014e0:	4b2a      	ldr	r3, [pc, #168]	; (800158c <main+0x424>)
 80014e2:	6018      	str	r0, [r3, #0]
  xUARTEvnetHandle = osEventFlagsNew(&xUARTEvnet_attributes);
 80014e4:	482a      	ldr	r0, [pc, #168]	; (8001590 <main+0x428>)
 80014e6:	f003 fdc5 	bl	8005074 <osEventFlagsNew>
 80014ea:	4b2a      	ldr	r3, [pc, #168]	; (8001594 <main+0x42c>)
 80014ec:	6018      	str	r0, [r3, #0]
  xSystemControlEventHandle = osEventFlagsNew(&xSystemControlEvent_attributes);
 80014ee:	482a      	ldr	r0, [pc, #168]	; (8001598 <main+0x430>)
 80014f0:	f003 fdc0 	bl	8005074 <osEventFlagsNew>
 80014f4:	4b29      	ldr	r3, [pc, #164]	; (800159c <main+0x434>)
 80014f6:	6018      	str	r0, [r3, #0]
  InitSystemEnvet(xSystemControlEventHandle);
 80014f8:	f000 f860 	bl	80015bc <InitSystemEnvet>
  osKernelStart();
 80014fc:	f003 fd0a 	bl	8004f14 <osKernelStart>
  while (1)
 8001500:	e7fe      	b.n	8001500 <main+0x398>
 8001502:	b672      	cpsid	i
  while (1)
 8001504:	e7fe      	b.n	8001504 <main+0x39c>
 8001506:	b672      	cpsid	i
 8001508:	e7fe      	b.n	8001508 <main+0x3a0>
 800150a:	b672      	cpsid	i
 800150c:	e7fe      	b.n	800150c <main+0x3a4>
 800150e:	b672      	cpsid	i
 8001510:	e7fe      	b.n	8001510 <main+0x3a8>
 8001512:	b672      	cpsid	i
 8001514:	e7fe      	b.n	8001514 <main+0x3ac>
 8001516:	b672      	cpsid	i
 8001518:	e7fe      	b.n	8001518 <main+0x3b0>
 800151a:	b672      	cpsid	i
 800151c:	e7fe      	b.n	800151c <main+0x3b4>
 800151e:	b672      	cpsid	i
 8001520:	e7fe      	b.n	8001520 <main+0x3b8>
 8001522:	b672      	cpsid	i
 8001524:	e7fe      	b.n	8001524 <main+0x3bc>
 8001526:	b672      	cpsid	i
 8001528:	e7fe      	b.n	8001528 <main+0x3c0>
 800152a:	b672      	cpsid	i
 800152c:	e7fe      	b.n	800152c <main+0x3c4>
 800152e:	b672      	cpsid	i
 8001530:	e7fe      	b.n	8001530 <main+0x3c8>
 8001532:	b672      	cpsid	i
 8001534:	e7fe      	b.n	8001534 <main+0x3cc>
 8001536:	b672      	cpsid	i
 8001538:	e7fe      	b.n	8001538 <main+0x3d0>
 800153a:	b672      	cpsid	i
 800153c:	e7fe      	b.n	800153c <main+0x3d4>
 800153e:	b672      	cpsid	i
 8001540:	e7fe      	b.n	8001540 <main+0x3d8>
 8001542:	b672      	cpsid	i
 8001544:	e7fe      	b.n	8001544 <main+0x3dc>
 8001546:	bf00      	nop
 8001548:	2000106c 	.word	0x2000106c
 800154c:	0800728c 	.word	0x0800728c
 8001550:	08001081 	.word	0x08001081
 8001554:	20000f64 	.word	0x20000f64
 8001558:	080071fc 	.word	0x080071fc
 800155c:	08000ded 	.word	0x08000ded
 8001560:	20000464 	.word	0x20000464
 8001564:	08007268 	.word	0x08007268
 8001568:	08004c15 	.word	0x08004c15
 800156c:	20000ca4 	.word	0x20000ca4
 8001570:	08007220 	.word	0x08007220
 8001574:	08001651 	.word	0x08001651
 8001578:	20000724 	.word	0x20000724
 800157c:	08007244 	.word	0x08007244
 8001580:	08001615 	.word	0x08001615
 8001584:	200009e4 	.word	0x200009e4
 8001588:	080072b0 	.word	0x080072b0
 800158c:	2000111c 	.word	0x2000111c
 8001590:	080072d0 	.word	0x080072d0
 8001594:	20001164 	.word	0x20001164
 8001598:	080072c0 	.word	0x080072c0
 800159c:	20001140 	.word	0x20001140

080015a0 <HAL_TIM_PeriodElapsedCallback>:
{
 80015a0:	b508      	push	{r3, lr}
  if (htim->Instance == TIM1) {
 80015a2:	6802      	ldr	r2, [r0, #0]
 80015a4:	4b03      	ldr	r3, [pc, #12]	; (80015b4 <HAL_TIM_PeriodElapsedCallback+0x14>)
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d000      	beq.n	80015ac <HAL_TIM_PeriodElapsedCallback+0xc>
}
 80015aa:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 80015ac:	f000 fa6a 	bl	8001a84 <HAL_IncTick>
}
 80015b0:	e7fb      	b.n	80015aa <HAL_TIM_PeriodElapsedCallback+0xa>
 80015b2:	bf00      	nop
 80015b4:	40012c00 	.word	0x40012c00

080015b8 <Error_Handler>:
 80015b8:	b672      	cpsid	i
  while (1)
 80015ba:	e7fe      	b.n	80015ba <Error_Handler+0x2>

080015bc <InitSystemEnvet>:
extern TIM_HandleTypeDef htim4;
extern TIM_HandleTypeDef htim3;

void InitSystemEnvet(EventGroupHandle_t event)
{
	 xSystemEventGroupHandle = event;
 80015bc:	4b01      	ldr	r3, [pc, #4]	; (80015c4 <InitSystemEnvet+0x8>)
 80015be:	6018      	str	r0, [r3, #0]
}
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	2000118c 	.word	0x2000118c

080015c8 <waitFlag>:
void waitFlag( uint32_t flag)
{
 80015c8:	b500      	push	{lr}
 80015ca:	b083      	sub	sp, #12
 80015cc:	4601      	mov	r1, r0
	xEventGroupWaitBits(xSystemEventGroupHandle,   flag ,  pdFALSE, pdTRUE, portMAX_DELAY );
 80015ce:	f04f 33ff 	mov.w	r3, #4294967295
 80015d2:	9300      	str	r3, [sp, #0]
 80015d4:	2301      	movs	r3, #1
 80015d6:	2200      	movs	r2, #0
 80015d8:	4803      	ldr	r0, [pc, #12]	; (80015e8 <waitFlag+0x20>)
 80015da:	6800      	ldr	r0, [r0, #0]
 80015dc:	f003 fdbd 	bl	800515a <xEventGroupWaitBits>
}
 80015e0:	b003      	add	sp, #12
 80015e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80015e6:	bf00      	nop
 80015e8:	2000118c 	.word	0x2000118c

080015ec <vSetRegInput>:
		  if (input_regs[reg_addr] != data)
		  {
			  mode_restart = 1;
		  }
	  }
      input_regs[reg_addr] = data;
 80015ec:	4b01      	ldr	r3, [pc, #4]	; (80015f4 <vSetRegInput+0x8>)
 80015ee:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]

}
 80015f2:	4770      	bx	lr
 80015f4:	20001168 	.word	0x20001168

080015f8 <vSetReg>:



void vSetReg(REGS_t reg_addr, uint16_t data)
{
 80015f8:	b508      	push	{r3, lr}

		  if (reg_addr>=  DEVICE_HOLDING_FLASG)
 80015fa:	2804      	cmp	r0, #4
 80015fc:	d803      	bhi.n	8001606 <vSetReg+0xe>
		  {
			  if (reg_addr == MODE)
			  {
				  mode_restart = 1;
			  }
			  system_regs[reg_addr] = data;
 80015fe:	4b04      	ldr	r3, [pc, #16]	; (8001610 <vSetReg+0x18>)
 8001600:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
		  }
}
 8001604:	bd08      	pop	{r3, pc}
			  vFDSetRegState( reg_addr - DEVICE_HOLDING_FLASG,data);
 8001606:	3805      	subs	r0, #5
 8001608:	f7ff fd30 	bl	800106c <vFDSetRegState>
 800160c:	e7fa      	b.n	8001604 <vSetReg+0xc>
 800160e:	bf00      	nop
 8001610:	20001180 	.word	0x20001180

08001614 <vMBTask>:


 void vMBTask(void *argument)
 {
 8001614:	b510      	push	{r4, lr}
	 uint16_t addres = 0;
	 waitFlag( DIN_READY );
 8001616:	2001      	movs	r0, #1
 8001618:	f7ff ffd6 	bl	80015c8 <waitFlag>
	  addres = (uiGetDinMask() & DEVICE_ADDR_MASK)>>DEVICE_ADDR_OFFSET;
 800161c:	f7ff fbd6 	bl	8000dcc <uiGetDinMask>

	 eMBInit(MB_RTU,addres,0,115200,MB_PAR_ODD );
	 eMBEnable(  );
#endif
#ifdef MASTER_MODE
	 eMBMasterInit(MB_RTU,0,115200,MB_PAR_ODD );
 8001620:	2301      	movs	r3, #1
 8001622:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001626:	2100      	movs	r1, #0
 8001628:	4608      	mov	r0, r1
 800162a:	f002 fc73 	bl	8003f14 <eMBMasterInit>
	 eMBMasterEnable();
 800162e:	f002 fcc3 	bl	8003fb8 <eMBMasterEnable>
#endif
	 xEventGroupSetBits(xSystemEventGroupHandle,  MB_READY );
 8001632:	2104      	movs	r1, #4
 8001634:	4b05      	ldr	r3, [pc, #20]	; (800164c <vMBTask+0x38>)
 8001636:	6818      	ldr	r0, [r3, #0]
 8001638:	f003 fe1a 	bl	8005270 <xEventGroupSetBits>
	 while (1)
	 {
		 vTaskDelay(1);
 800163c:	2401      	movs	r4, #1
 800163e:	4620      	mov	r0, r4
 8001640:	f004 fd66 	bl	8006110 <vTaskDelay>
#ifdef SLAVE_MODE
		 eMBPoll();
#endif
#ifdef MASTER_MODE
		 eMBMasterPoll(  );
 8001644:	f002 fcca 	bl	8003fdc <eMBMasterPoll>
	 while (1)
 8001648:	e7f9      	b.n	800163e <vMBTask+0x2a>
 800164a:	bf00      	nop
 800164c:	2000118c 	.word	0x2000118c

08001650 <vDATATask>:



void vDATATask(void *argument)

 {
 8001650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   //Инициализация типа системы
	MAIN_FSM_STATE_t InitFSM = STANDBAY_STATE;
 8001654:	2400      	movs	r4, #0
      input_regs[reg_addr] = data;
 8001656:	4e16      	ldr	r6, [pc, #88]	; (80016b0 <vDATATask+0x60>)
 8001658:	4625      	mov	r5, r4
 800165a:	46a1      	mov	r9, r4

	 while(1)
	 {

		 vSetRegInput(FSM_STATUS, control_state);
		 vTaskDelay(10);
 800165c:	f04f 080a 	mov.w	r8, #10
      input_regs[reg_addr] = data;
 8001660:	2701      	movs	r7, #1
 8001662:	e00c      	b.n	800167e <vDATATask+0x2e>
		 switch (InitFSM)
		 {
		 	 case STANDBAY_STATE:
		 		vFDInit();
 8001664:	f7ff fcde 	bl	8001024 <vFDInit>
		 		for (int i = 0;i<DEVICE_HOLDING_FLASG;i++)
		 		{
		 			 vSetReg(i,0);
 8001668:	4629      	mov	r1, r5
 800166a:	b2e0      	uxtb	r0, r4
 800166c:	f7ff ffc4 	bl	80015f8 <vSetReg>
		 		for (int i = 0;i<DEVICE_HOLDING_FLASG;i++)
 8001670:	3401      	adds	r4, #1
 8001672:	2c05      	cmp	r4, #5
 8001674:	d1f8      	bne.n	8001668 <vDATATask+0x18>
		 		}
		 		 //Дожидаемся пока отработают все остальные процессы
		 		 waitFlag( DIN_READY | AIN_READY | MB_READY);
 8001676:	2007      	movs	r0, #7
 8001678:	f7ff ffa6 	bl	80015c8 <waitFlag>
 {
 800167c:	463c      	mov	r4, r7
      input_regs[reg_addr] = data;
 800167e:	f8a6 9006 	strh.w	r9, [r6, #6]
		 vTaskDelay(10);
 8001682:	4640      	mov	r0, r8
 8001684:	f004 fd44 	bl	8006110 <vTaskDelay>
		 switch (InitFSM)
 8001688:	2c00      	cmp	r4, #0
 800168a:	d0eb      	beq.n	8001664 <vDATATask+0x14>
	 data = data | ( (uiGetDinMask() & DEVICE_DOOR_MASK) >> DEVICE_DOOR_OFFSET);
 800168c:	f7ff fb9e 	bl	8000dcc <uiGetDinMask>
 8001690:	0940      	lsrs	r0, r0, #5
	 if (data )
 8001692:	f010 0f06 	tst.w	r0, #6
 8001696:	d008      	beq.n	80016aa <vDATATask+0x5a>
		if (usGetRegInput(DOOR_STATE_TRIGGER)  == OPEN )
 8001698:	89f3      	ldrh	r3, [r6, #14]
      input_regs[reg_addr] = data;
 800169a:	2b02      	cmp	r3, #2
 800169c:	bf0c      	ite	eq
 800169e:	2303      	moveq	r3, #3
 80016a0:	2302      	movne	r3, #2
 80016a2:	81f3      	strh	r3, [r6, #14]
 80016a4:	2302      	movs	r3, #2
 80016a6:	81b3      	strh	r3, [r6, #12]
}
 80016a8:	e7e8      	b.n	800167c <vDATATask+0x2c>
      input_regs[reg_addr] = data;
 80016aa:	81b7      	strh	r7, [r6, #12]
}
 80016ac:	e7e6      	b.n	800167c <vDATATask+0x2c>
 80016ae:	bf00      	nop
 80016b0:	20001168 	.word	0x20001168

080016b4 <vTimer1sInc>:


uint32_t sTimer = 0;
void vTimer1sInc()
{
	sTimer++;
 80016b4:	4a02      	ldr	r2, [pc, #8]	; (80016c0 <vTimer1sInc+0xc>)
 80016b6:	6813      	ldr	r3, [r2, #0]
 80016b8:	3301      	adds	r3, #1
 80016ba:	6013      	str	r3, [r2, #0]

}
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	2000117c 	.word	0x2000117c

080016c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016c4:	b500      	push	{lr}
 80016c6:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016c8:	4b11      	ldr	r3, [pc, #68]	; (8001710 <HAL_MspInit+0x4c>)
 80016ca:	699a      	ldr	r2, [r3, #24]
 80016cc:	f042 0201 	orr.w	r2, r2, #1
 80016d0:	619a      	str	r2, [r3, #24]
 80016d2:	699a      	ldr	r2, [r3, #24]
 80016d4:	f002 0201 	and.w	r2, r2, #1
 80016d8:	9200      	str	r2, [sp, #0]
 80016da:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016dc:	69da      	ldr	r2, [r3, #28]
 80016de:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80016e2:	61da      	str	r2, [r3, #28]
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016ee:	2200      	movs	r2, #0
 80016f0:	210f      	movs	r1, #15
 80016f2:	f06f 0001 	mvn.w	r0, #1
 80016f6:	f000 fc93 	bl	8002020 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016fa:	4a06      	ldr	r2, [pc, #24]	; (8001714 <HAL_MspInit+0x50>)
 80016fc:	6853      	ldr	r3, [r2, #4]
 80016fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001702:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001706:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001708:	b003      	add	sp, #12
 800170a:	f85d fb04 	ldr.w	pc, [sp], #4
 800170e:	bf00      	nop
 8001710:	40021000 	.word	0x40021000
 8001714:	40010000 	.word	0x40010000

08001718 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001718:	b510      	push	{r4, lr}
 800171a:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171c:	2300      	movs	r3, #0
 800171e:	9302      	str	r3, [sp, #8]
 8001720:	9303      	str	r3, [sp, #12]
 8001722:	9304      	str	r3, [sp, #16]
 8001724:	9305      	str	r3, [sp, #20]
  if(hadc->Instance==ADC1)
 8001726:	6802      	ldr	r2, [r0, #0]
 8001728:	4b1d      	ldr	r3, [pc, #116]	; (80017a0 <HAL_ADC_MspInit+0x88>)
 800172a:	429a      	cmp	r2, r3
 800172c:	d001      	beq.n	8001732 <HAL_ADC_MspInit+0x1a>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800172e:	b006      	add	sp, #24
 8001730:	bd10      	pop	{r4, pc}
 8001732:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001734:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8001738:	699a      	ldr	r2, [r3, #24]
 800173a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800173e:	619a      	str	r2, [r3, #24]
 8001740:	699a      	ldr	r2, [r3, #24]
 8001742:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001746:	9200      	str	r2, [sp, #0]
 8001748:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800174a:	699a      	ldr	r2, [r3, #24]
 800174c:	f042 0204 	orr.w	r2, r2, #4
 8001750:	619a      	str	r2, [r3, #24]
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	f003 0304 	and.w	r3, r3, #4
 8001758:	9301      	str	r3, [sp, #4]
 800175a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800175c:	2307      	movs	r3, #7
 800175e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001760:	2303      	movs	r3, #3
 8001762:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001764:	a902      	add	r1, sp, #8
 8001766:	480f      	ldr	r0, [pc, #60]	; (80017a4 <HAL_ADC_MspInit+0x8c>)
 8001768:	f000 ff80 	bl	800266c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 800176c:	480e      	ldr	r0, [pc, #56]	; (80017a8 <HAL_ADC_MspInit+0x90>)
 800176e:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <HAL_ADC_MspInit+0x94>)
 8001770:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001772:	2300      	movs	r3, #0
 8001774:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001776:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001778:	2280      	movs	r2, #128	; 0x80
 800177a:	60c2      	str	r2, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800177c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001780:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001782:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001786:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001788:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800178a:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800178c:	f000 fc8c 	bl	80020a8 <HAL_DMA_Init>
 8001790:	b918      	cbnz	r0, 800179a <HAL_ADC_MspInit+0x82>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001792:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <HAL_ADC_MspInit+0x90>)
 8001794:	6223      	str	r3, [r4, #32]
 8001796:	625c      	str	r4, [r3, #36]	; 0x24
}
 8001798:	e7c9      	b.n	800172e <HAL_ADC_MspInit+0x16>
      Error_Handler();
 800179a:	f7ff ff0d 	bl	80015b8 <Error_Handler>
 800179e:	e7f8      	b.n	8001792 <HAL_ADC_MspInit+0x7a>
 80017a0:	40012400 	.word	0x40012400
 80017a4:	40010800 	.word	0x40010800
 80017a8:	20000f98 	.word	0x20000f98
 80017ac:	40020008 	.word	0x40020008

080017b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017b0:	b500      	push	{lr}
 80017b2:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM2)
 80017b4:	6803      	ldr	r3, [r0, #0]
 80017b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017ba:	d008      	beq.n	80017ce <HAL_TIM_Base_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 80017bc:	4a1d      	ldr	r2, [pc, #116]	; (8001834 <HAL_TIM_Base_MspInit+0x84>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d019      	beq.n	80017f6 <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 80017c2:	4a1d      	ldr	r2, [pc, #116]	; (8001838 <HAL_TIM_Base_MspInit+0x88>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d021      	beq.n	800180c <HAL_TIM_Base_MspInit+0x5c>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80017c8:	b005      	add	sp, #20
 80017ca:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017ce:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80017d2:	69da      	ldr	r2, [r3, #28]
 80017d4:	f042 0201 	orr.w	r2, r2, #1
 80017d8:	61da      	str	r2, [r3, #28]
 80017da:	69db      	ldr	r3, [r3, #28]
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	9301      	str	r3, [sp, #4]
 80017e2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80017e4:	2200      	movs	r2, #0
 80017e6:	2105      	movs	r1, #5
 80017e8:	201c      	movs	r0, #28
 80017ea:	f000 fc19 	bl	8002020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017ee:	201c      	movs	r0, #28
 80017f0:	f000 fc4c 	bl	800208c <HAL_NVIC_EnableIRQ>
 80017f4:	e7e8      	b.n	80017c8 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017f6:	4b11      	ldr	r3, [pc, #68]	; (800183c <HAL_TIM_Base_MspInit+0x8c>)
 80017f8:	69da      	ldr	r2, [r3, #28]
 80017fa:	f042 0202 	orr.w	r2, r2, #2
 80017fe:	61da      	str	r2, [r3, #28]
 8001800:	69db      	ldr	r3, [r3, #28]
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	9302      	str	r3, [sp, #8]
 8001808:	9b02      	ldr	r3, [sp, #8]
 800180a:	e7dd      	b.n	80017c8 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800180c:	4b0b      	ldr	r3, [pc, #44]	; (800183c <HAL_TIM_Base_MspInit+0x8c>)
 800180e:	69da      	ldr	r2, [r3, #28]
 8001810:	f042 0204 	orr.w	r2, r2, #4
 8001814:	61da      	str	r2, [r3, #28]
 8001816:	69db      	ldr	r3, [r3, #28]
 8001818:	f003 0304 	and.w	r3, r3, #4
 800181c:	9303      	str	r3, [sp, #12]
 800181e:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001820:	2200      	movs	r2, #0
 8001822:	2105      	movs	r1, #5
 8001824:	201e      	movs	r0, #30
 8001826:	f000 fbfb 	bl	8002020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800182a:	201e      	movs	r0, #30
 800182c:	f000 fc2e 	bl	800208c <HAL_NVIC_EnableIRQ>
}
 8001830:	e7ca      	b.n	80017c8 <HAL_TIM_Base_MspInit+0x18>
 8001832:	bf00      	nop
 8001834:	40000400 	.word	0x40000400
 8001838:	40000800 	.word	0x40000800
 800183c:	40021000 	.word	0x40021000

08001840 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001840:	b500      	push	{lr}
 8001842:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	2300      	movs	r3, #0
 8001846:	9302      	str	r3, [sp, #8]
 8001848:	9303      	str	r3, [sp, #12]
 800184a:	9304      	str	r3, [sp, #16]
 800184c:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM3)
 800184e:	6802      	ldr	r2, [r0, #0]
 8001850:	4b0d      	ldr	r3, [pc, #52]	; (8001888 <HAL_TIM_MspPostInit+0x48>)
 8001852:	429a      	cmp	r2, r3
 8001854:	d002      	beq.n	800185c <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001856:	b007      	add	sp, #28
 8001858:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185c:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8001860:	699a      	ldr	r2, [r3, #24]
 8001862:	f042 0204 	orr.w	r2, r2, #4
 8001866:	619a      	str	r2, [r3, #24]
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	f003 0304 	and.w	r3, r3, #4
 800186e:	9301      	str	r3, [sp, #4]
 8001870:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001872:	23c0      	movs	r3, #192	; 0xc0
 8001874:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001876:	2302      	movs	r3, #2
 8001878:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800187a:	2303      	movs	r3, #3
 800187c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800187e:	a902      	add	r1, sp, #8
 8001880:	4802      	ldr	r0, [pc, #8]	; (800188c <HAL_TIM_MspPostInit+0x4c>)
 8001882:	f000 fef3 	bl	800266c <HAL_GPIO_Init>
}
 8001886:	e7e6      	b.n	8001856 <HAL_TIM_MspPostInit+0x16>
 8001888:	40000400 	.word	0x40000400
 800188c:	40010800 	.word	0x40010800

08001890 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001890:	b530      	push	{r4, r5, lr}
 8001892:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	2300      	movs	r3, #0
 8001896:	9302      	str	r3, [sp, #8]
 8001898:	9303      	str	r3, [sp, #12]
 800189a:	9304      	str	r3, [sp, #16]
 800189c:	9305      	str	r3, [sp, #20]
  if(huart->Instance==USART1)
 800189e:	6802      	ldr	r2, [r0, #0]
 80018a0:	4b1b      	ldr	r3, [pc, #108]	; (8001910 <HAL_UART_MspInit+0x80>)
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d001      	beq.n	80018aa <HAL_UART_MspInit+0x1a>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80018a6:	b007      	add	sp, #28
 80018a8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80018aa:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80018ae:	699a      	ldr	r2, [r3, #24]
 80018b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80018b4:	619a      	str	r2, [r3, #24]
 80018b6:	699a      	ldr	r2, [r3, #24]
 80018b8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80018bc:	9200      	str	r2, [sp, #0]
 80018be:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c0:	699a      	ldr	r2, [r3, #24]
 80018c2:	f042 0204 	orr.w	r2, r2, #4
 80018c6:	619a      	str	r2, [r3, #24]
 80018c8:	699b      	ldr	r3, [r3, #24]
 80018ca:	f003 0304 	and.w	r3, r3, #4
 80018ce:	9301      	str	r3, [sp, #4]
 80018d0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018d6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d8:	2302      	movs	r3, #2
 80018da:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018dc:	2303      	movs	r3, #3
 80018de:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e0:	4d0c      	ldr	r5, [pc, #48]	; (8001914 <HAL_UART_MspInit+0x84>)
 80018e2:	a902      	add	r1, sp, #8
 80018e4:	4628      	mov	r0, r5
 80018e6:	f000 fec1 	bl	800266c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018ee:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f0:	2400      	movs	r4, #0
 80018f2:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f6:	a902      	add	r1, sp, #8
 80018f8:	4628      	mov	r0, r5
 80018fa:	f000 feb7 	bl	800266c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80018fe:	4622      	mov	r2, r4
 8001900:	2105      	movs	r1, #5
 8001902:	2025      	movs	r0, #37	; 0x25
 8001904:	f000 fb8c 	bl	8002020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001908:	2025      	movs	r0, #37	; 0x25
 800190a:	f000 fbbf 	bl	800208c <HAL_NVIC_EnableIRQ>
}
 800190e:	e7ca      	b.n	80018a6 <HAL_UART_MspInit+0x16>
 8001910:	40013800 	.word	0x40013800
 8001914:	40010800 	.word	0x40010800

08001918 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001918:	b530      	push	{r4, r5, lr}
 800191a:	b089      	sub	sp, #36	; 0x24
 800191c:	4604      	mov	r4, r0
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800191e:	4b1e      	ldr	r3, [pc, #120]	; (8001998 <HAL_InitTick+0x80>)
 8001920:	699a      	ldr	r2, [r3, #24]
 8001922:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001926:	619a      	str	r2, [r3, #24]
 8001928:	699b      	ldr	r3, [r3, #24]
 800192a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800192e:	9301      	str	r3, [sp, #4]
 8001930:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001932:	a902      	add	r1, sp, #8
 8001934:	a803      	add	r0, sp, #12
 8001936:	f001 faf7 	bl	8002f28 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800193a:	f001 fae5 	bl	8002f08 <HAL_RCC_GetPCLK2Freq>
 800193e:	4603      	mov	r3, r0

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001940:	4816      	ldr	r0, [pc, #88]	; (800199c <HAL_InitTick+0x84>)
 8001942:	4a17      	ldr	r2, [pc, #92]	; (80019a0 <HAL_InitTick+0x88>)
 8001944:	6002      	str	r2, [r0, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001946:	f240 32e7 	movw	r2, #999	; 0x3e7
 800194a:	60c2      	str	r2, [r0, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800194c:	4a15      	ldr	r2, [pc, #84]	; (80019a4 <HAL_InitTick+0x8c>)
 800194e:	fba2 2303 	umull	r2, r3, r2, r3
 8001952:	0c9b      	lsrs	r3, r3, #18
 8001954:	3b01      	subs	r3, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8001956:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 8001958:	2300      	movs	r3, #0
 800195a:	6103      	str	r3, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800195c:	6083      	str	r3, [r0, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800195e:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001960:	f001 fd66 	bl	8003430 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8001964:	4605      	mov	r5, r0
 8001966:	b110      	cbz	r0, 800196e <HAL_InitTick+0x56>
    }
  }

 /* Return function status */
  return status;
}
 8001968:	4628      	mov	r0, r5
 800196a:	b009      	add	sp, #36	; 0x24
 800196c:	bd30      	pop	{r4, r5, pc}
    status = HAL_TIM_Base_Start_IT(&htim1);
 800196e:	480b      	ldr	r0, [pc, #44]	; (800199c <HAL_InitTick+0x84>)
 8001970:	f001 fc00 	bl	8003174 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8001974:	4605      	mov	r5, r0
 8001976:	2800      	cmp	r0, #0
 8001978:	d1f6      	bne.n	8001968 <HAL_InitTick+0x50>
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800197a:	2019      	movs	r0, #25
 800197c:	f000 fb86 	bl	800208c <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001980:	2c0f      	cmp	r4, #15
 8001982:	d901      	bls.n	8001988 <HAL_InitTick+0x70>
        status = HAL_ERROR;
 8001984:	2501      	movs	r5, #1
 8001986:	e7ef      	b.n	8001968 <HAL_InitTick+0x50>
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001988:	2200      	movs	r2, #0
 800198a:	4621      	mov	r1, r4
 800198c:	2019      	movs	r0, #25
 800198e:	f000 fb47 	bl	8002020 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001992:	4b05      	ldr	r3, [pc, #20]	; (80019a8 <HAL_InitTick+0x90>)
 8001994:	601c      	str	r4, [r3, #0]
 8001996:	e7e7      	b.n	8001968 <HAL_InitTick+0x50>
 8001998:	40021000 	.word	0x40021000
 800199c:	20001190 	.word	0x20001190
 80019a0:	40012c00 	.word	0x40012c00
 80019a4:	431bde83 	.word	0x431bde83
 80019a8:	2000002c 	.word	0x2000002c

080019ac <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019ac:	e7fe      	b.n	80019ac <NMI_Handler>

080019ae <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ae:	e7fe      	b.n	80019ae <HardFault_Handler>

080019b0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b0:	e7fe      	b.n	80019b0 <MemManage_Handler>

080019b2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019b2:	e7fe      	b.n	80019b2 <BusFault_Handler>

080019b4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b4:	e7fe      	b.n	80019b4 <UsageFault_Handler>

080019b6 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b6:	4770      	bx	lr

080019b8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80019b8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	vADCReady();
 80019ba:	f7ff f94b 	bl	8000c54 <vADCReady>
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80019be:	4802      	ldr	r0, [pc, #8]	; (80019c8 <DMA1_Channel1_IRQHandler+0x10>)
 80019c0:	f000 fc66 	bl	8002290 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019c4:	bd08      	pop	{r3, pc}
 80019c6:	bf00      	nop
 80019c8:	20000f98 	.word	0x20000f98

080019cc <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80019cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019ce:	4802      	ldr	r0, [pc, #8]	; (80019d8 <TIM1_UP_IRQHandler+0xc>)
 80019d0:	f001 fc22 	bl	8003218 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80019d4:	bd08      	pop	{r3, pc}
 80019d6:	bf00      	nop
 80019d8:	20001190 	.word	0x20001190

080019dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019de:	4802      	ldr	r0, [pc, #8]	; (80019e8 <TIM2_IRQHandler+0xc>)
 80019e0:	f001 fc1a 	bl	8003218 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019e4:	bd08      	pop	{r3, pc}
 80019e6:	bf00      	nop
 80019e8:	20000fdc 	.word	0x20000fdc

080019ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80019ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */
  vTimer1sInc();
 80019ee:	f7ff fe61 	bl	80016b4 <vTimer1sInc>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80019f2:	4802      	ldr	r0, [pc, #8]	; (80019fc <TIM4_IRQHandler+0x10>)
 80019f4:	f001 fc10 	bl	8003218 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80019f8:	bd08      	pop	{r3, pc}
 80019fa:	bf00      	nop
 80019fc:	2000106c 	.word	0x2000106c

08001a00 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a00:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a02:	4802      	ldr	r0, [pc, #8]	; (8001a0c <USART1_IRQHandler+0xc>)
 8001a04:	f002 f8a4 	bl	8003b50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a08:	bd08      	pop	{r3, pc}
 8001a0a:	bf00      	nop
 8001a0c:	200010b4 	.word	0x200010b4

08001a10 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a10:	4770      	bx	lr
	...

08001a14 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a14:	f7ff fffc 	bl	8001a10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a18:	480b      	ldr	r0, [pc, #44]	; (8001a48 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a1a:	490c      	ldr	r1, [pc, #48]	; (8001a4c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a1c:	4a0c      	ldr	r2, [pc, #48]	; (8001a50 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a20:	e002      	b.n	8001a28 <LoopCopyDataInit>

08001a22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a26:	3304      	adds	r3, #4

08001a28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a2c:	d3f9      	bcc.n	8001a22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a2e:	4a09      	ldr	r2, [pc, #36]	; (8001a54 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a30:	4c09      	ldr	r4, [pc, #36]	; (8001a58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a34:	e001      	b.n	8001a3a <LoopFillZerobss>

08001a36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a38:	3204      	adds	r2, #4

08001a3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a3c:	d3fb      	bcc.n	8001a36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a3e:	f005 fa0f 	bl	8006e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a42:	f7ff fb91 	bl	8001168 <main>
  bx lr
 8001a46:	4770      	bx	lr
  ldr r0, =_sdata
 8001a48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a4c:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8001a50:	0800760c 	.word	0x0800760c
  ldr r2, =_sbss
 8001a54:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8001a58:	2000340c 	.word	0x2000340c

08001a5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a5c:	e7fe      	b.n	8001a5c <ADC1_2_IRQHandler>
	...

08001a60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a60:	b508      	push	{r3, lr}
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a62:	4a07      	ldr	r2, [pc, #28]	; (8001a80 <HAL_Init+0x20>)
 8001a64:	6813      	ldr	r3, [r2, #0]
 8001a66:	f043 0310 	orr.w	r3, r3, #16
 8001a6a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a6c:	2003      	movs	r0, #3
 8001a6e:	f000 fac5 	bl	8001ffc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a72:	200f      	movs	r0, #15
 8001a74:	f7ff ff50 	bl	8001918 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a78:	f7ff fe24 	bl	80016c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001a7c:	2000      	movs	r0, #0
 8001a7e:	bd08      	pop	{r3, pc}
 8001a80:	40022000 	.word	0x40022000

08001a84 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001a84:	4a03      	ldr	r2, [pc, #12]	; (8001a94 <HAL_IncTick+0x10>)
 8001a86:	6811      	ldr	r1, [r2, #0]
 8001a88:	4b03      	ldr	r3, [pc, #12]	; (8001a98 <HAL_IncTick+0x14>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	440b      	add	r3, r1
 8001a8e:	6013      	str	r3, [r2, #0]
}
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	200011d8 	.word	0x200011d8
 8001a98:	20000028 	.word	0x20000028

08001a9c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001a9c:	4b01      	ldr	r3, [pc, #4]	; (8001aa4 <HAL_GetTick+0x8>)
 8001a9e:	6818      	ldr	r0, [r3, #0]
}
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	200011d8 	.word	0x200011d8

08001aa8 <HAL_ADC_ConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001aa8:	4770      	bx	lr

08001aaa <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001aaa:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001aac:	6a43      	ldr	r3, [r0, #36]	; 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001aae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ab0:	f012 0f50 	tst.w	r2, #80	; 0x50
 8001ab4:	d11e      	bne.n	8001af4 <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ab6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ab8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001abc:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	6892      	ldr	r2, [r2, #8]
 8001ac2:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001ac6:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001aca:	d003      	beq.n	8001ad4 <ADC_DMAConvCplt+0x2a>
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff ffeb 	bl	8001aa8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001ad2:	bd08      	pop	{r3, pc}
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ad4:	7b1a      	ldrb	r2, [r3, #12]
 8001ad6:	2a00      	cmp	r2, #0
 8001ad8:	d1f8      	bne.n	8001acc <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ada:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001adc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ae0:	629a      	str	r2, [r3, #40]	; 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ae2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ae4:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8001ae8:	d1f0      	bne.n	8001acc <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001aea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001aec:	f042 0201 	orr.w	r2, r2, #1
 8001af0:	629a      	str	r2, [r3, #40]	; 0x28
 8001af2:	e7eb      	b.n	8001acc <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af8:	4798      	blx	r3
}
 8001afa:	e7ea      	b.n	8001ad2 <ADC_DMAConvCplt+0x28>

08001afc <HAL_ADC_ConvHalfCpltCallback>:
}
 8001afc:	4770      	bx	lr

08001afe <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001afe:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001b00:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001b02:	f7ff fffb 	bl	8001afc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001b06:	bd08      	pop	{r3, pc}

08001b08 <HAL_ADC_ErrorCallback>:
}
 8001b08:	4770      	bx	lr

08001b0a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001b0a:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b0c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001b0e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001b10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b14:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001b16:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001b18:	f043 0304 	orr.w	r3, r3, #4
 8001b1c:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001b1e:	f7ff fff3 	bl	8001b08 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001b22:	bd08      	pop	{r3, pc}

08001b24 <HAL_ADC_ConfigChannel>:
{ 
 8001b24:	b430      	push	{r4, r5}
 8001b26:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8001b28:	2200      	movs	r2, #0
 8001b2a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001b2c:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8001b30:	2a01      	cmp	r2, #1
 8001b32:	f000 8095 	beq.w	8001c60 <HAL_ADC_ConfigChannel+0x13c>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8001b3e:	684a      	ldr	r2, [r1, #4]
 8001b40:	2a06      	cmp	r2, #6
 8001b42:	d82d      	bhi.n	8001ba0 <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b44:	6804      	ldr	r4, [r0, #0]
 8001b46:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001b48:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001b4c:	3a05      	subs	r2, #5
 8001b4e:	f04f 0c1f 	mov.w	ip, #31
 8001b52:	fa0c fc02 	lsl.w	ip, ip, r2
 8001b56:	ea20 000c 	bic.w	r0, r0, ip
 8001b5a:	680d      	ldr	r5, [r1, #0]
 8001b5c:	fa05 f202 	lsl.w	r2, r5, r2
 8001b60:	4302      	orrs	r2, r0
 8001b62:	6362      	str	r2, [r4, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001b64:	680a      	ldr	r2, [r1, #0]
 8001b66:	2a09      	cmp	r2, #9
 8001b68:	d93a      	bls.n	8001be0 <HAL_ADC_ConfigChannel+0xbc>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001b6a:	681c      	ldr	r4, [r3, #0]
 8001b6c:	68e0      	ldr	r0, [r4, #12]
 8001b6e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001b72:	3a1e      	subs	r2, #30
 8001b74:	f04f 0c07 	mov.w	ip, #7
 8001b78:	fa0c fc02 	lsl.w	ip, ip, r2
 8001b7c:	ea20 000c 	bic.w	r0, r0, ip
 8001b80:	688d      	ldr	r5, [r1, #8]
 8001b82:	fa05 f202 	lsl.w	r2, r5, r2
 8001b86:	4302      	orrs	r2, r0
 8001b88:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b8a:	680a      	ldr	r2, [r1, #0]
 8001b8c:	3a10      	subs	r2, #16
 8001b8e:	2a01      	cmp	r2, #1
 8001b90:	d936      	bls.n	8001c00 <HAL_ADC_ConfigChannel+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b92:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8001b9a:	b002      	add	sp, #8
 8001b9c:	bc30      	pop	{r4, r5}
 8001b9e:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8001ba0:	2a0c      	cmp	r2, #12
 8001ba2:	d80e      	bhi.n	8001bc2 <HAL_ADC_ConfigChannel+0x9e>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001ba4:	6805      	ldr	r5, [r0, #0]
 8001ba6:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8001ba8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001bac:	3a23      	subs	r2, #35	; 0x23
 8001bae:	241f      	movs	r4, #31
 8001bb0:	4094      	lsls	r4, r2
 8001bb2:	ea20 0004 	bic.w	r0, r0, r4
 8001bb6:	680c      	ldr	r4, [r1, #0]
 8001bb8:	fa04 f202 	lsl.w	r2, r4, r2
 8001bbc:	4302      	orrs	r2, r0
 8001bbe:	632a      	str	r2, [r5, #48]	; 0x30
 8001bc0:	e7d0      	b.n	8001b64 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001bc2:	6805      	ldr	r5, [r0, #0]
 8001bc4:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8001bc6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001bca:	3a41      	subs	r2, #65	; 0x41
 8001bcc:	241f      	movs	r4, #31
 8001bce:	4094      	lsls	r4, r2
 8001bd0:	ea20 0004 	bic.w	r0, r0, r4
 8001bd4:	680c      	ldr	r4, [r1, #0]
 8001bd6:	fa04 f202 	lsl.w	r2, r4, r2
 8001bda:	4302      	orrs	r2, r0
 8001bdc:	62ea      	str	r2, [r5, #44]	; 0x2c
 8001bde:	e7c1      	b.n	8001b64 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001be0:	681c      	ldr	r4, [r3, #0]
 8001be2:	6920      	ldr	r0, [r4, #16]
 8001be4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001be8:	f04f 0c07 	mov.w	ip, #7
 8001bec:	fa0c fc02 	lsl.w	ip, ip, r2
 8001bf0:	ea20 000c 	bic.w	r0, r0, ip
 8001bf4:	688d      	ldr	r5, [r1, #8]
 8001bf6:	fa05 f202 	lsl.w	r2, r5, r2
 8001bfa:	4302      	orrs	r2, r0
 8001bfc:	6122      	str	r2, [r4, #16]
 8001bfe:	e7c4      	b.n	8001b8a <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8001c00:	6818      	ldr	r0, [r3, #0]
 8001c02:	4a18      	ldr	r2, [pc, #96]	; (8001c64 <HAL_ADC_ConfigChannel+0x140>)
 8001c04:	4290      	cmp	r0, r2
 8001c06:	d005      	beq.n	8001c14 <HAL_ADC_ConfigChannel+0xf0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c0a:	f042 0220 	orr.w	r2, r2, #32
 8001c0e:	629a      	str	r2, [r3, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8001c10:	2001      	movs	r0, #1
 8001c12:	e7bf      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001c14:	6892      	ldr	r2, [r2, #8]
 8001c16:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
 8001c1a:	d11d      	bne.n	8001c58 <HAL_ADC_ConfigChannel+0x134>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c1c:	4811      	ldr	r0, [pc, #68]	; (8001c64 <HAL_ADC_ConfigChannel+0x140>)
 8001c1e:	6882      	ldr	r2, [r0, #8]
 8001c20:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001c24:	6082      	str	r2, [r0, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c26:	680a      	ldr	r2, [r1, #0]
 8001c28:	2a10      	cmp	r2, #16
 8001c2a:	d001      	beq.n	8001c30 <HAL_ADC_ConfigChannel+0x10c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c2c:	2000      	movs	r0, #0
 8001c2e:	e7b1      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c30:	4a0d      	ldr	r2, [pc, #52]	; (8001c68 <HAL_ADC_ConfigChannel+0x144>)
 8001c32:	6812      	ldr	r2, [r2, #0]
 8001c34:	490d      	ldr	r1, [pc, #52]	; (8001c6c <HAL_ADC_ConfigChannel+0x148>)
 8001c36:	fba1 1202 	umull	r1, r2, r1, r2
 8001c3a:	0c92      	lsrs	r2, r2, #18
 8001c3c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001c40:	0052      	lsls	r2, r2, #1
 8001c42:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001c44:	9a01      	ldr	r2, [sp, #4]
 8001c46:	b14a      	cbz	r2, 8001c5c <HAL_ADC_ConfigChannel+0x138>
            wait_loop_index--;
 8001c48:	9a01      	ldr	r2, [sp, #4]
 8001c4a:	3a01      	subs	r2, #1
 8001c4c:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001c4e:	9a01      	ldr	r2, [sp, #4]
 8001c50:	2a00      	cmp	r2, #0
 8001c52:	d1f9      	bne.n	8001c48 <HAL_ADC_ConfigChannel+0x124>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c54:	2000      	movs	r0, #0
 8001c56:	e79d      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x70>
 8001c58:	2000      	movs	r0, #0
 8001c5a:	e79b      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x70>
 8001c5c:	2000      	movs	r0, #0
 8001c5e:	e799      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 8001c60:	2002      	movs	r0, #2
 8001c62:	e79a      	b.n	8001b9a <HAL_ADC_ConfigChannel+0x76>
 8001c64:	40012400 	.word	0x40012400
 8001c68:	20000024 	.word	0x20000024
 8001c6c:	431bde83 	.word	0x431bde83

08001c70 <ADC_Enable>:
{
 8001c70:	b530      	push	{r4, r5, lr}
 8001c72:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8001c74:	2300      	movs	r3, #0
 8001c76:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c78:	6803      	ldr	r3, [r0, #0]
 8001c7a:	689a      	ldr	r2, [r3, #8]
 8001c7c:	f012 0f01 	tst.w	r2, #1
 8001c80:	d13b      	bne.n	8001cfa <ADC_Enable+0x8a>
 8001c82:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 8001c84:	689a      	ldr	r2, [r3, #8]
 8001c86:	f042 0201 	orr.w	r2, r2, #1
 8001c8a:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c8c:	4b1c      	ldr	r3, [pc, #112]	; (8001d00 <ADC_Enable+0x90>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a1c      	ldr	r2, [pc, #112]	; (8001d04 <ADC_Enable+0x94>)
 8001c92:	fba2 2303 	umull	r2, r3, r2, r3
 8001c96:	0c9b      	lsrs	r3, r3, #18
 8001c98:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001c9a:	9b01      	ldr	r3, [sp, #4]
 8001c9c:	b12b      	cbz	r3, 8001caa <ADC_Enable+0x3a>
      wait_loop_index--;
 8001c9e:	9b01      	ldr	r3, [sp, #4]
 8001ca0:	3b01      	subs	r3, #1
 8001ca2:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001ca4:	9b01      	ldr	r3, [sp, #4]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d1f9      	bne.n	8001c9e <ADC_Enable+0x2e>
    tickstart = HAL_GetTick();
 8001caa:	f7ff fef7 	bl	8001a9c <HAL_GetTick>
 8001cae:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001cb0:	6823      	ldr	r3, [r4, #0]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f013 0f01 	tst.w	r3, #1
 8001cb8:	d006      	beq.n	8001cc8 <ADC_Enable+0x58>
  return HAL_OK;
 8001cba:	2000      	movs	r0, #0
 8001cbc:	e01e      	b.n	8001cfc <ADC_Enable+0x8c>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001cbe:	6823      	ldr	r3, [r4, #0]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f013 0f01 	tst.w	r3, #1
 8001cc6:	d116      	bne.n	8001cf6 <ADC_Enable+0x86>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001cc8:	f7ff fee8 	bl	8001a9c <HAL_GetTick>
 8001ccc:	1b43      	subs	r3, r0, r5
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d9f5      	bls.n	8001cbe <ADC_Enable+0x4e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001cd2:	6823      	ldr	r3, [r4, #0]
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	f013 0f01 	tst.w	r3, #1
 8001cda:	d1f0      	bne.n	8001cbe <ADC_Enable+0x4e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cdc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001cde:	f043 0310 	orr.w	r3, r3, #16
 8001ce2:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ce4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ce6:	f043 0301 	orr.w	r3, r3, #1
 8001cea:	62e3      	str	r3, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hadc);
 8001cec:	2300      	movs	r3, #0
 8001cee:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_ERROR;
 8001cf2:	2001      	movs	r0, #1
 8001cf4:	e002      	b.n	8001cfc <ADC_Enable+0x8c>
  return HAL_OK;
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	e000      	b.n	8001cfc <ADC_Enable+0x8c>
 8001cfa:	2000      	movs	r0, #0
}
 8001cfc:	b003      	add	sp, #12
 8001cfe:	bd30      	pop	{r4, r5, pc}
 8001d00:	20000024 	.word	0x20000024
 8001d04:	431bde83 	.word	0x431bde83

08001d08 <HAL_ADC_Start_DMA>:
{
 8001d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d0a:	4604      	mov	r4, r0
 8001d0c:	460d      	mov	r5, r1
 8001d0e:	4616      	mov	r6, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001d10:	6801      	ldr	r1, [r0, #0]
 8001d12:	4842      	ldr	r0, [pc, #264]	; (8001e1c <HAL_ADC_Start_DMA+0x114>)
 8001d14:	4281      	cmp	r1, r0
 8001d16:	d05d      	beq.n	8001dd4 <HAL_ADC_Start_DMA+0xcc>
 8001d18:	4b41      	ldr	r3, [pc, #260]	; (8001e20 <HAL_ADC_Start_DMA+0x118>)
 8001d1a:	4299      	cmp	r1, r3
 8001d1c:	d05a      	beq.n	8001dd4 <HAL_ADC_Start_DMA+0xcc>
    __HAL_LOCK(hadc);
 8001d1e:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d077      	beq.n	8001e16 <HAL_ADC_Start_DMA+0x10e>
 8001d26:	2301      	movs	r3, #1
 8001d28:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8001d2c:	4620      	mov	r0, r4
 8001d2e:	f7ff ff9f 	bl	8001c70 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001d32:	4607      	mov	r7, r0
 8001d34:	2800      	cmp	r0, #0
 8001d36:	d16a      	bne.n	8001e0e <HAL_ADC_Start_DMA+0x106>
      ADC_STATE_CLR_SET(hadc->State,
 8001d38:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001d3a:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
 8001d3e:	f021 0101 	bic.w	r1, r1, #1
 8001d42:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001d46:	62a1      	str	r1, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001d48:	6822      	ldr	r2, [r4, #0]
 8001d4a:	4b35      	ldr	r3, [pc, #212]	; (8001e20 <HAL_ADC_Start_DMA+0x118>)
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d048      	beq.n	8001de2 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d50:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001d52:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001d56:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d58:	6853      	ldr	r3, [r2, #4]
 8001d5a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001d5e:	d005      	beq.n	8001d6c <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d60:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001d62:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d66:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d6a:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001d6e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d72:	bf1a      	itte	ne
 8001d74:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
 8001d76:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8001d7a:	2300      	moveq	r3, #0
 8001d7c:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8001d7e:	2300      	movs	r3, #0
 8001d80:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d84:	6a23      	ldr	r3, [r4, #32]
 8001d86:	4a27      	ldr	r2, [pc, #156]	; (8001e24 <HAL_ADC_Start_DMA+0x11c>)
 8001d88:	629a      	str	r2, [r3, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d8a:	6a23      	ldr	r3, [r4, #32]
 8001d8c:	4a26      	ldr	r2, [pc, #152]	; (8001e28 <HAL_ADC_Start_DMA+0x120>)
 8001d8e:	62da      	str	r2, [r3, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d90:	6a23      	ldr	r3, [r4, #32]
 8001d92:	4a26      	ldr	r2, [pc, #152]	; (8001e2c <HAL_ADC_Start_DMA+0x124>)
 8001d94:	631a      	str	r2, [r3, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001d96:	6823      	ldr	r3, [r4, #0]
 8001d98:	f06f 0202 	mvn.w	r2, #2
 8001d9c:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001d9e:	6822      	ldr	r2, [r4, #0]
 8001da0:	6893      	ldr	r3, [r2, #8]
 8001da2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da6:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001da8:	6821      	ldr	r1, [r4, #0]
 8001daa:	4633      	mov	r3, r6
 8001dac:	462a      	mov	r2, r5
 8001dae:	314c      	adds	r1, #76	; 0x4c
 8001db0:	6a20      	ldr	r0, [r4, #32]
 8001db2:	f000 f9af 	bl	8002114 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001db6:	6823      	ldr	r3, [r4, #0]
 8001db8:	689a      	ldr	r2, [r3, #8]
 8001dba:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001dbe:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001dc2:	689a      	ldr	r2, [r3, #8]
 8001dc4:	bf0c      	ite	eq
 8001dc6:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001dca:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8001dce:	609a      	str	r2, [r3, #8]
}
 8001dd0:	4638      	mov	r0, r7
 8001dd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001dd4:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <HAL_ADC_Start_DMA+0x114>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001ddc:	d09f      	beq.n	8001d1e <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_ERROR;
 8001dde:	2701      	movs	r7, #1
 8001de0:	e7f6      	b.n	8001dd0 <HAL_ADC_Start_DMA+0xc8>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001de2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001dec:	d0b0      	beq.n	8001d50 <HAL_ADC_Start_DMA+0x48>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001dee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001df0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001df4:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001df6:	4b09      	ldr	r3, [pc, #36]	; (8001e1c <HAL_ADC_Start_DMA+0x114>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001dfe:	d0b5      	beq.n	8001d6c <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e00:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001e02:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e06:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e0a:	62a3      	str	r3, [r4, #40]	; 0x28
 8001e0c:	e7ae      	b.n	8001d6c <HAL_ADC_Start_DMA+0x64>
      __HAL_UNLOCK(hadc);
 8001e0e:	2300      	movs	r3, #0
 8001e10:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8001e14:	e7dc      	b.n	8001dd0 <HAL_ADC_Start_DMA+0xc8>
    __HAL_LOCK(hadc);
 8001e16:	2702      	movs	r7, #2
 8001e18:	e7da      	b.n	8001dd0 <HAL_ADC_Start_DMA+0xc8>
 8001e1a:	bf00      	nop
 8001e1c:	40012400 	.word	0x40012400
 8001e20:	40012800 	.word	0x40012800
 8001e24:	08001aab 	.word	0x08001aab
 8001e28:	08001aff 	.word	0x08001aff
 8001e2c:	08001b0b 	.word	0x08001b0b

08001e30 <ADC_ConversionStop_Disable>:
{
 8001e30:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001e32:	6803      	ldr	r3, [r0, #0]
 8001e34:	689a      	ldr	r2, [r3, #8]
 8001e36:	f012 0f01 	tst.w	r2, #1
 8001e3a:	d101      	bne.n	8001e40 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8001e3c:	2000      	movs	r0, #0
}
 8001e3e:	bd38      	pop	{r3, r4, r5, pc}
 8001e40:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	f022 0201 	bic.w	r2, r2, #1
 8001e48:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001e4a:	f7ff fe27 	bl	8001a9c <HAL_GetTick>
 8001e4e:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e50:	6823      	ldr	r3, [r4, #0]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f013 0f01 	tst.w	r3, #1
 8001e58:	d106      	bne.n	8001e68 <ADC_ConversionStop_Disable+0x38>
  return HAL_OK;
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	e7ef      	b.n	8001e3e <ADC_ConversionStop_Disable+0xe>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e5e:	6823      	ldr	r3, [r4, #0]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f013 0f01 	tst.w	r3, #1
 8001e66:	d013      	beq.n	8001e90 <ADC_ConversionStop_Disable+0x60>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e68:	f7ff fe18 	bl	8001a9c <HAL_GetTick>
 8001e6c:	1b43      	subs	r3, r0, r5
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d9f5      	bls.n	8001e5e <ADC_ConversionStop_Disable+0x2e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001e72:	6823      	ldr	r3, [r4, #0]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f013 0f01 	tst.w	r3, #1
 8001e7a:	d0f0      	beq.n	8001e5e <ADC_ConversionStop_Disable+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e7c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001e7e:	f043 0310 	orr.w	r3, r3, #16
 8001e82:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e84:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001e86:	f043 0301 	orr.w	r3, r3, #1
 8001e8a:	62e3      	str	r3, [r4, #44]	; 0x2c
          return HAL_ERROR;
 8001e8c:	2001      	movs	r0, #1
 8001e8e:	e7d6      	b.n	8001e3e <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 8001e90:	2000      	movs	r0, #0
 8001e92:	e7d4      	b.n	8001e3e <ADC_ConversionStop_Disable+0xe>

08001e94 <HAL_ADC_Init>:
  if(hadc == NULL)
 8001e94:	2800      	cmp	r0, #0
 8001e96:	d07a      	beq.n	8001f8e <HAL_ADC_Init+0xfa>
{
 8001e98:	b570      	push	{r4, r5, r6, lr}
 8001e9a:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e9c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d04f      	beq.n	8001f42 <HAL_ADC_Init+0xae>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001ea2:	4620      	mov	r0, r4
 8001ea4:	f7ff ffc4 	bl	8001e30 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001ea8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001eaa:	f013 0310 	ands.w	r3, r3, #16
 8001eae:	d168      	bne.n	8001f82 <HAL_ADC_Init+0xee>
 8001eb0:	2800      	cmp	r0, #0
 8001eb2:	d166      	bne.n	8001f82 <HAL_ADC_Init+0xee>
    ADC_STATE_CLR_SET(hadc->State,
 8001eb4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001eb6:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8001eba:	f022 0202 	bic.w	r2, r2, #2
 8001ebe:	f042 0202 	orr.w	r2, r2, #2
 8001ec2:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001ec4:	7b21      	ldrb	r1, [r4, #12]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ec6:	6862      	ldr	r2, [r4, #4]
 8001ec8:	69e5      	ldr	r5, [r4, #28]
 8001eca:	432a      	orrs	r2, r5
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ecc:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ed0:	68a5      	ldr	r5, [r4, #8]
 8001ed2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8001ed6:	d004      	beq.n	8001ee2 <HAL_ADC_Init+0x4e>
 8001ed8:	2d01      	cmp	r5, #1
 8001eda:	bf14      	ite	ne
 8001edc:	461d      	movne	r5, r3
 8001ede:	f44f 7580 	moveq.w	r5, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ee2:	7d26      	ldrb	r6, [r4, #20]
 8001ee4:	2e01      	cmp	r6, #1
 8001ee6:	d032      	beq.n	8001f4e <HAL_ADC_Init+0xba>
      MODIFY_REG(hadc->Instance->CR1,
 8001ee8:	6826      	ldr	r6, [r4, #0]
 8001eea:	6871      	ldr	r1, [r6, #4]
 8001eec:	f421 4169 	bic.w	r1, r1, #59648	; 0xe900
 8001ef0:	4329      	orrs	r1, r5
 8001ef2:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8001ef4:	6825      	ldr	r5, [r4, #0]
 8001ef6:	68ae      	ldr	r6, [r5, #8]
 8001ef8:	4926      	ldr	r1, [pc, #152]	; (8001f94 <HAL_ADC_Init+0x100>)
 8001efa:	4031      	ands	r1, r6
 8001efc:	4311      	orrs	r1, r2
 8001efe:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001f00:	68a1      	ldr	r1, [r4, #8]
 8001f02:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001f06:	d001      	beq.n	8001f0c <HAL_ADC_Init+0x78>
 8001f08:	2901      	cmp	r1, #1
 8001f0a:	d102      	bne.n	8001f12 <HAL_ADC_Init+0x7e>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001f0c:	6923      	ldr	r3, [r4, #16]
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8001f12:	6825      	ldr	r5, [r4, #0]
 8001f14:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8001f16:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 8001f1a:	430b      	orrs	r3, r1
 8001f1c:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f1e:	6823      	ldr	r3, [r4, #0]
 8001f20:	6899      	ldr	r1, [r3, #8]
 8001f22:	4b1d      	ldr	r3, [pc, #116]	; (8001f98 <HAL_ADC_Init+0x104>)
 8001f24:	400b      	ands	r3, r1
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d022      	beq.n	8001f70 <HAL_ADC_Init+0xdc>
      ADC_STATE_CLR_SET(hadc->State,
 8001f2a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001f2c:	f023 0312 	bic.w	r3, r3, #18
 8001f30:	f043 0310 	orr.w	r3, r3, #16
 8001f34:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f36:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 8001f3e:	2001      	movs	r0, #1
 8001f40:	e024      	b.n	8001f8c <HAL_ADC_Init+0xf8>
    ADC_CLEAR_ERRORCODE(hadc);
 8001f42:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001f44:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8001f48:	f7ff fbe6 	bl	8001718 <HAL_ADC_MspInit>
 8001f4c:	e7a9      	b.n	8001ea2 <HAL_ADC_Init+0xe>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f4e:	b931      	cbnz	r1, 8001f5e <HAL_ADC_Init+0xca>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001f50:	69a1      	ldr	r1, [r4, #24]
 8001f52:	3901      	subs	r1, #1
 8001f54:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 8001f58:	f441 6500 	orr.w	r5, r1, #2048	; 0x800
 8001f5c:	e7c4      	b.n	8001ee8 <HAL_ADC_Init+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f5e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001f60:	f041 0120 	orr.w	r1, r1, #32
 8001f64:	62a1      	str	r1, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f66:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001f68:	f041 0101 	orr.w	r1, r1, #1
 8001f6c:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001f6e:	e7bb      	b.n	8001ee8 <HAL_ADC_Init+0x54>
      ADC_CLEAR_ERRORCODE(hadc);
 8001f70:	2300      	movs	r3, #0
 8001f72:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001f74:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001f76:	f023 0303 	bic.w	r3, r3, #3
 8001f7a:	f043 0301 	orr.w	r3, r3, #1
 8001f7e:	62a3      	str	r3, [r4, #40]	; 0x28
 8001f80:	e004      	b.n	8001f8c <HAL_ADC_Init+0xf8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f82:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001f84:	f043 0310 	orr.w	r3, r3, #16
 8001f88:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 8001f8a:	2001      	movs	r0, #1
}
 8001f8c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001f8e:	2001      	movs	r0, #1
}
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	ffe1f7fd 	.word	0xffe1f7fd
 8001f98:	ff1f0efe 	.word	0xff1f0efe

08001f9c <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 8001f9c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d028      	beq.n	8001ff6 <HAL_ADC_Stop_DMA+0x5a>
{
 8001fa4:	b510      	push	{r4, lr}
 8001fa6:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001fa8:	2301      	movs	r3, #1
 8001faa:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001fae:	f7ff ff3f 	bl	8001e30 <ADC_ConversionStop_Disable>
  if (tmp_hal_status == HAL_OK)
 8001fb2:	b950      	cbnz	r0, 8001fca <HAL_ADC_Stop_DMA+0x2e>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001fb4:	6822      	ldr	r2, [r4, #0]
 8001fb6:	6893      	ldr	r3, [r2, #8]
 8001fb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001fbc:	6093      	str	r3, [r2, #8]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001fbe:	6a22      	ldr	r2, [r4, #32]
 8001fc0:	f892 3021 	ldrb.w	r3, [r2, #33]	; 0x21
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d003      	beq.n	8001fd2 <HAL_ADC_Stop_DMA+0x36>
  __HAL_UNLOCK(hadc);
 8001fca:	2300      	movs	r3, #0
 8001fcc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8001fd0:	bd10      	pop	{r4, pc}
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001fd2:	4610      	mov	r0, r2
 8001fd4:	f000 f8ed 	bl	80021b2 <HAL_DMA_Abort>
      if (tmp_hal_status == HAL_OK)
 8001fd8:	b940      	cbnz	r0, 8001fec <HAL_ADC_Stop_DMA+0x50>
        ADC_STATE_CLR_SET(hadc->State,
 8001fda:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001fdc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fe0:	f023 0301 	bic.w	r3, r3, #1
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	62a3      	str	r3, [r4, #40]	; 0x28
 8001fea:	e7ee      	b.n	8001fca <HAL_ADC_Stop_DMA+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001fec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001fee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ff2:	62a3      	str	r3, [r4, #40]	; 0x28
 8001ff4:	e7e9      	b.n	8001fca <HAL_ADC_Stop_DMA+0x2e>
  __HAL_LOCK(hadc);
 8001ff6:	2002      	movs	r0, #2
}
 8001ff8:	4770      	bx	lr
	...

08001ffc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ffc:	4907      	ldr	r1, [pc, #28]	; (800201c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001ffe:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002000:	0203      	lsls	r3, r0, #8
 8002002:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002006:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800200a:	0412      	lsls	r2, r2, #16
 800200c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800200e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002010:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002014:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002018:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800201a:	4770      	bx	lr
 800201c:	e000ed00 	.word	0xe000ed00

08002020 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002020:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002022:	4b18      	ldr	r3, [pc, #96]	; (8002084 <HAL_NVIC_SetPriority+0x64>)
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800202a:	f1c3 0c07 	rsb	ip, r3, #7
 800202e:	f1bc 0f04 	cmp.w	ip, #4
 8002032:	bf28      	it	cs
 8002034:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002038:	f103 0e04 	add.w	lr, r3, #4
 800203c:	f1be 0f06 	cmp.w	lr, #6
 8002040:	bf8c      	ite	hi
 8002042:	3b03      	subhi	r3, #3
 8002044:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002046:	f04f 3eff 	mov.w	lr, #4294967295
 800204a:	fa0e fc0c 	lsl.w	ip, lr, ip
 800204e:	ea21 010c 	bic.w	r1, r1, ip
 8002052:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002054:	fa0e f303 	lsl.w	r3, lr, r3
 8002058:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800205c:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 800205e:	2800      	cmp	r0, #0
 8002060:	db09      	blt.n	8002076 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002062:	0109      	lsls	r1, r1, #4
 8002064:	b2c9      	uxtb	r1, r1
 8002066:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800206a:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800206e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002072:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002076:	f000 000f 	and.w	r0, r0, #15
 800207a:	0109      	lsls	r1, r1, #4
 800207c:	b2c9      	uxtb	r1, r1
 800207e:	4b02      	ldr	r3, [pc, #8]	; (8002088 <HAL_NVIC_SetPriority+0x68>)
 8002080:	5419      	strb	r1, [r3, r0]
 8002082:	e7f6      	b.n	8002072 <HAL_NVIC_SetPriority+0x52>
 8002084:	e000ed00 	.word	0xe000ed00
 8002088:	e000ed14 	.word	0xe000ed14

0800208c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800208c:	2800      	cmp	r0, #0
 800208e:	db08      	blt.n	80020a2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002090:	0942      	lsrs	r2, r0, #5
 8002092:	f000 001f 	and.w	r0, r0, #31
 8002096:	2301      	movs	r3, #1
 8002098:	fa03 f000 	lsl.w	r0, r3, r0
 800209c:	4b01      	ldr	r3, [pc, #4]	; (80020a4 <HAL_NVIC_EnableIRQ+0x18>)
 800209e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80020a2:	4770      	bx	lr
 80020a4:	e000e100 	.word	0xe000e100

080020a8 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80020a8:	b360      	cbz	r0, 8002104 <HAL_DMA_Init+0x5c>
{
 80020aa:	b410      	push	{r4}
 80020ac:	4602      	mov	r2, r0
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80020ae:	6801      	ldr	r1, [r0, #0]
 80020b0:	4b15      	ldr	r3, [pc, #84]	; (8002108 <HAL_DMA_Init+0x60>)
 80020b2:	440b      	add	r3, r1
 80020b4:	4815      	ldr	r0, [pc, #84]	; (800210c <HAL_DMA_Init+0x64>)
 80020b6:	fba0 0303 	umull	r0, r3, r0, r3
 80020ba:	091b      	lsrs	r3, r3, #4
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80020c0:	4b13      	ldr	r3, [pc, #76]	; (8002110 <HAL_DMA_Init+0x68>)
 80020c2:	63d3      	str	r3, [r2, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020c4:	2302      	movs	r3, #2
 80020c6:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80020ca:	6808      	ldr	r0, [r1, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80020cc:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
 80020d0:	f020 0030 	bic.w	r0, r0, #48	; 0x30
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80020d4:	6853      	ldr	r3, [r2, #4]
 80020d6:	6894      	ldr	r4, [r2, #8]
 80020d8:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020da:	68d4      	ldr	r4, [r2, #12]
 80020dc:	4323      	orrs	r3, r4
 80020de:	6914      	ldr	r4, [r2, #16]
 80020e0:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020e2:	6954      	ldr	r4, [r2, #20]
 80020e4:	4323      	orrs	r3, r4
 80020e6:	6994      	ldr	r4, [r2, #24]
 80020e8:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80020ea:	69d4      	ldr	r4, [r2, #28]
 80020ec:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80020ee:	4303      	orrs	r3, r0

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80020f0:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020f2:	2000      	movs	r0, #0
 80020f4:	6390      	str	r0, [r2, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80020f6:	2301      	movs	r3, #1
 80020f8:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80020fc:	f882 0020 	strb.w	r0, [r2, #32]

  return HAL_OK;
}
 8002100:	bc10      	pop	{r4}
 8002102:	4770      	bx	lr
    return HAL_ERROR;
 8002104:	2001      	movs	r0, #1
}
 8002106:	4770      	bx	lr
 8002108:	bffdfff8 	.word	0xbffdfff8
 800210c:	cccccccd 	.word	0xcccccccd
 8002110:	40020000 	.word	0x40020000

08002114 <HAL_DMA_Start_IT>:

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002114:	f890 c020 	ldrb.w	ip, [r0, #32]
 8002118:	f1bc 0f01 	cmp.w	ip, #1
 800211c:	d047      	beq.n	80021ae <HAL_DMA_Start_IT+0x9a>
 800211e:	f04f 0c01 	mov.w	ip, #1
 8002122:	f880 c020 	strb.w	ip, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002126:	f890 c021 	ldrb.w	ip, [r0, #33]	; 0x21
 800212a:	fa5f fc8c 	uxtb.w	ip, ip
 800212e:	f1bc 0f01 	cmp.w	ip, #1
 8002132:	d004      	beq.n	800213e <HAL_DMA_Start_IT+0x2a>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002134:	2300      	movs	r3, #0
 8002136:	f880 3020 	strb.w	r3, [r0, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800213a:	2002      	movs	r0, #2
 800213c:	4770      	bx	lr
{
 800213e:	b470      	push	{r4, r5, r6}
    hdma->State = HAL_DMA_STATE_BUSY;
 8002140:	2402      	movs	r4, #2
 8002142:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002146:	2400      	movs	r4, #0
 8002148:	6384      	str	r4, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 800214a:	6805      	ldr	r5, [r0, #0]
 800214c:	682c      	ldr	r4, [r5, #0]
 800214e:	f024 0401 	bic.w	r4, r4, #1
 8002152:	602c      	str	r4, [r5, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002154:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8002156:	2401      	movs	r4, #1
 8002158:	6c06      	ldr	r6, [r0, #64]	; 0x40
 800215a:	40b4      	lsls	r4, r6
 800215c:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800215e:	6804      	ldr	r4, [r0, #0]
 8002160:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002162:	6843      	ldr	r3, [r0, #4]
 8002164:	2b10      	cmp	r3, #16
 8002166:	d012      	beq.n	800218e <HAL_DMA_Start_IT+0x7a>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002168:	6803      	ldr	r3, [r0, #0]
 800216a:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800216c:	6803      	ldr	r3, [r0, #0]
 800216e:	60da      	str	r2, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8002170:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002172:	b18b      	cbz	r3, 8002198 <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002174:	6802      	ldr	r2, [r0, #0]
 8002176:	6813      	ldr	r3, [r2, #0]
 8002178:	f043 030e 	orr.w	r3, r3, #14
 800217c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 800217e:	6802      	ldr	r2, [r0, #0]
 8002180:	6813      	ldr	r3, [r2, #0]
 8002182:	f043 0301 	orr.w	r3, r3, #1
 8002186:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002188:	2000      	movs	r0, #0
}
 800218a:	bc70      	pop	{r4, r5, r6}
 800218c:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 800218e:	6803      	ldr	r3, [r0, #0]
 8002190:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002192:	6803      	ldr	r3, [r0, #0]
 8002194:	60d9      	str	r1, [r3, #12]
 8002196:	e7eb      	b.n	8002170 <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002198:	6802      	ldr	r2, [r0, #0]
 800219a:	6813      	ldr	r3, [r2, #0]
 800219c:	f023 0304 	bic.w	r3, r3, #4
 80021a0:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80021a2:	6802      	ldr	r2, [r0, #0]
 80021a4:	6813      	ldr	r3, [r2, #0]
 80021a6:	f043 030a 	orr.w	r3, r3, #10
 80021aa:	6013      	str	r3, [r2, #0]
 80021ac:	e7e7      	b.n	800217e <HAL_DMA_Start_IT+0x6a>
  __HAL_LOCK(hdma);
 80021ae:	2002      	movs	r0, #2
}
 80021b0:	4770      	bx	lr

080021b2 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021b2:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d006      	beq.n	80021ca <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021bc:	2304      	movs	r3, #4
 80021be:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 80021c0:	2300      	movs	r3, #0
 80021c2:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 80021c6:	2001      	movs	r0, #1
 80021c8:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021ca:	6802      	ldr	r2, [r0, #0]
 80021cc:	6813      	ldr	r3, [r2, #0]
 80021ce:	f023 030e 	bic.w	r3, r3, #14
 80021d2:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80021d4:	6802      	ldr	r2, [r0, #0]
 80021d6:	6813      	ldr	r3, [r2, #0]
 80021d8:	f023 0301 	bic.w	r3, r3, #1
 80021dc:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80021de:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80021e0:	2201      	movs	r2, #1
 80021e2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	604b      	str	r3, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY;
 80021ea:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 80021ee:	2300      	movs	r3, #0
 80021f0:	f880 3020 	strb.w	r3, [r0, #32]
  return status; 
 80021f4:	4618      	mov	r0, r3
}
 80021f6:	4770      	bx	lr

080021f8 <HAL_DMA_Abort_IT>:
{  
 80021f8:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80021fa:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d003      	beq.n	800220c <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002204:	2304      	movs	r3, #4
 8002206:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8002208:	2001      	movs	r0, #1
}
 800220a:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800220c:	6802      	ldr	r2, [r0, #0]
 800220e:	6813      	ldr	r3, [r2, #0]
 8002210:	f023 030e 	bic.w	r3, r3, #14
 8002214:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002216:	6802      	ldr	r2, [r0, #0]
 8002218:	6813      	ldr	r3, [r2, #0]
 800221a:	f023 0301 	bic.w	r3, r3, #1
 800221e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002220:	6803      	ldr	r3, [r0, #0]
 8002222:	4a19      	ldr	r2, [pc, #100]	; (8002288 <HAL_DMA_Abort_IT+0x90>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d013      	beq.n	8002250 <HAL_DMA_Abort_IT+0x58>
 8002228:	3214      	adds	r2, #20
 800222a:	4293      	cmp	r3, r2
 800222c:	d01e      	beq.n	800226c <HAL_DMA_Abort_IT+0x74>
 800222e:	3214      	adds	r2, #20
 8002230:	4293      	cmp	r3, r2
 8002232:	d01d      	beq.n	8002270 <HAL_DMA_Abort_IT+0x78>
 8002234:	3214      	adds	r2, #20
 8002236:	4293      	cmp	r3, r2
 8002238:	d01d      	beq.n	8002276 <HAL_DMA_Abort_IT+0x7e>
 800223a:	3214      	adds	r2, #20
 800223c:	4293      	cmp	r3, r2
 800223e:	d01d      	beq.n	800227c <HAL_DMA_Abort_IT+0x84>
 8002240:	3214      	adds	r2, #20
 8002242:	4293      	cmp	r3, r2
 8002244:	bf0c      	ite	eq
 8002246:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 800224a:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 800224e:	e000      	b.n	8002252 <HAL_DMA_Abort_IT+0x5a>
 8002250:	2301      	movs	r3, #1
 8002252:	4a0e      	ldr	r2, [pc, #56]	; (800228c <HAL_DMA_Abort_IT+0x94>)
 8002254:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002256:	2301      	movs	r3, #1
 8002258:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 800225c:	2300      	movs	r3, #0
 800225e:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8002262:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002264:	b16b      	cbz	r3, 8002282 <HAL_DMA_Abort_IT+0x8a>
      hdma->XferAbortCallback(hdma);
 8002266:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8002268:	2000      	movs	r0, #0
 800226a:	e7ce      	b.n	800220a <HAL_DMA_Abort_IT+0x12>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800226c:	2310      	movs	r3, #16
 800226e:	e7f0      	b.n	8002252 <HAL_DMA_Abort_IT+0x5a>
 8002270:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002274:	e7ed      	b.n	8002252 <HAL_DMA_Abort_IT+0x5a>
 8002276:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800227a:	e7ea      	b.n	8002252 <HAL_DMA_Abort_IT+0x5a>
 800227c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002280:	e7e7      	b.n	8002252 <HAL_DMA_Abort_IT+0x5a>
  HAL_StatusTypeDef status = HAL_OK;
 8002282:	2000      	movs	r0, #0
 8002284:	e7c1      	b.n	800220a <HAL_DMA_Abort_IT+0x12>
 8002286:	bf00      	nop
 8002288:	40020008 	.word	0x40020008
 800228c:	40020000 	.word	0x40020000

08002290 <HAL_DMA_IRQHandler>:
{
 8002290:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002292:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002294:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002296:	6804      	ldr	r4, [r0, #0]
 8002298:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800229a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800229c:	2304      	movs	r3, #4
 800229e:	408b      	lsls	r3, r1
 80022a0:	4213      	tst	r3, r2
 80022a2:	d034      	beq.n	800230e <HAL_DMA_IRQHandler+0x7e>
 80022a4:	f015 0f04 	tst.w	r5, #4
 80022a8:	d031      	beq.n	800230e <HAL_DMA_IRQHandler+0x7e>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022aa:	6823      	ldr	r3, [r4, #0]
 80022ac:	f013 0f20 	tst.w	r3, #32
 80022b0:	d103      	bne.n	80022ba <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022b2:	6823      	ldr	r3, [r4, #0]
 80022b4:	f023 0304 	bic.w	r3, r3, #4
 80022b8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80022ba:	6803      	ldr	r3, [r0, #0]
 80022bc:	4a42      	ldr	r2, [pc, #264]	; (80023c8 <HAL_DMA_IRQHandler+0x138>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d013      	beq.n	80022ea <HAL_DMA_IRQHandler+0x5a>
 80022c2:	3214      	adds	r2, #20
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d017      	beq.n	80022f8 <HAL_DMA_IRQHandler+0x68>
 80022c8:	3214      	adds	r2, #20
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d016      	beq.n	80022fc <HAL_DMA_IRQHandler+0x6c>
 80022ce:	3214      	adds	r2, #20
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d016      	beq.n	8002302 <HAL_DMA_IRQHandler+0x72>
 80022d4:	3214      	adds	r2, #20
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d016      	beq.n	8002308 <HAL_DMA_IRQHandler+0x78>
 80022da:	3214      	adds	r2, #20
 80022dc:	4293      	cmp	r3, r2
 80022de:	bf0c      	ite	eq
 80022e0:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80022e4:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80022e8:	e000      	b.n	80022ec <HAL_DMA_IRQHandler+0x5c>
 80022ea:	2304      	movs	r3, #4
 80022ec:	4a37      	ldr	r2, [pc, #220]	; (80023cc <HAL_DMA_IRQHandler+0x13c>)
 80022ee:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80022f0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80022f2:	b103      	cbz	r3, 80022f6 <HAL_DMA_IRQHandler+0x66>
      hdma->XferHalfCpltCallback(hdma);
 80022f4:	4798      	blx	r3
}
 80022f6:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80022f8:	2340      	movs	r3, #64	; 0x40
 80022fa:	e7f7      	b.n	80022ec <HAL_DMA_IRQHandler+0x5c>
 80022fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002300:	e7f4      	b.n	80022ec <HAL_DMA_IRQHandler+0x5c>
 8002302:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002306:	e7f1      	b.n	80022ec <HAL_DMA_IRQHandler+0x5c>
 8002308:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800230c:	e7ee      	b.n	80022ec <HAL_DMA_IRQHandler+0x5c>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800230e:	2302      	movs	r3, #2
 8002310:	408b      	lsls	r3, r1
 8002312:	4213      	tst	r3, r2
 8002314:	d03b      	beq.n	800238e <HAL_DMA_IRQHandler+0xfe>
 8002316:	f015 0f02 	tst.w	r5, #2
 800231a:	d038      	beq.n	800238e <HAL_DMA_IRQHandler+0xfe>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800231c:	6823      	ldr	r3, [r4, #0]
 800231e:	f013 0f20 	tst.w	r3, #32
 8002322:	d106      	bne.n	8002332 <HAL_DMA_IRQHandler+0xa2>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002324:	6823      	ldr	r3, [r4, #0]
 8002326:	f023 030a 	bic.w	r3, r3, #10
 800232a:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800232c:	2301      	movs	r3, #1
 800232e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002332:	6803      	ldr	r3, [r0, #0]
 8002334:	4a24      	ldr	r2, [pc, #144]	; (80023c8 <HAL_DMA_IRQHandler+0x138>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d013      	beq.n	8002362 <HAL_DMA_IRQHandler+0xd2>
 800233a:	3214      	adds	r2, #20
 800233c:	4293      	cmp	r3, r2
 800233e:	d01b      	beq.n	8002378 <HAL_DMA_IRQHandler+0xe8>
 8002340:	3214      	adds	r2, #20
 8002342:	4293      	cmp	r3, r2
 8002344:	d01a      	beq.n	800237c <HAL_DMA_IRQHandler+0xec>
 8002346:	3214      	adds	r2, #20
 8002348:	4293      	cmp	r3, r2
 800234a:	d01a      	beq.n	8002382 <HAL_DMA_IRQHandler+0xf2>
 800234c:	3214      	adds	r2, #20
 800234e:	4293      	cmp	r3, r2
 8002350:	d01a      	beq.n	8002388 <HAL_DMA_IRQHandler+0xf8>
 8002352:	3214      	adds	r2, #20
 8002354:	4293      	cmp	r3, r2
 8002356:	bf0c      	ite	eq
 8002358:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800235c:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8002360:	e000      	b.n	8002364 <HAL_DMA_IRQHandler+0xd4>
 8002362:	2302      	movs	r3, #2
 8002364:	4a19      	ldr	r2, [pc, #100]	; (80023cc <HAL_DMA_IRQHandler+0x13c>)
 8002366:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8002368:	2300      	movs	r3, #0
 800236a:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 800236e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002370:	2b00      	cmp	r3, #0
 8002372:	d0c0      	beq.n	80022f6 <HAL_DMA_IRQHandler+0x66>
      hdma->XferCpltCallback(hdma);
 8002374:	4798      	blx	r3
 8002376:	e7be      	b.n	80022f6 <HAL_DMA_IRQHandler+0x66>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002378:	2320      	movs	r3, #32
 800237a:	e7f3      	b.n	8002364 <HAL_DMA_IRQHandler+0xd4>
 800237c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002380:	e7f0      	b.n	8002364 <HAL_DMA_IRQHandler+0xd4>
 8002382:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002386:	e7ed      	b.n	8002364 <HAL_DMA_IRQHandler+0xd4>
 8002388:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800238c:	e7ea      	b.n	8002364 <HAL_DMA_IRQHandler+0xd4>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800238e:	2308      	movs	r3, #8
 8002390:	fa03 f101 	lsl.w	r1, r3, r1
 8002394:	4211      	tst	r1, r2
 8002396:	d0ae      	beq.n	80022f6 <HAL_DMA_IRQHandler+0x66>
 8002398:	f015 0f08 	tst.w	r5, #8
 800239c:	d0ab      	beq.n	80022f6 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800239e:	6823      	ldr	r3, [r4, #0]
 80023a0:	f023 030e 	bic.w	r3, r3, #14
 80023a4:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023a6:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80023a8:	2301      	movs	r3, #1
 80023aa:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80023ac:	fa03 f202 	lsl.w	r2, r3, r2
 80023b0:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023b2:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80023b4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80023b8:	2300      	movs	r3, #0
 80023ba:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80023be:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d098      	beq.n	80022f6 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 80023c4:	4798      	blx	r3
  return;
 80023c6:	e796      	b.n	80022f6 <HAL_DMA_IRQHandler+0x66>
 80023c8:	40020008 	.word	0x40020008
 80023cc:	40020000 	.word	0x40020000

080023d0 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80023d0:	4b14      	ldr	r3, [pc, #80]	; (8002424 <FLASH_SetErrorCode+0x54>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	f013 0310 	ands.w	r3, r3, #16
 80023d8:	d005      	beq.n	80023e6 <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80023da:	4a13      	ldr	r2, [pc, #76]	; (8002428 <FLASH_SetErrorCode+0x58>)
 80023dc:	69d3      	ldr	r3, [r2, #28]
 80023de:	f043 0302 	orr.w	r3, r3, #2
 80023e2:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80023e4:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80023e6:	4a0f      	ldr	r2, [pc, #60]	; (8002424 <FLASH_SetErrorCode+0x54>)
 80023e8:	68d2      	ldr	r2, [r2, #12]
 80023ea:	f012 0f04 	tst.w	r2, #4
 80023ee:	d006      	beq.n	80023fe <FLASH_SetErrorCode+0x2e>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80023f0:	490d      	ldr	r1, [pc, #52]	; (8002428 <FLASH_SetErrorCode+0x58>)
 80023f2:	69ca      	ldr	r2, [r1, #28]
 80023f4:	f042 0201 	orr.w	r2, r2, #1
 80023f8:	61ca      	str	r2, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80023fa:	f043 0304 	orr.w	r3, r3, #4
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80023fe:	4a09      	ldr	r2, [pc, #36]	; (8002424 <FLASH_SetErrorCode+0x54>)
 8002400:	69d2      	ldr	r2, [r2, #28]
 8002402:	f012 0f01 	tst.w	r2, #1
 8002406:	d009      	beq.n	800241c <FLASH_SetErrorCode+0x4c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002408:	4907      	ldr	r1, [pc, #28]	; (8002428 <FLASH_SetErrorCode+0x58>)
 800240a:	69ca      	ldr	r2, [r1, #28]
 800240c:	f042 0204 	orr.w	r2, r2, #4
 8002410:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002412:	4904      	ldr	r1, [pc, #16]	; (8002424 <FLASH_SetErrorCode+0x54>)
 8002414:	69ca      	ldr	r2, [r1, #28]
 8002416:	f022 0201 	bic.w	r2, r2, #1
 800241a:	61ca      	str	r2, [r1, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800241c:	4a01      	ldr	r2, [pc, #4]	; (8002424 <FLASH_SetErrorCode+0x54>)
 800241e:	60d3      	str	r3, [r2, #12]
}  
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	40022000 	.word	0x40022000
 8002428:	200011e0 	.word	0x200011e0

0800242c <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800242c:	4b08      	ldr	r3, [pc, #32]	; (8002450 <HAL_FLASH_Unlock+0x24>)
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002434:	d009      	beq.n	800244a <HAL_FLASH_Unlock+0x1e>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002436:	4b06      	ldr	r3, [pc, #24]	; (8002450 <HAL_FLASH_Unlock+0x24>)
 8002438:	4a06      	ldr	r2, [pc, #24]	; (8002454 <HAL_FLASH_Unlock+0x28>)
 800243a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800243c:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8002440:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002442:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8002444:	f3c0 10c0 	ubfx	r0, r0, #7, #1
 8002448:	4770      	bx	lr
 800244a:	2000      	movs	r0, #0
}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	40022000 	.word	0x40022000
 8002454:	45670123 	.word	0x45670123

08002458 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002458:	4a03      	ldr	r2, [pc, #12]	; (8002468 <HAL_FLASH_Lock+0x10>)
 800245a:	6913      	ldr	r3, [r2, #16]
 800245c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002460:	6113      	str	r3, [r2, #16]
}
 8002462:	2000      	movs	r0, #0
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40022000 	.word	0x40022000

0800246c <FLASH_WaitForLastOperation>:
{
 800246c:	b570      	push	{r4, r5, r6, lr}
 800246e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002470:	f7ff fb14 	bl	8001a9c <HAL_GetTick>
 8002474:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002476:	4d17      	ldr	r5, [pc, #92]	; (80024d4 <FLASH_WaitForLastOperation+0x68>)
 8002478:	68eb      	ldr	r3, [r5, #12]
 800247a:	f013 0f01 	tst.w	r3, #1
 800247e:	d00a      	beq.n	8002496 <FLASH_WaitForLastOperation+0x2a>
    if (Timeout != HAL_MAX_DELAY)
 8002480:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002484:	d0f8      	beq.n	8002478 <FLASH_WaitForLastOperation+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002486:	b31c      	cbz	r4, 80024d0 <FLASH_WaitForLastOperation+0x64>
 8002488:	f7ff fb08 	bl	8001a9c <HAL_GetTick>
 800248c:	1b80      	subs	r0, r0, r6
 800248e:	42a0      	cmp	r0, r4
 8002490:	d9f2      	bls.n	8002478 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 8002492:	2003      	movs	r0, #3
 8002494:	e01b      	b.n	80024ce <FLASH_WaitForLastOperation+0x62>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002496:	4b0f      	ldr	r3, [pc, #60]	; (80024d4 <FLASH_WaitForLastOperation+0x68>)
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	f013 0f20 	tst.w	r3, #32
 800249e:	d002      	beq.n	80024a6 <FLASH_WaitForLastOperation+0x3a>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80024a0:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <FLASH_WaitForLastOperation+0x68>)
 80024a2:	2220      	movs	r2, #32
 80024a4:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80024a6:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <FLASH_WaitForLastOperation+0x68>)
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	f013 0f10 	tst.w	r3, #16
 80024ae:	d10b      	bne.n	80024c8 <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80024b0:	4b08      	ldr	r3, [pc, #32]	; (80024d4 <FLASH_WaitForLastOperation+0x68>)
 80024b2:	69db      	ldr	r3, [r3, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80024b4:	f013 0f01 	tst.w	r3, #1
 80024b8:	d106      	bne.n	80024c8 <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80024ba:	4b06      	ldr	r3, [pc, #24]	; (80024d4 <FLASH_WaitForLastOperation+0x68>)
 80024bc:	68db      	ldr	r3, [r3, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80024be:	f013 0f04 	tst.w	r3, #4
 80024c2:	d101      	bne.n	80024c8 <FLASH_WaitForLastOperation+0x5c>
  return HAL_OK;
 80024c4:	2000      	movs	r0, #0
 80024c6:	e002      	b.n	80024ce <FLASH_WaitForLastOperation+0x62>
    FLASH_SetErrorCode();
 80024c8:	f7ff ff82 	bl	80023d0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80024cc:	2001      	movs	r0, #1
}
 80024ce:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_TIMEOUT;
 80024d0:	2003      	movs	r0, #3
 80024d2:	e7fc      	b.n	80024ce <FLASH_WaitForLastOperation+0x62>
 80024d4:	40022000 	.word	0x40022000

080024d8 <HAL_FLASH_Program>:
{
 80024d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024dc:	461f      	mov	r7, r3
  __HAL_LOCK(&pFlash);
 80024de:	4b26      	ldr	r3, [pc, #152]	; (8002578 <HAL_FLASH_Program+0xa0>)
 80024e0:	7e1b      	ldrb	r3, [r3, #24]
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d045      	beq.n	8002572 <HAL_FLASH_Program+0x9a>
 80024e6:	4604      	mov	r4, r0
 80024e8:	460d      	mov	r5, r1
 80024ea:	4690      	mov	r8, r2
 80024ec:	4b22      	ldr	r3, [pc, #136]	; (8002578 <HAL_FLASH_Program+0xa0>)
 80024ee:	2201      	movs	r2, #1
 80024f0:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80024f2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024f6:	f7ff ffb9 	bl	800246c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80024fa:	4603      	mov	r3, r0
 80024fc:	bb80      	cbnz	r0, 8002560 <HAL_FLASH_Program+0x88>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80024fe:	2c01      	cmp	r4, #1
 8002500:	d034      	beq.n	800256c <HAL_FLASH_Program+0x94>
      nbiterations = 4U;
 8002502:	2c02      	cmp	r4, #2
 8002504:	bf0c      	ite	eq
 8002506:	f04f 0902 	moveq.w	r9, #2
 800250a:	f04f 0904 	movne.w	r9, #4
    for (index = 0U; index < nbiterations; index++)
 800250e:	eb05 0949 	add.w	r9, r5, r9, lsl #1
      nbiterations = 4U;
 8002512:	2400      	movs	r4, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002514:	f8df b060 	ldr.w	fp, [pc, #96]	; 8002578 <HAL_FLASH_Program+0xa0>
 8002518:	46a2      	mov	sl, r4
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800251a:	4e18      	ldr	r6, [pc, #96]	; (800257c <HAL_FLASH_Program+0xa4>)
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 800251c:	f1c4 0120 	rsb	r1, r4, #32
 8002520:	f1a4 0220 	sub.w	r2, r4, #32
 8002524:	fa28 f304 	lsr.w	r3, r8, r4
 8002528:	fa07 f101 	lsl.w	r1, r7, r1
 800252c:	430b      	orrs	r3, r1
 800252e:	fa27 f202 	lsr.w	r2, r7, r2
 8002532:	4313      	orrs	r3, r2
 8002534:	b29b      	uxth	r3, r3
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002536:	f8cb a01c 	str.w	sl, [fp, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800253a:	6932      	ldr	r2, [r6, #16]
 800253c:	f042 0201 	orr.w	r2, r2, #1
 8002540:	6132      	str	r2, [r6, #16]
  *(__IO uint16_t*)Address = Data;
 8002542:	802b      	strh	r3, [r5, #0]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002544:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002548:	f7ff ff90 	bl	800246c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800254c:	6933      	ldr	r3, [r6, #16]
 800254e:	f023 0301 	bic.w	r3, r3, #1
 8002552:	6133      	str	r3, [r6, #16]
      if (status != HAL_OK)
 8002554:	4603      	mov	r3, r0
 8002556:	b918      	cbnz	r0, 8002560 <HAL_FLASH_Program+0x88>
    for (index = 0U; index < nbiterations; index++)
 8002558:	3410      	adds	r4, #16
 800255a:	3502      	adds	r5, #2
 800255c:	454d      	cmp	r5, r9
 800255e:	d1dd      	bne.n	800251c <HAL_FLASH_Program+0x44>
  __HAL_UNLOCK(&pFlash);
 8002560:	4a05      	ldr	r2, [pc, #20]	; (8002578 <HAL_FLASH_Program+0xa0>)
 8002562:	2100      	movs	r1, #0
 8002564:	7611      	strb	r1, [r2, #24]
}
 8002566:	4618      	mov	r0, r3
 8002568:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      nbiterations = 1U;
 800256c:	f04f 0901 	mov.w	r9, #1
 8002570:	e7cd      	b.n	800250e <HAL_FLASH_Program+0x36>
  __HAL_LOCK(&pFlash);
 8002572:	2302      	movs	r3, #2
 8002574:	e7f7      	b.n	8002566 <HAL_FLASH_Program+0x8e>
 8002576:	bf00      	nop
 8002578:	200011e0 	.word	0x200011e0
 800257c:	40022000 	.word	0x40022000

08002580 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002580:	4b06      	ldr	r3, [pc, #24]	; (800259c <FLASH_PageErase+0x1c>)
 8002582:	2200      	movs	r2, #0
 8002584:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002586:	4b06      	ldr	r3, [pc, #24]	; (80025a0 <FLASH_PageErase+0x20>)
 8002588:	691a      	ldr	r2, [r3, #16]
 800258a:	f042 0202 	orr.w	r2, r2, #2
 800258e:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002590:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002592:	691a      	ldr	r2, [r3, #16]
 8002594:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002598:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800259a:	4770      	bx	lr
 800259c:	200011e0 	.word	0x200011e0
 80025a0:	40022000 	.word	0x40022000

080025a4 <HAL_FLASHEx_Erase>:
  __HAL_LOCK(&pFlash);
 80025a4:	4b2f      	ldr	r3, [pc, #188]	; (8002664 <HAL_FLASHEx_Erase+0xc0>)
 80025a6:	7e1b      	ldrb	r3, [r3, #24]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d058      	beq.n	800265e <HAL_FLASHEx_Erase+0xba>
{
 80025ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025b0:	4605      	mov	r5, r0
 80025b2:	460f      	mov	r7, r1
  __HAL_LOCK(&pFlash);
 80025b4:	4b2b      	ldr	r3, [pc, #172]	; (8002664 <HAL_FLASHEx_Erase+0xc0>)
 80025b6:	2201      	movs	r2, #1
 80025b8:	761a      	strb	r2, [r3, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80025ba:	6803      	ldr	r3, [r0, #0]
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d026      	beq.n	800260e <HAL_FLASHEx_Erase+0x6a>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80025c0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80025c4:	f7ff ff52 	bl	800246c <FLASH_WaitForLastOperation>
 80025c8:	2800      	cmp	r0, #0
 80025ca:	d13f      	bne.n	800264c <HAL_FLASHEx_Erase+0xa8>
        *PageError = 0xFFFFFFFFU;
 80025cc:	f04f 33ff 	mov.w	r3, #4294967295
 80025d0:	603b      	str	r3, [r7, #0]
        for(address = pEraseInit->PageAddress;
 80025d2:	68ac      	ldr	r4, [r5, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80025d4:	68eb      	ldr	r3, [r5, #12]
 80025d6:	eb04 2383 	add.w	r3, r4, r3, lsl #10
        for(address = pEraseInit->PageAddress;
 80025da:	429c      	cmp	r4, r3
 80025dc:	d23d      	bcs.n	800265a <HAL_FLASHEx_Erase+0xb6>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80025de:	f24c 3850 	movw	r8, #50000	; 0xc350
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80025e2:	4e21      	ldr	r6, [pc, #132]	; (8002668 <HAL_FLASHEx_Erase+0xc4>)
          FLASH_PageErase(address);
 80025e4:	4620      	mov	r0, r4
 80025e6:	f7ff ffcb 	bl	8002580 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80025ea:	4640      	mov	r0, r8
 80025ec:	f7ff ff3e 	bl	800246c <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80025f0:	6933      	ldr	r3, [r6, #16]
 80025f2:	f023 0302 	bic.w	r3, r3, #2
 80025f6:	6133      	str	r3, [r6, #16]
          if (status != HAL_OK)
 80025f8:	4601      	mov	r1, r0
 80025fa:	bb28      	cbnz	r0, 8002648 <HAL_FLASHEx_Erase+0xa4>
            address += FLASH_PAGE_SIZE)
 80025fc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002600:	68ea      	ldr	r2, [r5, #12]
 8002602:	68ab      	ldr	r3, [r5, #8]
 8002604:	eb03 2382 	add.w	r3, r3, r2, lsl #10
        for(address = pEraseInit->PageAddress;
 8002608:	42a3      	cmp	r3, r4
 800260a:	d8eb      	bhi.n	80025e4 <HAL_FLASHEx_Erase+0x40>
 800260c:	e01f      	b.n	800264e <HAL_FLASHEx_Erase+0xaa>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800260e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002612:	f7ff ff2b 	bl	800246c <FLASH_WaitForLastOperation>
 8002616:	b108      	cbz	r0, 800261c <HAL_FLASHEx_Erase+0x78>
  HAL_StatusTypeDef status = HAL_ERROR;
 8002618:	2101      	movs	r1, #1
 800261a:	e018      	b.n	800264e <HAL_FLASHEx_Erase+0xaa>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800261c:	4b11      	ldr	r3, [pc, #68]	; (8002664 <HAL_FLASHEx_Erase+0xc0>)
 800261e:	2200      	movs	r2, #0
 8002620:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002622:	4c11      	ldr	r4, [pc, #68]	; (8002668 <HAL_FLASHEx_Erase+0xc4>)
 8002624:	6923      	ldr	r3, [r4, #16]
 8002626:	f043 0304 	orr.w	r3, r3, #4
 800262a:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800262c:	6923      	ldr	r3, [r4, #16]
 800262e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002632:	6123      	str	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002634:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002638:	f7ff ff18 	bl	800246c <FLASH_WaitForLastOperation>
 800263c:	4601      	mov	r1, r0
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800263e:	6923      	ldr	r3, [r4, #16]
 8002640:	f023 0304 	bic.w	r3, r3, #4
 8002644:	6123      	str	r3, [r4, #16]
 8002646:	e002      	b.n	800264e <HAL_FLASHEx_Erase+0xaa>
            *PageError = address;
 8002648:	603c      	str	r4, [r7, #0]
            break;
 800264a:	e000      	b.n	800264e <HAL_FLASHEx_Erase+0xaa>
  HAL_StatusTypeDef status = HAL_ERROR;
 800264c:	2101      	movs	r1, #1
  __HAL_UNLOCK(&pFlash);
 800264e:	4b05      	ldr	r3, [pc, #20]	; (8002664 <HAL_FLASHEx_Erase+0xc0>)
 8002650:	2200      	movs	r2, #0
 8002652:	761a      	strb	r2, [r3, #24]
}
 8002654:	4608      	mov	r0, r1
 8002656:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_ERROR;
 800265a:	2101      	movs	r1, #1
 800265c:	e7f7      	b.n	800264e <HAL_FLASHEx_Erase+0xaa>
  __HAL_LOCK(&pFlash);
 800265e:	2102      	movs	r1, #2
}
 8002660:	4608      	mov	r0, r1
 8002662:	4770      	bx	lr
 8002664:	200011e0 	.word	0x200011e0
 8002668:	40022000 	.word	0x40022000

0800266c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800266c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002670:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002672:	f8d1 9000 	ldr.w	r9, [r1]
 8002676:	f1b9 0f00 	cmp.w	r9, #0
 800267a:	f000 811f 	beq.w	80028bc <HAL_GPIO_Init+0x250>
 800267e:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8002680:	4613      	mov	r3, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002682:	4e90      	ldr	r6, [pc, #576]	; (80028c4 <HAL_GPIO_Init+0x258>)
        {
          SET_BIT(EXTI->IMR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002684:	4c90      	ldr	r4, [pc, #576]	; (80028c8 <HAL_GPIO_Init+0x25c>)
      switch (GPIO_Init->Mode)
 8002686:	4d91      	ldr	r5, [pc, #580]	; (80028cc <HAL_GPIO_Init+0x260>)
 8002688:	f8df e244 	ldr.w	lr, [pc, #580]	; 80028d0 <HAL_GPIO_Init+0x264>
 800268c:	4694      	mov	ip, r2
 800268e:	e0ba      	b.n	8002806 <HAL_GPIO_Init+0x19a>
 8002690:	f04f 0c00 	mov.w	ip, #0
 8002694:	e025      	b.n	80026e2 <HAL_GPIO_Init+0x76>
 8002696:	45a9      	cmp	r9, r5
 8002698:	d00f      	beq.n	80026ba <HAL_GPIO_Init+0x4e>
 800269a:	d906      	bls.n	80026aa <HAL_GPIO_Init+0x3e>
 800269c:	45f1      	cmp	r9, lr
 800269e:	d00c      	beq.n	80026ba <HAL_GPIO_Init+0x4e>
 80026a0:	f8df a230 	ldr.w	sl, [pc, #560]	; 80028d4 <HAL_GPIO_Init+0x268>
 80026a4:	45d1      	cmp	r9, sl
 80026a6:	d008      	beq.n	80026ba <HAL_GPIO_Init+0x4e>
 80026a8:	e01b      	b.n	80026e2 <HAL_GPIO_Init+0x76>
 80026aa:	f8df a22c 	ldr.w	sl, [pc, #556]	; 80028d8 <HAL_GPIO_Init+0x26c>
 80026ae:	45d1      	cmp	r9, sl
 80026b0:	d003      	beq.n	80026ba <HAL_GPIO_Init+0x4e>
 80026b2:	f50a 2a70 	add.w	sl, sl, #983040	; 0xf0000
 80026b6:	45d1      	cmp	r9, sl
 80026b8:	d10f      	bne.n	80026da <HAL_GPIO_Init+0x6e>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026ba:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80026be:	f1bc 0f00 	cmp.w	ip, #0
 80026c2:	f000 80ef 	beq.w	80028a4 <HAL_GPIO_Init+0x238>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80026c6:	f1bc 0f01 	cmp.w	ip, #1
            GPIOx->BSRR = ioposition;
 80026ca:	bf0c      	ite	eq
 80026cc:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80026d0:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026d4:	f04f 0c08 	mov.w	ip, #8
 80026d8:	e003      	b.n	80026e2 <HAL_GPIO_Init+0x76>
      switch (GPIO_Init->Mode)
 80026da:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
 80026de:	45d1      	cmp	r9, sl
 80026e0:	d0eb      	beq.n	80026ba <HAL_GPIO_Init+0x4e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80026e2:	2fff      	cmp	r7, #255	; 0xff
 80026e4:	bf99      	ittee	ls
 80026e6:	4681      	movls	r9, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80026e8:	4692      	movls	sl, r2
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80026ea:	f100 0904 	addhi.w	r9, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80026ee:	f1a2 0a20 	subhi.w	sl, r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80026f2:	f8d9 8000 	ldr.w	r8, [r9]
 80026f6:	f04f 0b0f 	mov.w	fp, #15
 80026fa:	fa0b fb0a 	lsl.w	fp, fp, sl
 80026fe:	ea28 080b 	bic.w	r8, r8, fp
 8002702:	fa0c fa0a 	lsl.w	sl, ip, sl
 8002706:	ea48 080a 	orr.w	r8, r8, sl
 800270a:	f8c9 8000 	str.w	r8, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800270e:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8002712:	f018 5f80 	tst.w	r8, #268435456	; 0x10000000
 8002716:	d06f      	beq.n	80027f8 <HAL_GPIO_Init+0x18c>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002718:	f8d6 8018 	ldr.w	r8, [r6, #24]
 800271c:	f048 0801 	orr.w	r8, r8, #1
 8002720:	f8c6 8018 	str.w	r8, [r6, #24]
 8002724:	f8d6 8018 	ldr.w	r8, [r6, #24]
 8002728:	f008 0801 	and.w	r8, r8, #1
 800272c:	f8cd 8004 	str.w	r8, [sp, #4]
 8002730:	f8dd 8004 	ldr.w	r8, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8002734:	f023 0803 	bic.w	r8, r3, #3
 8002738:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800273c:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8002740:	f8d8 a008 	ldr.w	sl, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002744:	f003 0903 	and.w	r9, r3, #3
 8002748:	ea4f 0b89 	mov.w	fp, r9, lsl #2
 800274c:	f04f 090f 	mov.w	r9, #15
 8002750:	fa09 f90b 	lsl.w	r9, r9, fp
 8002754:	ea2a 0a09 	bic.w	sl, sl, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002758:	f8df 9180 	ldr.w	r9, [pc, #384]	; 80028dc <HAL_GPIO_Init+0x270>
 800275c:	4548      	cmp	r0, r9
 800275e:	f000 80a4 	beq.w	80028aa <HAL_GPIO_Init+0x23e>
 8002762:	f509 6980 	add.w	r9, r9, #1024	; 0x400
 8002766:	4548      	cmp	r0, r9
 8002768:	f000 80a2 	beq.w	80028b0 <HAL_GPIO_Init+0x244>
 800276c:	f509 6980 	add.w	r9, r9, #1024	; 0x400
 8002770:	4548      	cmp	r0, r9
 8002772:	f000 80a0 	beq.w	80028b6 <HAL_GPIO_Init+0x24a>
 8002776:	f509 6980 	add.w	r9, r9, #1024	; 0x400
 800277a:	4548      	cmp	r0, r9
 800277c:	bf0c      	ite	eq
 800277e:	f04f 0903 	moveq.w	r9, #3
 8002782:	f04f 0904 	movne.w	r9, #4
 8002786:	fa09 f90b 	lsl.w	r9, r9, fp
 800278a:	ea49 090a 	orr.w	r9, r9, sl
        AFIO->EXTICR[position >> 2u] = temp;
 800278e:	f8c8 9008 	str.w	r9, [r8, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002792:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8002796:	f418 1f80 	tst.w	r8, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800279a:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800279e:	bf14      	ite	ne
 80027a0:	ea48 0807 	orrne.w	r8, r8, r7
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80027a4:	ea28 0807 	biceq.w	r8, r8, r7
 80027a8:	f8c4 8008 	str.w	r8, [r4, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027ac:	f8d1 8004 	ldr.w	r8, [r1, #4]
 80027b0:	f418 1f00 	tst.w	r8, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80027b4:	f8d4 800c 	ldr.w	r8, [r4, #12]
 80027b8:	bf14      	ite	ne
 80027ba:	ea48 0807 	orrne.w	r8, r8, r7
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80027be:	ea28 0807 	biceq.w	r8, r8, r7
 80027c2:	f8c4 800c 	str.w	r8, [r4, #12]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027c6:	f8d1 8004 	ldr.w	r8, [r1, #4]
 80027ca:	f418 3f00 	tst.w	r8, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80027ce:	f8d4 8004 	ldr.w	r8, [r4, #4]
 80027d2:	bf14      	ite	ne
 80027d4:	ea48 0807 	orrne.w	r8, r8, r7
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80027d8:	ea28 0807 	biceq.w	r8, r8, r7
 80027dc:	f8c4 8004 	str.w	r8, [r4, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027e0:	f8d1 8004 	ldr.w	r8, [r1, #4]
 80027e4:	f418 3f80 	tst.w	r8, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80027e8:	f8d4 8000 	ldr.w	r8, [r4]
 80027ec:	bf14      	ite	ne
 80027ee:	ea48 0707 	orrne.w	r7, r8, r7
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80027f2:	ea28 0707 	biceq.w	r7, r8, r7
 80027f6:	6027      	str	r7, [r4, #0]
        }
      }
    }

	position++;
 80027f8:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027fa:	f8d1 9000 	ldr.w	r9, [r1]
 80027fe:	3204      	adds	r2, #4
 8002800:	fa39 f703 	lsrs.w	r7, r9, r3
 8002804:	d05a      	beq.n	80028bc <HAL_GPIO_Init+0x250>
    ioposition = (0x01uL << position);
 8002806:	f04f 0801 	mov.w	r8, #1
 800280a:	fa08 f803 	lsl.w	r8, r8, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800280e:	ea08 0709 	and.w	r7, r8, r9
    if (iocurrent == ioposition)
 8002812:	ea38 0909 	bics.w	r9, r8, r9
 8002816:	d1ef      	bne.n	80027f8 <HAL_GPIO_Init+0x18c>
      switch (GPIO_Init->Mode)
 8002818:	f8d1 9004 	ldr.w	r9, [r1, #4]
 800281c:	f1b9 0f12 	cmp.w	r9, #18
 8002820:	f63f af39 	bhi.w	8002696 <HAL_GPIO_Init+0x2a>
 8002824:	f1b9 0f12 	cmp.w	r9, #18
 8002828:	f63f af5b 	bhi.w	80026e2 <HAL_GPIO_Init+0x76>
 800282c:	f20f 0a04 	addw	sl, pc, #4
 8002830:	f85a f029 	ldr.w	pc, [sl, r9, lsl #2]
 8002834:	080026bb 	.word	0x080026bb
 8002838:	08002881 	.word	0x08002881
 800283c:	08002891 	.word	0x08002891
 8002840:	08002691 	.word	0x08002691
 8002844:	080026e3 	.word	0x080026e3
 8002848:	080026e3 	.word	0x080026e3
 800284c:	080026e3 	.word	0x080026e3
 8002850:	080026e3 	.word	0x080026e3
 8002854:	080026e3 	.word	0x080026e3
 8002858:	080026e3 	.word	0x080026e3
 800285c:	080026e3 	.word	0x080026e3
 8002860:	080026e3 	.word	0x080026e3
 8002864:	080026e3 	.word	0x080026e3
 8002868:	080026e3 	.word	0x080026e3
 800286c:	080026e3 	.word	0x080026e3
 8002870:	080026e3 	.word	0x080026e3
 8002874:	080026e3 	.word	0x080026e3
 8002878:	08002887 	.word	0x08002887
 800287c:	0800289b 	.word	0x0800289b
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002880:	f8d1 c00c 	ldr.w	ip, [r1, #12]
          break;
 8002884:	e72d      	b.n	80026e2 <HAL_GPIO_Init+0x76>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002886:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 800288a:	f10c 0c04 	add.w	ip, ip, #4
          break;
 800288e:	e728      	b.n	80026e2 <HAL_GPIO_Init+0x76>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002890:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8002894:	f10c 0c08 	add.w	ip, ip, #8
          break;
 8002898:	e723      	b.n	80026e2 <HAL_GPIO_Init+0x76>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800289a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 800289e:	f10c 0c0c 	add.w	ip, ip, #12
          break;
 80028a2:	e71e      	b.n	80026e2 <HAL_GPIO_Init+0x76>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028a4:	f04f 0c04 	mov.w	ip, #4
 80028a8:	e71b      	b.n	80026e2 <HAL_GPIO_Init+0x76>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028aa:	f04f 0900 	mov.w	r9, #0
 80028ae:	e76a      	b.n	8002786 <HAL_GPIO_Init+0x11a>
 80028b0:	f04f 0901 	mov.w	r9, #1
 80028b4:	e767      	b.n	8002786 <HAL_GPIO_Init+0x11a>
 80028b6:	f04f 0902 	mov.w	r9, #2
 80028ba:	e764      	b.n	8002786 <HAL_GPIO_Init+0x11a>
  }
}
 80028bc:	b003      	add	sp, #12
 80028be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028c2:	bf00      	nop
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40010400 	.word	0x40010400
 80028cc:	10220000 	.word	0x10220000
 80028d0:	10310000 	.word	0x10310000
 80028d4:	10320000 	.word	0x10320000
 80028d8:	10120000 	.word	0x10120000
 80028dc:	40010800 	.word	0x40010800

080028e0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028e0:	6883      	ldr	r3, [r0, #8]
 80028e2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80028e4:	bf14      	ite	ne
 80028e6:	2001      	movne	r0, #1
 80028e8:	2000      	moveq	r0, #0
 80028ea:	4770      	bx	lr

080028ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028ec:	b10a      	cbz	r2, 80028f2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028ee:	6101      	str	r1, [r0, #16]
 80028f0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80028f2:	0409      	lsls	r1, r1, #16
 80028f4:	6101      	str	r1, [r0, #16]
  }
}
 80028f6:	4770      	bx	lr

080028f8 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028f8:	2800      	cmp	r0, #0
 80028fa:	f000 8201 	beq.w	8002d00 <HAL_RCC_OscConfig+0x408>
{
 80028fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002906:	6803      	ldr	r3, [r0, #0]
 8002908:	f013 0f01 	tst.w	r3, #1
 800290c:	d02c      	beq.n	8002968 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800290e:	4b9f      	ldr	r3, [pc, #636]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f003 030c 	and.w	r3, r3, #12
 8002916:	2b04      	cmp	r3, #4
 8002918:	d01d      	beq.n	8002956 <HAL_RCC_OscConfig+0x5e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800291a:	4b9c      	ldr	r3, [pc, #624]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f003 030c 	and.w	r3, r3, #12
 8002922:	2b08      	cmp	r3, #8
 8002924:	d012      	beq.n	800294c <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002926:	6863      	ldr	r3, [r4, #4]
 8002928:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800292c:	d041      	beq.n	80029b2 <HAL_RCC_OscConfig+0xba>
 800292e:	2b00      	cmp	r3, #0
 8002930:	d155      	bne.n	80029de <HAL_RCC_OscConfig+0xe6>
 8002932:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002936:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002940:	601a      	str	r2, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	e037      	b.n	80029bc <HAL_RCC_OscConfig+0xc4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800294c:	4b8f      	ldr	r3, [pc, #572]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002954:	d0e7      	beq.n	8002926 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002956:	4b8d      	ldr	r3, [pc, #564]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800295e:	d003      	beq.n	8002968 <HAL_RCC_OscConfig+0x70>
 8002960:	6863      	ldr	r3, [r4, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	f000 81ce 	beq.w	8002d04 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002968:	6823      	ldr	r3, [r4, #0]
 800296a:	f013 0f02 	tst.w	r3, #2
 800296e:	d075      	beq.n	8002a5c <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002970:	4b86      	ldr	r3, [pc, #536]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f013 0f0c 	tst.w	r3, #12
 8002978:	d05f      	beq.n	8002a3a <HAL_RCC_OscConfig+0x142>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800297a:	4b84      	ldr	r3, [pc, #528]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f003 030c 	and.w	r3, r3, #12
 8002982:	2b08      	cmp	r3, #8
 8002984:	d054      	beq.n	8002a30 <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002986:	6923      	ldr	r3, [r4, #16]
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 808a 	beq.w	8002aa2 <HAL_RCC_OscConfig+0x1aa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800298e:	4b80      	ldr	r3, [pc, #512]	; (8002b90 <HAL_RCC_OscConfig+0x298>)
 8002990:	2201      	movs	r2, #1
 8002992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002994:	f7ff f882 	bl	8001a9c <HAL_GetTick>
 8002998:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299a:	4e7c      	ldr	r6, [pc, #496]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 800299c:	6833      	ldr	r3, [r6, #0]
 800299e:	f013 0f02 	tst.w	r3, #2
 80029a2:	d175      	bne.n	8002a90 <HAL_RCC_OscConfig+0x198>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029a4:	f7ff f87a 	bl	8001a9c <HAL_GetTick>
 80029a8:	1b40      	subs	r0, r0, r5
 80029aa:	2802      	cmp	r0, #2
 80029ac:	d9f6      	bls.n	800299c <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_TIMEOUT;
 80029ae:	2003      	movs	r0, #3
 80029b0:	e1ad      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029b2:	4a76      	ldr	r2, [pc, #472]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 80029b4:	6813      	ldr	r3, [r2, #0]
 80029b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ba:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029bc:	6863      	ldr	r3, [r4, #4]
 80029be:	b343      	cbz	r3, 8002a12 <HAL_RCC_OscConfig+0x11a>
        tickstart = HAL_GetTick();
 80029c0:	f7ff f86c 	bl	8001a9c <HAL_GetTick>
 80029c4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029c6:	4e71      	ldr	r6, [pc, #452]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 80029c8:	6833      	ldr	r3, [r6, #0]
 80029ca:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80029ce:	d1cb      	bne.n	8002968 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d0:	f7ff f864 	bl	8001a9c <HAL_GetTick>
 80029d4:	1b40      	subs	r0, r0, r5
 80029d6:	2864      	cmp	r0, #100	; 0x64
 80029d8:	d9f6      	bls.n	80029c8 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 80029da:	2003      	movs	r0, #3
 80029dc:	e197      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029e2:	d009      	beq.n	80029f8 <HAL_RCC_OscConfig+0x100>
 80029e4:	4b69      	ldr	r3, [pc, #420]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	e7e1      	b.n	80029bc <HAL_RCC_OscConfig+0xc4>
 80029f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80029fc:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002a0e:	601a      	str	r2, [r3, #0]
 8002a10:	e7d4      	b.n	80029bc <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 8002a12:	f7ff f843 	bl	8001a9c <HAL_GetTick>
 8002a16:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a18:	4e5c      	ldr	r6, [pc, #368]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002a1a:	6833      	ldr	r3, [r6, #0]
 8002a1c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002a20:	d0a2      	beq.n	8002968 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a22:	f7ff f83b 	bl	8001a9c <HAL_GetTick>
 8002a26:	1b40      	subs	r0, r0, r5
 8002a28:	2864      	cmp	r0, #100	; 0x64
 8002a2a:	d9f6      	bls.n	8002a1a <HAL_RCC_OscConfig+0x122>
            return HAL_TIMEOUT;
 8002a2c:	2003      	movs	r0, #3
 8002a2e:	e16e      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a30:	4b56      	ldr	r3, [pc, #344]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002a38:	d1a5      	bne.n	8002986 <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a3a:	4b54      	ldr	r3, [pc, #336]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f013 0f02 	tst.w	r3, #2
 8002a42:	d003      	beq.n	8002a4c <HAL_RCC_OscConfig+0x154>
 8002a44:	6923      	ldr	r3, [r4, #16]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	f040 815e 	bne.w	8002d08 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a4c:	4a4f      	ldr	r2, [pc, #316]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002a4e:	6813      	ldr	r3, [r2, #0]
 8002a50:	6961      	ldr	r1, [r4, #20]
 8002a52:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002a56:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002a5a:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a5c:	6823      	ldr	r3, [r4, #0]
 8002a5e:	f013 0f08 	tst.w	r3, #8
 8002a62:	d03d      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a64:	69a3      	ldr	r3, [r4, #24]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d066      	beq.n	8002b38 <HAL_RCC_OscConfig+0x240>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a6a:	4b49      	ldr	r3, [pc, #292]	; (8002b90 <HAL_RCC_OscConfig+0x298>)
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a72:	f7ff f813 	bl	8001a9c <HAL_GetTick>
 8002a76:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a78:	4e44      	ldr	r6, [pc, #272]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002a7a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002a7c:	f013 0f02 	tst.w	r3, #2
 8002a80:	d121      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x1ce>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a82:	f7ff f80b 	bl	8001a9c <HAL_GetTick>
 8002a86:	1b40      	subs	r0, r0, r5
 8002a88:	2802      	cmp	r0, #2
 8002a8a:	d9f6      	bls.n	8002a7a <HAL_RCC_OscConfig+0x182>
        {
          return HAL_TIMEOUT;
 8002a8c:	2003      	movs	r0, #3
 8002a8e:	e13e      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a90:	4a3e      	ldr	r2, [pc, #248]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002a92:	6813      	ldr	r3, [r2, #0]
 8002a94:	6961      	ldr	r1, [r4, #20]
 8002a96:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002a9a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002a9e:	6013      	str	r3, [r2, #0]
 8002aa0:	e7dc      	b.n	8002a5c <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 8002aa2:	4b3b      	ldr	r3, [pc, #236]	; (8002b90 <HAL_RCC_OscConfig+0x298>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002aa8:	f7fe fff8 	bl	8001a9c <HAL_GetTick>
 8002aac:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aae:	4e37      	ldr	r6, [pc, #220]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002ab0:	6833      	ldr	r3, [r6, #0]
 8002ab2:	f013 0f02 	tst.w	r3, #2
 8002ab6:	d0d1      	beq.n	8002a5c <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ab8:	f7fe fff0 	bl	8001a9c <HAL_GetTick>
 8002abc:	1b40      	subs	r0, r0, r5
 8002abe:	2802      	cmp	r0, #2
 8002ac0:	d9f6      	bls.n	8002ab0 <HAL_RCC_OscConfig+0x1b8>
            return HAL_TIMEOUT;
 8002ac2:	2003      	movs	r0, #3
 8002ac4:	e123      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002ac6:	4b33      	ldr	r3, [pc, #204]	; (8002b94 <HAL_RCC_OscConfig+0x29c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a33      	ldr	r2, [pc, #204]	; (8002b98 <HAL_RCC_OscConfig+0x2a0>)
 8002acc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad0:	0a5b      	lsrs	r3, r3, #9
 8002ad2:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8002ad4:	bf00      	nop
  }
  while (Delay --);
 8002ad6:	9b01      	ldr	r3, [sp, #4]
 8002ad8:	1e5a      	subs	r2, r3, #1
 8002ada:	9201      	str	r2, [sp, #4]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1f9      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x1dc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ae0:	6823      	ldr	r3, [r4, #0]
 8002ae2:	f013 0f04 	tst.w	r3, #4
 8002ae6:	f000 809b 	beq.w	8002c20 <HAL_RCC_OscConfig+0x328>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aea:	4b28      	ldr	r3, [pc, #160]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002af2:	d134      	bne.n	8002b5e <HAL_RCC_OscConfig+0x266>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002af4:	4b25      	ldr	r3, [pc, #148]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002af6:	69da      	ldr	r2, [r3, #28]
 8002af8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002afc:	61da      	str	r2, [r3, #28]
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 8002b08:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0a:	4b24      	ldr	r3, [pc, #144]	; (8002b9c <HAL_RCC_OscConfig+0x2a4>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002b12:	d026      	beq.n	8002b62 <HAL_RCC_OscConfig+0x26a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b14:	68e3      	ldr	r3, [r4, #12]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d042      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x2a8>
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d158      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x2d8>
 8002b1e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002b22:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002b26:	6a1a      	ldr	r2, [r3, #32]
 8002b28:	f022 0201 	bic.w	r2, r2, #1
 8002b2c:	621a      	str	r2, [r3, #32]
 8002b2e:	6a1a      	ldr	r2, [r3, #32]
 8002b30:	f022 0204 	bic.w	r2, r2, #4
 8002b34:	621a      	str	r2, [r3, #32]
 8002b36:	e038      	b.n	8002baa <HAL_RCC_OscConfig+0x2b2>
      __HAL_RCC_LSI_DISABLE();
 8002b38:	4b15      	ldr	r3, [pc, #84]	; (8002b90 <HAL_RCC_OscConfig+0x298>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8002b40:	f7fe ffac 	bl	8001a9c <HAL_GetTick>
 8002b44:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b46:	4e11      	ldr	r6, [pc, #68]	; (8002b8c <HAL_RCC_OscConfig+0x294>)
 8002b48:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002b4a:	f013 0f02 	tst.w	r3, #2
 8002b4e:	d0c7      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b50:	f7fe ffa4 	bl	8001a9c <HAL_GetTick>
 8002b54:	1b40      	subs	r0, r0, r5
 8002b56:	2802      	cmp	r0, #2
 8002b58:	d9f6      	bls.n	8002b48 <HAL_RCC_OscConfig+0x250>
          return HAL_TIMEOUT;
 8002b5a:	2003      	movs	r0, #3
 8002b5c:	e0d7      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 8002b5e:	2500      	movs	r5, #0
 8002b60:	e7d3      	b.n	8002b0a <HAL_RCC_OscConfig+0x212>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b62:	4a0e      	ldr	r2, [pc, #56]	; (8002b9c <HAL_RCC_OscConfig+0x2a4>)
 8002b64:	6813      	ldr	r3, [r2, #0]
 8002b66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b6a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002b6c:	f7fe ff96 	bl	8001a9c <HAL_GetTick>
 8002b70:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b72:	4f0a      	ldr	r7, [pc, #40]	; (8002b9c <HAL_RCC_OscConfig+0x2a4>)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002b7a:	d1cb      	bne.n	8002b14 <HAL_RCC_OscConfig+0x21c>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b7c:	f7fe ff8e 	bl	8001a9c <HAL_GetTick>
 8002b80:	1b80      	subs	r0, r0, r6
 8002b82:	2864      	cmp	r0, #100	; 0x64
 8002b84:	d9f6      	bls.n	8002b74 <HAL_RCC_OscConfig+0x27c>
          return HAL_TIMEOUT;
 8002b86:	2003      	movs	r0, #3
 8002b88:	e0c1      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
 8002b8a:	bf00      	nop
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	42420000 	.word	0x42420000
 8002b94:	20000024 	.word	0x20000024
 8002b98:	10624dd3 	.word	0x10624dd3
 8002b9c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ba0:	4a5e      	ldr	r2, [pc, #376]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
 8002ba2:	6a13      	ldr	r3, [r2, #32]
 8002ba4:	f043 0301 	orr.w	r3, r3, #1
 8002ba8:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002baa:	68e3      	ldr	r3, [r4, #12]
 8002bac:	b333      	cbz	r3, 8002bfc <HAL_RCC_OscConfig+0x304>
      tickstart = HAL_GetTick();
 8002bae:	f7fe ff75 	bl	8001a9c <HAL_GetTick>
 8002bb2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb4:	4f59      	ldr	r7, [pc, #356]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bb6:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bba:	6a3b      	ldr	r3, [r7, #32]
 8002bbc:	f013 0f02 	tst.w	r3, #2
 8002bc0:	d12d      	bne.n	8002c1e <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bc2:	f7fe ff6b 	bl	8001a9c <HAL_GetTick>
 8002bc6:	1b80      	subs	r0, r0, r6
 8002bc8:	4540      	cmp	r0, r8
 8002bca:	d9f6      	bls.n	8002bba <HAL_RCC_OscConfig+0x2c2>
          return HAL_TIMEOUT;
 8002bcc:	2003      	movs	r0, #3
 8002bce:	e09e      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bd0:	2b05      	cmp	r3, #5
 8002bd2:	d009      	beq.n	8002be8 <HAL_RCC_OscConfig+0x2f0>
 8002bd4:	4b51      	ldr	r3, [pc, #324]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
 8002bd6:	6a1a      	ldr	r2, [r3, #32]
 8002bd8:	f022 0201 	bic.w	r2, r2, #1
 8002bdc:	621a      	str	r2, [r3, #32]
 8002bde:	6a1a      	ldr	r2, [r3, #32]
 8002be0:	f022 0204 	bic.w	r2, r2, #4
 8002be4:	621a      	str	r2, [r3, #32]
 8002be6:	e7e0      	b.n	8002baa <HAL_RCC_OscConfig+0x2b2>
 8002be8:	4b4c      	ldr	r3, [pc, #304]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
 8002bea:	6a1a      	ldr	r2, [r3, #32]
 8002bec:	f042 0204 	orr.w	r2, r2, #4
 8002bf0:	621a      	str	r2, [r3, #32]
 8002bf2:	6a1a      	ldr	r2, [r3, #32]
 8002bf4:	f042 0201 	orr.w	r2, r2, #1
 8002bf8:	621a      	str	r2, [r3, #32]
 8002bfa:	e7d6      	b.n	8002baa <HAL_RCC_OscConfig+0x2b2>
      tickstart = HAL_GetTick();
 8002bfc:	f7fe ff4e 	bl	8001a9c <HAL_GetTick>
 8002c00:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c02:	4f46      	ldr	r7, [pc, #280]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c04:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c08:	6a3b      	ldr	r3, [r7, #32]
 8002c0a:	f013 0f02 	tst.w	r3, #2
 8002c0e:	d006      	beq.n	8002c1e <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c10:	f7fe ff44 	bl	8001a9c <HAL_GetTick>
 8002c14:	1b80      	subs	r0, r0, r6
 8002c16:	4540      	cmp	r0, r8
 8002c18:	d9f6      	bls.n	8002c08 <HAL_RCC_OscConfig+0x310>
          return HAL_TIMEOUT;
 8002c1a:	2003      	movs	r0, #3
 8002c1c:	e077      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
    if (pwrclkchanged == SET)
 8002c1e:	b9e5      	cbnz	r5, 8002c5a <HAL_RCC_OscConfig+0x362>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c20:	69e3      	ldr	r3, [r4, #28]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d072      	beq.n	8002d0c <HAL_RCC_OscConfig+0x414>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c26:	4a3d      	ldr	r2, [pc, #244]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
 8002c28:	6852      	ldr	r2, [r2, #4]
 8002c2a:	f002 020c 	and.w	r2, r2, #12
 8002c2e:	2a08      	cmp	r2, #8
 8002c30:	d056      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x3e8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d017      	beq.n	8002c66 <HAL_RCC_OscConfig+0x36e>
        __HAL_RCC_PLL_DISABLE();
 8002c36:	4b3a      	ldr	r3, [pc, #232]	; (8002d20 <HAL_RCC_OscConfig+0x428>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002c3c:	f7fe ff2e 	bl	8001a9c <HAL_GetTick>
 8002c40:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c42:	4d36      	ldr	r5, [pc, #216]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
 8002c44:	682b      	ldr	r3, [r5, #0]
 8002c46:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002c4a:	d047      	beq.n	8002cdc <HAL_RCC_OscConfig+0x3e4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c4c:	f7fe ff26 	bl	8001a9c <HAL_GetTick>
 8002c50:	1b00      	subs	r0, r0, r4
 8002c52:	2802      	cmp	r0, #2
 8002c54:	d9f6      	bls.n	8002c44 <HAL_RCC_OscConfig+0x34c>
            return HAL_TIMEOUT;
 8002c56:	2003      	movs	r0, #3
 8002c58:	e059      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c5a:	4a30      	ldr	r2, [pc, #192]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
 8002c5c:	69d3      	ldr	r3, [r2, #28]
 8002c5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c62:	61d3      	str	r3, [r2, #28]
 8002c64:	e7dc      	b.n	8002c20 <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_PLL_DISABLE();
 8002c66:	4b2e      	ldr	r3, [pc, #184]	; (8002d20 <HAL_RCC_OscConfig+0x428>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002c6c:	f7fe ff16 	bl	8001a9c <HAL_GetTick>
 8002c70:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c72:	4e2a      	ldr	r6, [pc, #168]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
 8002c74:	6833      	ldr	r3, [r6, #0]
 8002c76:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002c7a:	d006      	beq.n	8002c8a <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c7c:	f7fe ff0e 	bl	8001a9c <HAL_GetTick>
 8002c80:	1b40      	subs	r0, r0, r5
 8002c82:	2802      	cmp	r0, #2
 8002c84:	d9f6      	bls.n	8002c74 <HAL_RCC_OscConfig+0x37c>
            return HAL_TIMEOUT;
 8002c86:	2003      	movs	r0, #3
 8002c88:	e041      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c8a:	6a23      	ldr	r3, [r4, #32]
 8002c8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c90:	d01a      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x3d0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c92:	4922      	ldr	r1, [pc, #136]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
 8002c94:	684a      	ldr	r2, [r1, #4]
 8002c96:	6a23      	ldr	r3, [r4, #32]
 8002c98:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002c9a:	4303      	orrs	r3, r0
 8002c9c:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8002ca4:	4b1e      	ldr	r3, [pc, #120]	; (8002d20 <HAL_RCC_OscConfig+0x428>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002caa:	f7fe fef7 	bl	8001a9c <HAL_GetTick>
 8002cae:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cb0:	4d1a      	ldr	r5, [pc, #104]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
 8002cb2:	682b      	ldr	r3, [r5, #0]
 8002cb4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002cb8:	d10e      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cba:	f7fe feef 	bl	8001a9c <HAL_GetTick>
 8002cbe:	1b00      	subs	r0, r0, r4
 8002cc0:	2802      	cmp	r0, #2
 8002cc2:	d9f6      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 8002cc4:	2003      	movs	r0, #3
 8002cc6:	e022      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002cc8:	4a14      	ldr	r2, [pc, #80]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
 8002cca:	6853      	ldr	r3, [r2, #4]
 8002ccc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002cd0:	68a1      	ldr	r1, [r4, #8]
 8002cd2:	430b      	orrs	r3, r1
 8002cd4:	6053      	str	r3, [r2, #4]
 8002cd6:	e7dc      	b.n	8002c92 <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 8002cd8:	2000      	movs	r0, #0
 8002cda:	e018      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
 8002cdc:	2000      	movs	r0, #0
 8002cde:	e016      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d017      	beq.n	8002d14 <HAL_RCC_OscConfig+0x41c>
        pll_config = RCC->CFGR;
 8002ce4:	4b0d      	ldr	r3, [pc, #52]	; (8002d1c <HAL_RCC_OscConfig+0x424>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce8:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002cec:	6a22      	ldr	r2, [r4, #32]
 8002cee:	4291      	cmp	r1, r2
 8002cf0:	d112      	bne.n	8002d18 <HAL_RCC_OscConfig+0x420>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cf2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cf6:	6a60      	ldr	r0, [r4, #36]	; 0x24
        return HAL_ERROR;
 8002cf8:	1a18      	subs	r0, r3, r0
 8002cfa:	bf18      	it	ne
 8002cfc:	2001      	movne	r0, #1
 8002cfe:	e006      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 8002d00:	2001      	movs	r0, #1
}
 8002d02:	4770      	bx	lr
        return HAL_ERROR;
 8002d04:	2001      	movs	r0, #1
 8002d06:	e002      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 8002d08:	2001      	movs	r0, #1
 8002d0a:	e000      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 8002d0c:	2000      	movs	r0, #0
}
 8002d0e:	b002      	add	sp, #8
 8002d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 8002d14:	2001      	movs	r0, #1
 8002d16:	e7fa      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 8002d18:	2001      	movs	r0, #1
 8002d1a:	e7f8      	b.n	8002d0e <HAL_RCC_OscConfig+0x416>
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	42420000 	.word	0x42420000

08002d24 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8002d24:	4b0f      	ldr	r3, [pc, #60]	; (8002d64 <HAL_RCC_GetSysClockFreq+0x40>)
 8002d26:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002d28:	f003 020c 	and.w	r2, r3, #12
 8002d2c:	2a08      	cmp	r2, #8
 8002d2e:	d001      	beq.n	8002d34 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8002d30:	480d      	ldr	r0, [pc, #52]	; (8002d68 <HAL_RCC_GetSysClockFreq+0x44>)
}
 8002d32:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d34:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002d38:	490c      	ldr	r1, [pc, #48]	; (8002d6c <HAL_RCC_GetSysClockFreq+0x48>)
 8002d3a:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d3c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002d40:	d00b      	beq.n	8002d5a <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d42:	4b08      	ldr	r3, [pc, #32]	; (8002d64 <HAL_RCC_GetSysClockFreq+0x40>)
 8002d44:	685b      	ldr	r3, [r3, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d46:	4a08      	ldr	r2, [pc, #32]	; (8002d68 <HAL_RCC_GetSysClockFreq+0x44>)
 8002d48:	fb02 f000 	mul.w	r0, r2, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d4c:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8002d50:	4a07      	ldr	r2, [pc, #28]	; (8002d70 <HAL_RCC_GetSysClockFreq+0x4c>)
 8002d52:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d54:	fbb0 f0f3 	udiv	r0, r0, r3
 8002d58:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d5a:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <HAL_RCC_GetSysClockFreq+0x50>)
 8002d5c:	fb03 f000 	mul.w	r0, r3, r0
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	40021000 	.word	0x40021000
 8002d68:	007a1200 	.word	0x007a1200
 8002d6c:	080072f8 	.word	0x080072f8
 8002d70:	08007308 	.word	0x08007308
 8002d74:	003d0900 	.word	0x003d0900

08002d78 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002d78:	2800      	cmp	r0, #0
 8002d7a:	f000 80a2 	beq.w	8002ec2 <HAL_RCC_ClockConfig+0x14a>
{
 8002d7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d82:	460d      	mov	r5, r1
 8002d84:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d86:	4b53      	ldr	r3, [pc, #332]	; (8002ed4 <HAL_RCC_ClockConfig+0x15c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	428b      	cmp	r3, r1
 8002d90:	d20b      	bcs.n	8002daa <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d92:	4a50      	ldr	r2, [pc, #320]	; (8002ed4 <HAL_RCC_ClockConfig+0x15c>)
 8002d94:	6813      	ldr	r3, [r2, #0]
 8002d96:	f023 0307 	bic.w	r3, r3, #7
 8002d9a:	430b      	orrs	r3, r1
 8002d9c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d9e:	6813      	ldr	r3, [r2, #0]
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	428b      	cmp	r3, r1
 8002da6:	f040 808e 	bne.w	8002ec6 <HAL_RCC_ClockConfig+0x14e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002daa:	6823      	ldr	r3, [r4, #0]
 8002dac:	f013 0f02 	tst.w	r3, #2
 8002db0:	d017      	beq.n	8002de2 <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002db2:	f013 0f04 	tst.w	r3, #4
 8002db6:	d004      	beq.n	8002dc2 <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002db8:	4a47      	ldr	r2, [pc, #284]	; (8002ed8 <HAL_RCC_ClockConfig+0x160>)
 8002dba:	6853      	ldr	r3, [r2, #4]
 8002dbc:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002dc0:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dc2:	6823      	ldr	r3, [r4, #0]
 8002dc4:	f013 0f08 	tst.w	r3, #8
 8002dc8:	d004      	beq.n	8002dd4 <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002dca:	4a43      	ldr	r2, [pc, #268]	; (8002ed8 <HAL_RCC_ClockConfig+0x160>)
 8002dcc:	6853      	ldr	r3, [r2, #4]
 8002dce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002dd2:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dd4:	4a40      	ldr	r2, [pc, #256]	; (8002ed8 <HAL_RCC_ClockConfig+0x160>)
 8002dd6:	6853      	ldr	r3, [r2, #4]
 8002dd8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ddc:	68a1      	ldr	r1, [r4, #8]
 8002dde:	430b      	orrs	r3, r1
 8002de0:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002de2:	6823      	ldr	r3, [r4, #0]
 8002de4:	f013 0f01 	tst.w	r3, #1
 8002de8:	d031      	beq.n	8002e4e <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dea:	6862      	ldr	r2, [r4, #4]
 8002dec:	2a01      	cmp	r2, #1
 8002dee:	d020      	beq.n	8002e32 <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002df0:	2a02      	cmp	r2, #2
 8002df2:	d025      	beq.n	8002e40 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002df4:	4b38      	ldr	r3, [pc, #224]	; (8002ed8 <HAL_RCC_ClockConfig+0x160>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f013 0f02 	tst.w	r3, #2
 8002dfc:	d065      	beq.n	8002eca <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dfe:	4936      	ldr	r1, [pc, #216]	; (8002ed8 <HAL_RCC_ClockConfig+0x160>)
 8002e00:	684b      	ldr	r3, [r1, #4]
 8002e02:	f023 0303 	bic.w	r3, r3, #3
 8002e06:	4313      	orrs	r3, r2
 8002e08:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8002e0a:	f7fe fe47 	bl	8001a9c <HAL_GetTick>
 8002e0e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e10:	4f31      	ldr	r7, [pc, #196]	; (8002ed8 <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e12:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f003 030c 	and.w	r3, r3, #12
 8002e1c:	6862      	ldr	r2, [r4, #4]
 8002e1e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002e22:	d014      	beq.n	8002e4e <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e24:	f7fe fe3a 	bl	8001a9c <HAL_GetTick>
 8002e28:	1b80      	subs	r0, r0, r6
 8002e2a:	4540      	cmp	r0, r8
 8002e2c:	d9f3      	bls.n	8002e16 <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 8002e2e:	2003      	movs	r0, #3
 8002e30:	e045      	b.n	8002ebe <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e32:	4b29      	ldr	r3, [pc, #164]	; (8002ed8 <HAL_RCC_ClockConfig+0x160>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002e3a:	d1e0      	bne.n	8002dfe <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8002e3c:	2001      	movs	r0, #1
 8002e3e:	e03e      	b.n	8002ebe <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e40:	4b25      	ldr	r3, [pc, #148]	; (8002ed8 <HAL_RCC_ClockConfig+0x160>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002e48:	d1d9      	bne.n	8002dfe <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8002e4a:	2001      	movs	r0, #1
 8002e4c:	e037      	b.n	8002ebe <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e4e:	4b21      	ldr	r3, [pc, #132]	; (8002ed4 <HAL_RCC_ClockConfig+0x15c>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0307 	and.w	r3, r3, #7
 8002e56:	42ab      	cmp	r3, r5
 8002e58:	d90a      	bls.n	8002e70 <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e5a:	4a1e      	ldr	r2, [pc, #120]	; (8002ed4 <HAL_RCC_ClockConfig+0x15c>)
 8002e5c:	6813      	ldr	r3, [r2, #0]
 8002e5e:	f023 0307 	bic.w	r3, r3, #7
 8002e62:	432b      	orrs	r3, r5
 8002e64:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e66:	6813      	ldr	r3, [r2, #0]
 8002e68:	f003 0307 	and.w	r3, r3, #7
 8002e6c:	42ab      	cmp	r3, r5
 8002e6e:	d12e      	bne.n	8002ece <HAL_RCC_ClockConfig+0x156>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e70:	6823      	ldr	r3, [r4, #0]
 8002e72:	f013 0f04 	tst.w	r3, #4
 8002e76:	d006      	beq.n	8002e86 <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e78:	4a17      	ldr	r2, [pc, #92]	; (8002ed8 <HAL_RCC_ClockConfig+0x160>)
 8002e7a:	6853      	ldr	r3, [r2, #4]
 8002e7c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002e80:	68e1      	ldr	r1, [r4, #12]
 8002e82:	430b      	orrs	r3, r1
 8002e84:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e86:	6823      	ldr	r3, [r4, #0]
 8002e88:	f013 0f08 	tst.w	r3, #8
 8002e8c:	d007      	beq.n	8002e9e <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e8e:	4a12      	ldr	r2, [pc, #72]	; (8002ed8 <HAL_RCC_ClockConfig+0x160>)
 8002e90:	6853      	ldr	r3, [r2, #4]
 8002e92:	6921      	ldr	r1, [r4, #16]
 8002e94:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002e98:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002e9c:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e9e:	f7ff ff41 	bl	8002d24 <HAL_RCC_GetSysClockFreq>
 8002ea2:	4b0d      	ldr	r3, [pc, #52]	; (8002ed8 <HAL_RCC_ClockConfig+0x160>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002eaa:	4a0c      	ldr	r2, [pc, #48]	; (8002edc <HAL_RCC_ClockConfig+0x164>)
 8002eac:	5cd3      	ldrb	r3, [r2, r3]
 8002eae:	40d8      	lsrs	r0, r3
 8002eb0:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <HAL_RCC_ClockConfig+0x168>)
 8002eb2:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002eb4:	4b0b      	ldr	r3, [pc, #44]	; (8002ee4 <HAL_RCC_ClockConfig+0x16c>)
 8002eb6:	6818      	ldr	r0, [r3, #0]
 8002eb8:	f7fe fd2e 	bl	8001918 <HAL_InitTick>
  return HAL_OK;
 8002ebc:	2000      	movs	r0, #0
}
 8002ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8002ec2:	2001      	movs	r0, #1
}
 8002ec4:	4770      	bx	lr
    return HAL_ERROR;
 8002ec6:	2001      	movs	r0, #1
 8002ec8:	e7f9      	b.n	8002ebe <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 8002eca:	2001      	movs	r0, #1
 8002ecc:	e7f7      	b.n	8002ebe <HAL_RCC_ClockConfig+0x146>
    return HAL_ERROR;
 8002ece:	2001      	movs	r0, #1
 8002ed0:	e7f5      	b.n	8002ebe <HAL_RCC_ClockConfig+0x146>
 8002ed2:	bf00      	nop
 8002ed4:	40022000 	.word	0x40022000
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	080072e0 	.word	0x080072e0
 8002ee0:	20000024 	.word	0x20000024
 8002ee4:	2000002c 	.word	0x2000002c

08002ee8 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ee8:	4b04      	ldr	r3, [pc, #16]	; (8002efc <HAL_RCC_GetPCLK1Freq+0x14>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002ef0:	4a03      	ldr	r2, [pc, #12]	; (8002f00 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002ef2:	5cd3      	ldrb	r3, [r2, r3]
 8002ef4:	4a03      	ldr	r2, [pc, #12]	; (8002f04 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002ef6:	6810      	ldr	r0, [r2, #0]
}
 8002ef8:	40d8      	lsrs	r0, r3
 8002efa:	4770      	bx	lr
 8002efc:	40021000 	.word	0x40021000
 8002f00:	080072f0 	.word	0x080072f0
 8002f04:	20000024 	.word	0x20000024

08002f08 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f08:	4b04      	ldr	r3, [pc, #16]	; (8002f1c <HAL_RCC_GetPCLK2Freq+0x14>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002f10:	4a03      	ldr	r2, [pc, #12]	; (8002f20 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002f12:	5cd3      	ldrb	r3, [r2, r3]
 8002f14:	4a03      	ldr	r2, [pc, #12]	; (8002f24 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002f16:	6810      	ldr	r0, [r2, #0]
}
 8002f18:	40d8      	lsrs	r0, r3
 8002f1a:	4770      	bx	lr
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	080072f0 	.word	0x080072f0
 8002f24:	20000024 	.word	0x20000024

08002f28 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f28:	230f      	movs	r3, #15
 8002f2a:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002f2c:	4b0b      	ldr	r3, [pc, #44]	; (8002f5c <HAL_RCC_GetClockConfig+0x34>)
 8002f2e:	685a      	ldr	r2, [r3, #4]
 8002f30:	f002 0203 	and.w	r2, r2, #3
 8002f34:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002f36:	685a      	ldr	r2, [r3, #4]
 8002f38:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002f3c:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002f44:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	08db      	lsrs	r3, r3, #3
 8002f4a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002f4e:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002f50:	4b03      	ldr	r3, [pc, #12]	; (8002f60 <HAL_RCC_GetClockConfig+0x38>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	600b      	str	r3, [r1, #0]
}
 8002f5a:	4770      	bx	lr
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	40022000 	.word	0x40022000

08002f64 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f68:	b082      	sub	sp, #8
 8002f6a:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002f6c:	6803      	ldr	r3, [r0, #0]
 8002f6e:	f013 0f01 	tst.w	r3, #1
 8002f72:	d036      	beq.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f74:	4b3f      	ldr	r3, [pc, #252]	; (8003074 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002f7c:	d149      	bne.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0xae>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f7e:	4b3d      	ldr	r3, [pc, #244]	; (8003074 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002f80:	69da      	ldr	r2, [r3, #28]
 8002f82:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002f86:	61da      	str	r2, [r3, #28]
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f8e:	9301      	str	r3, [sp, #4]
 8002f90:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002f92:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f94:	4b38      	ldr	r3, [pc, #224]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002f9c:	d03b      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f9e:	4b35      	ldr	r3, [pc, #212]	; (8003074 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002fa2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002fa6:	d013      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8002fa8:	6862      	ldr	r2, [r4, #4]
 8002faa:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d00e      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002fb2:	4a30      	ldr	r2, [pc, #192]	; (8003074 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002fb4:	6a13      	ldr	r3, [r2, #32]
 8002fb6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002fba:	4930      	ldr	r1, [pc, #192]	; (800307c <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8002fbc:	2601      	movs	r6, #1
 8002fbe:	f8c1 6440 	str.w	r6, [r1, #1088]	; 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002fc2:	2600      	movs	r6, #0
 8002fc4:	f8c1 6440 	str.w	r6, [r1, #1088]	; 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002fc8:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002fca:	f013 0f01 	tst.w	r3, #1
 8002fce:	d136      	bne.n	800303e <HAL_RCCEx_PeriphCLKConfig+0xda>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fd0:	4a28      	ldr	r2, [pc, #160]	; (8003074 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002fd2:	6a13      	ldr	r3, [r2, #32]
 8002fd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fd8:	6861      	ldr	r1, [r4, #4]
 8002fda:	430b      	orrs	r3, r1
 8002fdc:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002fde:	2d00      	cmp	r5, #0
 8002fe0:	d13e      	bne.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002fe2:	6823      	ldr	r3, [r4, #0]
 8002fe4:	f013 0f02 	tst.w	r3, #2
 8002fe8:	d006      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002fea:	4a22      	ldr	r2, [pc, #136]	; (8003074 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002fec:	6853      	ldr	r3, [r2, #4]
 8002fee:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002ff2:	68a1      	ldr	r1, [r4, #8]
 8002ff4:	430b      	orrs	r3, r1
 8002ff6:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ff8:	6823      	ldr	r3, [r4, #0]
 8002ffa:	f013 0f10 	tst.w	r3, #16
 8002ffe:	d034      	beq.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003000:	4a1c      	ldr	r2, [pc, #112]	; (8003074 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003002:	6853      	ldr	r3, [r2, #4]
 8003004:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003008:	68e1      	ldr	r1, [r4, #12]
 800300a:	430b      	orrs	r3, r1
 800300c:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800300e:	2000      	movs	r0, #0
 8003010:	e02c      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x108>
    FlagStatus pwrclkchanged = RESET;
 8003012:	2500      	movs	r5, #0
 8003014:	e7be      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003016:	4a18      	ldr	r2, [pc, #96]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8003018:	6813      	ldr	r3, [r2, #0]
 800301a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800301e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003020:	f7fe fd3c 	bl	8001a9c <HAL_GetTick>
 8003024:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003026:	4f14      	ldr	r7, [pc, #80]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800302e:	d1b6      	bne.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003030:	f7fe fd34 	bl	8001a9c <HAL_GetTick>
 8003034:	1b80      	subs	r0, r0, r6
 8003036:	2864      	cmp	r0, #100	; 0x64
 8003038:	d9f6      	bls.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0xc4>
          return HAL_TIMEOUT;
 800303a:	2003      	movs	r0, #3
 800303c:	e016      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x108>
        tickstart = HAL_GetTick();
 800303e:	f7fe fd2d 	bl	8001a9c <HAL_GetTick>
 8003042:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003044:	4f0b      	ldr	r7, [pc, #44]	; (8003074 <HAL_RCCEx_PeriphCLKConfig+0x110>)
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003046:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800304a:	6a3b      	ldr	r3, [r7, #32]
 800304c:	f013 0f02 	tst.w	r3, #2
 8003050:	d1be      	bne.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003052:	f7fe fd23 	bl	8001a9c <HAL_GetTick>
 8003056:	1b80      	subs	r0, r0, r6
 8003058:	4540      	cmp	r0, r8
 800305a:	d9f6      	bls.n	800304a <HAL_RCCEx_PeriphCLKConfig+0xe6>
            return HAL_TIMEOUT;
 800305c:	2003      	movs	r0, #3
 800305e:	e005      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x108>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003060:	69d3      	ldr	r3, [r2, #28]
 8003062:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003066:	61d3      	str	r3, [r2, #28]
 8003068:	e7bb      	b.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
  return HAL_OK;
 800306a:	2000      	movs	r0, #0
}
 800306c:	b002      	add	sp, #8
 800306e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003072:	bf00      	nop
 8003074:	40021000 	.word	0x40021000
 8003078:	40007000 	.word	0x40007000
 800307c:	42420000 	.word	0x42420000

08003080 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003080:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003082:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003084:	6a02      	ldr	r2, [r0, #32]
 8003086:	f022 0201 	bic.w	r2, r2, #1
 800308a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800308c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800308e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003090:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003094:	680d      	ldr	r5, [r1, #0]
 8003096:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003098:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800309c:	688d      	ldr	r5, [r1, #8]
 800309e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80030a0:	4d0b      	ldr	r5, [pc, #44]	; (80030d0 <TIM_OC1_SetConfig+0x50>)
 80030a2:	42a8      	cmp	r0, r5
 80030a4:	d006      	beq.n	80030b4 <TIM_OC1_SetConfig+0x34>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030a6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030a8:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80030aa:	684a      	ldr	r2, [r1, #4]
 80030ac:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030ae:	6203      	str	r3, [r0, #32]
}
 80030b0:	bc70      	pop	{r4, r5, r6}
 80030b2:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 80030b4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80030b8:	68cd      	ldr	r5, [r1, #12]
 80030ba:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80030bc:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80030c0:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80030c4:	694d      	ldr	r5, [r1, #20]
 80030c6:	698e      	ldr	r6, [r1, #24]
 80030c8:	4335      	orrs	r5, r6
 80030ca:	432c      	orrs	r4, r5
 80030cc:	e7eb      	b.n	80030a6 <TIM_OC1_SetConfig+0x26>
 80030ce:	bf00      	nop
 80030d0:	40012c00 	.word	0x40012c00

080030d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030d4:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030d6:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80030d8:	6a02      	ldr	r2, [r0, #32]
 80030da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030de:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030e0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030e2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80030e4:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030e8:	680d      	ldr	r5, [r1, #0]
 80030ea:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80030ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80030f0:	688d      	ldr	r5, [r1, #8]
 80030f2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80030f6:	4d0c      	ldr	r5, [pc, #48]	; (8003128 <TIM_OC3_SetConfig+0x54>)
 80030f8:	42a8      	cmp	r0, r5
 80030fa:	d006      	beq.n	800310a <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030fc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030fe:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003100:	684a      	ldr	r2, [r1, #4]
 8003102:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003104:	6203      	str	r3, [r0, #32]
}
 8003106:	bc70      	pop	{r4, r5, r6}
 8003108:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 800310a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800310e:	68cd      	ldr	r5, [r1, #12]
 8003110:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003114:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003118:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800311c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800311e:	698e      	ldr	r6, [r1, #24]
 8003120:	4335      	orrs	r5, r6
 8003122:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8003126:	e7e9      	b.n	80030fc <TIM_OC3_SetConfig+0x28>
 8003128:	40012c00 	.word	0x40012c00

0800312c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800312c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800312e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003130:	6a02      	ldr	r2, [r0, #32]
 8003132:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003136:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003138:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800313a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800313c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003140:	680d      	ldr	r5, [r1, #0]
 8003142:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003146:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800314a:	688d      	ldr	r5, [r1, #8]
 800314c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003150:	4d07      	ldr	r5, [pc, #28]	; (8003170 <TIM_OC4_SetConfig+0x44>)
 8003152:	42a8      	cmp	r0, r5
 8003154:	d006      	beq.n	8003164 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003156:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003158:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800315a:	684a      	ldr	r2, [r1, #4]
 800315c:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800315e:	6203      	str	r3, [r0, #32]
}
 8003160:	bc30      	pop	{r4, r5}
 8003162:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003164:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003168:	694d      	ldr	r5, [r1, #20]
 800316a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800316e:	e7f2      	b.n	8003156 <TIM_OC4_SetConfig+0x2a>
 8003170:	40012c00 	.word	0x40012c00

08003174 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003174:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b01      	cmp	r3, #1
 800317c:	d127      	bne.n	80031ce <HAL_TIM_Base_Start_IT+0x5a>
  htim->State = HAL_TIM_STATE_BUSY;
 800317e:	2302      	movs	r3, #2
 8003180:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003184:	6802      	ldr	r2, [r0, #0]
 8003186:	68d3      	ldr	r3, [r2, #12]
 8003188:	f043 0301 	orr.w	r3, r3, #1
 800318c:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800318e:	6803      	ldr	r3, [r0, #0]
 8003190:	4a11      	ldr	r2, [pc, #68]	; (80031d8 <HAL_TIM_Base_Start_IT+0x64>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d010      	beq.n	80031b8 <HAL_TIM_Base_Start_IT+0x44>
 8003196:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800319a:	d00d      	beq.n	80031b8 <HAL_TIM_Base_Start_IT+0x44>
 800319c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d009      	beq.n	80031b8 <HAL_TIM_Base_Start_IT+0x44>
 80031a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d005      	beq.n	80031b8 <HAL_TIM_Base_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	f042 0201 	orr.w	r2, r2, #1
 80031b2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80031b4:	2000      	movs	r0, #0
 80031b6:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031b8:	689a      	ldr	r2, [r3, #8]
 80031ba:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031be:	2a06      	cmp	r2, #6
 80031c0:	d007      	beq.n	80031d2 <HAL_TIM_Base_Start_IT+0x5e>
      __HAL_TIM_ENABLE(htim);
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	f042 0201 	orr.w	r2, r2, #1
 80031c8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80031ca:	2000      	movs	r0, #0
 80031cc:	4770      	bx	lr
    return HAL_ERROR;
 80031ce:	2001      	movs	r0, #1
 80031d0:	4770      	bx	lr
  return HAL_OK;
 80031d2:	2000      	movs	r0, #0
}
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	40012c00 	.word	0x40012c00

080031dc <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80031dc:	6802      	ldr	r2, [r0, #0]
 80031de:	68d3      	ldr	r3, [r2, #12]
 80031e0:	f023 0301 	bic.w	r3, r3, #1
 80031e4:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 80031e6:	6803      	ldr	r3, [r0, #0]
 80031e8:	6a19      	ldr	r1, [r3, #32]
 80031ea:	f241 1211 	movw	r2, #4369	; 0x1111
 80031ee:	4211      	tst	r1, r2
 80031f0:	d108      	bne.n	8003204 <HAL_TIM_Base_Stop_IT+0x28>
 80031f2:	6a19      	ldr	r1, [r3, #32]
 80031f4:	f240 4244 	movw	r2, #1092	; 0x444
 80031f8:	4211      	tst	r1, r2
 80031fa:	d103      	bne.n	8003204 <HAL_TIM_Base_Stop_IT+0x28>
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	f022 0201 	bic.w	r2, r2, #1
 8003202:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003204:	2301      	movs	r3, #1
 8003206:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 800320a:	2000      	movs	r0, #0
 800320c:	4770      	bx	lr

0800320e <HAL_TIM_PWM_MspInit>:
}
 800320e:	4770      	bx	lr

08003210 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8003210:	4770      	bx	lr

08003212 <HAL_TIM_IC_CaptureCallback>:
}
 8003212:	4770      	bx	lr

08003214 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8003214:	4770      	bx	lr

08003216 <HAL_TIM_TriggerCallback>:
}
 8003216:	4770      	bx	lr

08003218 <HAL_TIM_IRQHandler>:
{
 8003218:	b510      	push	{r4, lr}
 800321a:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800321c:	6803      	ldr	r3, [r0, #0]
 800321e:	691a      	ldr	r2, [r3, #16]
 8003220:	f012 0f02 	tst.w	r2, #2
 8003224:	d011      	beq.n	800324a <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003226:	68da      	ldr	r2, [r3, #12]
 8003228:	f012 0f02 	tst.w	r2, #2
 800322c:	d00d      	beq.n	800324a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800322e:	f06f 0202 	mvn.w	r2, #2
 8003232:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003234:	2301      	movs	r3, #1
 8003236:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003238:	6803      	ldr	r3, [r0, #0]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	f013 0f03 	tst.w	r3, #3
 8003240:	d070      	beq.n	8003324 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8003242:	f7ff ffe6 	bl	8003212 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003246:	2300      	movs	r3, #0
 8003248:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800324a:	6823      	ldr	r3, [r4, #0]
 800324c:	691a      	ldr	r2, [r3, #16]
 800324e:	f012 0f04 	tst.w	r2, #4
 8003252:	d012      	beq.n	800327a <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003254:	68da      	ldr	r2, [r3, #12]
 8003256:	f012 0f04 	tst.w	r2, #4
 800325a:	d00e      	beq.n	800327a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800325c:	f06f 0204 	mvn.w	r2, #4
 8003260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003262:	2302      	movs	r3, #2
 8003264:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003266:	6823      	ldr	r3, [r4, #0]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800326e:	d05f      	beq.n	8003330 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8003270:	4620      	mov	r0, r4
 8003272:	f7ff ffce 	bl	8003212 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003276:	2300      	movs	r3, #0
 8003278:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800327a:	6823      	ldr	r3, [r4, #0]
 800327c:	691a      	ldr	r2, [r3, #16]
 800327e:	f012 0f08 	tst.w	r2, #8
 8003282:	d012      	beq.n	80032aa <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003284:	68da      	ldr	r2, [r3, #12]
 8003286:	f012 0f08 	tst.w	r2, #8
 800328a:	d00e      	beq.n	80032aa <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800328c:	f06f 0208 	mvn.w	r2, #8
 8003290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003292:	2304      	movs	r3, #4
 8003294:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003296:	6823      	ldr	r3, [r4, #0]
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	f013 0f03 	tst.w	r3, #3
 800329e:	d04e      	beq.n	800333e <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 80032a0:	4620      	mov	r0, r4
 80032a2:	f7ff ffb6 	bl	8003212 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032a6:	2300      	movs	r3, #0
 80032a8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032aa:	6823      	ldr	r3, [r4, #0]
 80032ac:	691a      	ldr	r2, [r3, #16]
 80032ae:	f012 0f10 	tst.w	r2, #16
 80032b2:	d012      	beq.n	80032da <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032b4:	68da      	ldr	r2, [r3, #12]
 80032b6:	f012 0f10 	tst.w	r2, #16
 80032ba:	d00e      	beq.n	80032da <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032bc:	f06f 0210 	mvn.w	r2, #16
 80032c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032c2:	2308      	movs	r3, #8
 80032c4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032c6:	6823      	ldr	r3, [r4, #0]
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	f413 7f40 	tst.w	r3, #768	; 0x300
 80032ce:	d03d      	beq.n	800334c <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 80032d0:	4620      	mov	r0, r4
 80032d2:	f7ff ff9e 	bl	8003212 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032d6:	2300      	movs	r3, #0
 80032d8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80032da:	6823      	ldr	r3, [r4, #0]
 80032dc:	691a      	ldr	r2, [r3, #16]
 80032de:	f012 0f01 	tst.w	r2, #1
 80032e2:	d003      	beq.n	80032ec <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80032e4:	68da      	ldr	r2, [r3, #12]
 80032e6:	f012 0f01 	tst.w	r2, #1
 80032ea:	d136      	bne.n	800335a <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80032ec:	6823      	ldr	r3, [r4, #0]
 80032ee:	691a      	ldr	r2, [r3, #16]
 80032f0:	f012 0f80 	tst.w	r2, #128	; 0x80
 80032f4:	d003      	beq.n	80032fe <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032f6:	68da      	ldr	r2, [r3, #12]
 80032f8:	f012 0f80 	tst.w	r2, #128	; 0x80
 80032fc:	d134      	bne.n	8003368 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80032fe:	6823      	ldr	r3, [r4, #0]
 8003300:	691a      	ldr	r2, [r3, #16]
 8003302:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003306:	d003      	beq.n	8003310 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003308:	68da      	ldr	r2, [r3, #12]
 800330a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800330e:	d132      	bne.n	8003376 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003310:	6823      	ldr	r3, [r4, #0]
 8003312:	691a      	ldr	r2, [r3, #16]
 8003314:	f012 0f20 	tst.w	r2, #32
 8003318:	d003      	beq.n	8003322 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800331a:	68da      	ldr	r2, [r3, #12]
 800331c:	f012 0f20 	tst.w	r2, #32
 8003320:	d130      	bne.n	8003384 <HAL_TIM_IRQHandler+0x16c>
}
 8003322:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003324:	f7ff ff74 	bl	8003210 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003328:	4620      	mov	r0, r4
 800332a:	f7ff ff73 	bl	8003214 <HAL_TIM_PWM_PulseFinishedCallback>
 800332e:	e78a      	b.n	8003246 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003330:	4620      	mov	r0, r4
 8003332:	f7ff ff6d 	bl	8003210 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003336:	4620      	mov	r0, r4
 8003338:	f7ff ff6c 	bl	8003214 <HAL_TIM_PWM_PulseFinishedCallback>
 800333c:	e79b      	b.n	8003276 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800333e:	4620      	mov	r0, r4
 8003340:	f7ff ff66 	bl	8003210 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003344:	4620      	mov	r0, r4
 8003346:	f7ff ff65 	bl	8003214 <HAL_TIM_PWM_PulseFinishedCallback>
 800334a:	e7ac      	b.n	80032a6 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800334c:	4620      	mov	r0, r4
 800334e:	f7ff ff5f 	bl	8003210 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003352:	4620      	mov	r0, r4
 8003354:	f7ff ff5e 	bl	8003214 <HAL_TIM_PWM_PulseFinishedCallback>
 8003358:	e7bd      	b.n	80032d6 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800335a:	f06f 0201 	mvn.w	r2, #1
 800335e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003360:	4620      	mov	r0, r4
 8003362:	f7fe f91d 	bl	80015a0 <HAL_TIM_PeriodElapsedCallback>
 8003366:	e7c1      	b.n	80032ec <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003368:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800336c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800336e:	4620      	mov	r0, r4
 8003370:	f000 fa49 	bl	8003806 <HAL_TIMEx_BreakCallback>
 8003374:	e7c3      	b.n	80032fe <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003376:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800337a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800337c:	4620      	mov	r0, r4
 800337e:	f7ff ff4a 	bl	8003216 <HAL_TIM_TriggerCallback>
 8003382:	e7c5      	b.n	8003310 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003384:	f06f 0220 	mvn.w	r2, #32
 8003388:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800338a:	4620      	mov	r0, r4
 800338c:	f000 fa3a 	bl	8003804 <HAL_TIMEx_CommutCallback>
}
 8003390:	e7c7      	b.n	8003322 <HAL_TIM_IRQHandler+0x10a>
	...

08003394 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003394:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003396:	4a25      	ldr	r2, [pc, #148]	; (800342c <TIM_Base_SetConfig+0x98>)
 8003398:	4290      	cmp	r0, r2
 800339a:	d014      	beq.n	80033c6 <TIM_Base_SetConfig+0x32>
 800339c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80033a0:	d02b      	beq.n	80033fa <TIM_Base_SetConfig+0x66>
 80033a2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80033a6:	4290      	cmp	r0, r2
 80033a8:	d022      	beq.n	80033f0 <TIM_Base_SetConfig+0x5c>
 80033aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033ae:	4290      	cmp	r0, r2
 80033b0:	d037      	beq.n	8003422 <TIM_Base_SetConfig+0x8e>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033b6:	694a      	ldr	r2, [r1, #20]
 80033b8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80033ba:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033bc:	688b      	ldr	r3, [r1, #8]
 80033be:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80033c0:	680b      	ldr	r3, [r1, #0]
 80033c2:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033c4:	e02a      	b.n	800341c <TIM_Base_SetConfig+0x88>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80033ca:	684a      	ldr	r2, [r1, #4]
 80033cc:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80033ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033d2:	68ca      	ldr	r2, [r1, #12]
 80033d4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033da:	694a      	ldr	r2, [r1, #20]
 80033dc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80033de:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033e0:	688b      	ldr	r3, [r1, #8]
 80033e2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80033e4:	680b      	ldr	r3, [r1, #0]
 80033e6:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80033e8:	690a      	ldr	r2, [r1, #16]
 80033ea:	4b10      	ldr	r3, [pc, #64]	; (800342c <TIM_Base_SetConfig+0x98>)
 80033ec:	631a      	str	r2, [r3, #48]	; 0x30
 80033ee:	e015      	b.n	800341c <TIM_Base_SetConfig+0x88>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80033f4:	684a      	ldr	r2, [r1, #4]
 80033f6:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033f8:	e003      	b.n	8003402 <TIM_Base_SetConfig+0x6e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80033fe:	684a      	ldr	r2, [r1, #4]
 8003400:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8003402:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003406:	68ca      	ldr	r2, [r1, #12]
 8003408:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800340a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800340e:	694a      	ldr	r2, [r1, #20]
 8003410:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003412:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003414:	688b      	ldr	r3, [r1, #8]
 8003416:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003418:	680b      	ldr	r3, [r1, #0]
 800341a:	6283      	str	r3, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800341c:	2301      	movs	r3, #1
 800341e:	6143      	str	r3, [r0, #20]
}
 8003420:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003426:	684a      	ldr	r2, [r1, #4]
 8003428:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800342a:	e7ea      	b.n	8003402 <TIM_Base_SetConfig+0x6e>
 800342c:	40012c00 	.word	0x40012c00

08003430 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003430:	b340      	cbz	r0, 8003484 <HAL_TIM_Base_Init+0x54>
{
 8003432:	b510      	push	{r4, lr}
 8003434:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003436:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800343a:	b1f3      	cbz	r3, 800347a <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800343c:	2302      	movs	r3, #2
 800343e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003442:	4621      	mov	r1, r4
 8003444:	f851 0b04 	ldr.w	r0, [r1], #4
 8003448:	f7ff ffa4 	bl	8003394 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800344c:	2301      	movs	r3, #1
 800344e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003452:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003456:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800345a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800345e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003462:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003466:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800346a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800346e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003472:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003476:	2000      	movs	r0, #0
}
 8003478:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800347a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800347e:	f7fe f997 	bl	80017b0 <HAL_TIM_Base_MspInit>
 8003482:	e7db      	b.n	800343c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003484:	2001      	movs	r0, #1
}
 8003486:	4770      	bx	lr

08003488 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003488:	b340      	cbz	r0, 80034dc <HAL_TIM_PWM_Init+0x54>
{
 800348a:	b510      	push	{r4, lr}
 800348c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800348e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003492:	b1f3      	cbz	r3, 80034d2 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003494:	2302      	movs	r3, #2
 8003496:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800349a:	4621      	mov	r1, r4
 800349c:	f851 0b04 	ldr.w	r0, [r1], #4
 80034a0:	f7ff ff78 	bl	8003394 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034a4:	2301      	movs	r3, #1
 80034a6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034aa:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80034ae:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80034b2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80034b6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034c2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80034c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80034ca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80034ce:	2000      	movs	r0, #0
}
 80034d0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80034d2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80034d6:	f7ff fe9a 	bl	800320e <HAL_TIM_PWM_MspInit>
 80034da:	e7db      	b.n	8003494 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80034dc:	2001      	movs	r0, #1
}
 80034de:	4770      	bx	lr

080034e0 <TIM_OC2_SetConfig>:
{
 80034e0:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 80034e2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034e4:	6a02      	ldr	r2, [r0, #32]
 80034e6:	f022 0210 	bic.w	r2, r2, #16
 80034ea:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80034ec:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80034ee:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034f0:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034f4:	680d      	ldr	r5, [r1, #0]
 80034f6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80034fa:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034fe:	688d      	ldr	r5, [r1, #8]
 8003500:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003504:	4d0c      	ldr	r5, [pc, #48]	; (8003538 <TIM_OC2_SetConfig+0x58>)
 8003506:	42a8      	cmp	r0, r5
 8003508:	d006      	beq.n	8003518 <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 800350a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800350c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800350e:	684a      	ldr	r2, [r1, #4]
 8003510:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003512:	6203      	str	r3, [r0, #32]
}
 8003514:	bc70      	pop	{r4, r5, r6}
 8003516:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8003518:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800351c:	68cd      	ldr	r5, [r1, #12]
 800351e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003522:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003526:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800352a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800352c:	698e      	ldr	r6, [r1, #24]
 800352e:	4335      	orrs	r5, r6
 8003530:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8003534:	e7e9      	b.n	800350a <TIM_OC2_SetConfig+0x2a>
 8003536:	bf00      	nop
 8003538:	40012c00 	.word	0x40012c00

0800353c <HAL_TIM_PWM_ConfigChannel>:
{
 800353c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800353e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003542:	2b01      	cmp	r3, #1
 8003544:	d066      	beq.n	8003614 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8003546:	4604      	mov	r4, r0
 8003548:	460d      	mov	r5, r1
 800354a:	2301      	movs	r3, #1
 800354c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8003550:	2a0c      	cmp	r2, #12
 8003552:	d85a      	bhi.n	800360a <HAL_TIM_PWM_ConfigChannel+0xce>
 8003554:	e8df f002 	tbb	[pc, r2]
 8003558:	59595907 	.word	0x59595907
 800355c:	5959591b 	.word	0x5959591b
 8003560:	59595930 	.word	0x59595930
 8003564:	44          	.byte	0x44
 8003565:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003566:	6800      	ldr	r0, [r0, #0]
 8003568:	f7ff fd8a 	bl	8003080 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800356c:	6822      	ldr	r2, [r4, #0]
 800356e:	6993      	ldr	r3, [r2, #24]
 8003570:	f043 0308 	orr.w	r3, r3, #8
 8003574:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003576:	6822      	ldr	r2, [r4, #0]
 8003578:	6993      	ldr	r3, [r2, #24]
 800357a:	f023 0304 	bic.w	r3, r3, #4
 800357e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003580:	6822      	ldr	r2, [r4, #0]
 8003582:	6993      	ldr	r3, [r2, #24]
 8003584:	6929      	ldr	r1, [r5, #16]
 8003586:	430b      	orrs	r3, r1
 8003588:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800358a:	2000      	movs	r0, #0
      break;
 800358c:	e03e      	b.n	800360c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800358e:	6800      	ldr	r0, [r0, #0]
 8003590:	f7ff ffa6 	bl	80034e0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003594:	6822      	ldr	r2, [r4, #0]
 8003596:	6993      	ldr	r3, [r2, #24]
 8003598:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800359c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800359e:	6822      	ldr	r2, [r4, #0]
 80035a0:	6993      	ldr	r3, [r2, #24]
 80035a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035a6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80035a8:	6822      	ldr	r2, [r4, #0]
 80035aa:	6993      	ldr	r3, [r2, #24]
 80035ac:	6929      	ldr	r1, [r5, #16]
 80035ae:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80035b2:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80035b4:	2000      	movs	r0, #0
      break;
 80035b6:	e029      	b.n	800360c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80035b8:	6800      	ldr	r0, [r0, #0]
 80035ba:	f7ff fd8b 	bl	80030d4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80035be:	6822      	ldr	r2, [r4, #0]
 80035c0:	69d3      	ldr	r3, [r2, #28]
 80035c2:	f043 0308 	orr.w	r3, r3, #8
 80035c6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035c8:	6822      	ldr	r2, [r4, #0]
 80035ca:	69d3      	ldr	r3, [r2, #28]
 80035cc:	f023 0304 	bic.w	r3, r3, #4
 80035d0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035d2:	6822      	ldr	r2, [r4, #0]
 80035d4:	69d3      	ldr	r3, [r2, #28]
 80035d6:	6929      	ldr	r1, [r5, #16]
 80035d8:	430b      	orrs	r3, r1
 80035da:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80035dc:	2000      	movs	r0, #0
      break;
 80035de:	e015      	b.n	800360c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035e0:	6800      	ldr	r0, [r0, #0]
 80035e2:	f7ff fda3 	bl	800312c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035e6:	6822      	ldr	r2, [r4, #0]
 80035e8:	69d3      	ldr	r3, [r2, #28]
 80035ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035ee:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035f0:	6822      	ldr	r2, [r4, #0]
 80035f2:	69d3      	ldr	r3, [r2, #28]
 80035f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035f8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035fa:	6822      	ldr	r2, [r4, #0]
 80035fc:	69d3      	ldr	r3, [r2, #28]
 80035fe:	6929      	ldr	r1, [r5, #16]
 8003600:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003604:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003606:	2000      	movs	r0, #0
      break;
 8003608:	e000      	b.n	800360c <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 800360a:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800360c:	2300      	movs	r3, #0
 800360e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003612:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8003614:	2002      	movs	r0, #2
 8003616:	e7fc      	b.n	8003612 <HAL_TIM_PWM_ConfigChannel+0xd6>

08003618 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003618:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800361a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800361c:	f424 4c7f 	bic.w	ip, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003620:	430a      	orrs	r2, r1
 8003622:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003626:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800362a:	6082      	str	r2, [r0, #8]
}
 800362c:	bc10      	pop	{r4}
 800362e:	4770      	bx	lr

08003630 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003630:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003634:	2b01      	cmp	r3, #1
 8003636:	f000 80ae 	beq.w	8003796 <HAL_TIM_ConfigClockSource+0x166>
{
 800363a:	b570      	push	{r4, r5, r6, lr}
 800363c:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800363e:	2301      	movs	r3, #1
 8003640:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003644:	2302      	movs	r3, #2
 8003646:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800364a:	6802      	ldr	r2, [r0, #0]
 800364c:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800364e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003652:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003656:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003658:	680b      	ldr	r3, [r1, #0]
 800365a:	2b60      	cmp	r3, #96	; 0x60
 800365c:	d060      	beq.n	8003720 <HAL_TIM_ConfigClockSource+0xf0>
 800365e:	d83d      	bhi.n	80036dc <HAL_TIM_ConfigClockSource+0xac>
 8003660:	2b40      	cmp	r3, #64	; 0x40
 8003662:	d079      	beq.n	8003758 <HAL_TIM_ConfigClockSource+0x128>
 8003664:	d91c      	bls.n	80036a0 <HAL_TIM_ConfigClockSource+0x70>
 8003666:	2b50      	cmp	r3, #80	; 0x50
 8003668:	d136      	bne.n	80036d8 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800366a:	6803      	ldr	r3, [r0, #0]
 800366c:	6848      	ldr	r0, [r1, #4]
 800366e:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8003670:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003672:	6a1a      	ldr	r2, [r3, #32]
 8003674:	f022 0201 	bic.w	r2, r2, #1
 8003678:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800367a:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800367c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003680:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003684:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003688:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800368a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800368c:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800368e:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003690:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003696:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800369a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800369c:	2000      	movs	r0, #0
}
 800369e:	e012      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 80036a0:	2b20      	cmp	r3, #32
 80036a2:	d002      	beq.n	80036aa <HAL_TIM_ConfigClockSource+0x7a>
 80036a4:	d90b      	bls.n	80036be <HAL_TIM_ConfigClockSource+0x8e>
 80036a6:	2b30      	cmp	r3, #48	; 0x30
 80036a8:	d114      	bne.n	80036d4 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036aa:	6821      	ldr	r1, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 80036ac:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80036ae:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036b2:	4313      	orrs	r3, r2
 80036b4:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80036b8:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80036ba:	2000      	movs	r0, #0
}
 80036bc:	e003      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 80036be:	f033 0210 	bics.w	r2, r3, #16
 80036c2:	d0f2      	beq.n	80036aa <HAL_TIM_ConfigClockSource+0x7a>
 80036c4:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 80036c6:	2301      	movs	r3, #1
 80036c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80036cc:	2300      	movs	r3, #0
 80036ce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80036d2:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80036d4:	2001      	movs	r0, #1
 80036d6:	e7f6      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
 80036d8:	2001      	movs	r0, #1
 80036da:	e7f4      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
 80036dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036e0:	d055      	beq.n	800378e <HAL_TIM_ConfigClockSource+0x15e>
 80036e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036e6:	d10c      	bne.n	8003702 <HAL_TIM_ConfigClockSource+0xd2>
      TIM_ETR_SetConfig(htim->Instance,
 80036e8:	68cb      	ldr	r3, [r1, #12]
 80036ea:	684a      	ldr	r2, [r1, #4]
 80036ec:	6889      	ldr	r1, [r1, #8]
 80036ee:	6800      	ldr	r0, [r0, #0]
 80036f0:	f7ff ff92 	bl	8003618 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036f4:	6822      	ldr	r2, [r4, #0]
 80036f6:	6893      	ldr	r3, [r2, #8]
 80036f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036fc:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80036fe:	2000      	movs	r0, #0
      break;
 8003700:	e7e1      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003702:	2b70      	cmp	r3, #112	; 0x70
 8003704:	d145      	bne.n	8003792 <HAL_TIM_ConfigClockSource+0x162>
      TIM_ETR_SetConfig(htim->Instance,
 8003706:	68cb      	ldr	r3, [r1, #12]
 8003708:	684a      	ldr	r2, [r1, #4]
 800370a:	6889      	ldr	r1, [r1, #8]
 800370c:	6800      	ldr	r0, [r0, #0]
 800370e:	f7ff ff83 	bl	8003618 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003712:	6822      	ldr	r2, [r4, #0]
 8003714:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003716:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800371a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800371c:	2000      	movs	r0, #0
      break;
 800371e:	e7d2      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003720:	6803      	ldr	r3, [r0, #0]
 8003722:	684d      	ldr	r5, [r1, #4]
 8003724:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003726:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003728:	6a18      	ldr	r0, [r3, #32]
 800372a:	f020 0010 	bic.w	r0, r0, #16
 800372e:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003730:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003732:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003736:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800373a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800373e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8003742:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003744:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003746:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003748:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800374a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800374e:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8003752:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003754:	2000      	movs	r0, #0
}
 8003756:	e7b6      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003758:	6803      	ldr	r3, [r0, #0]
 800375a:	6848      	ldr	r0, [r1, #4]
 800375c:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800375e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003760:	6a1a      	ldr	r2, [r3, #32]
 8003762:	f022 0201 	bic.w	r2, r2, #1
 8003766:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003768:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800376a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800376e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003772:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003776:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8003778:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800377a:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800377c:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800377e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003780:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003784:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8003788:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800378a:	2000      	movs	r0, #0
}
 800378c:	e79b      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 800378e:	2000      	movs	r0, #0
 8003790:	e799      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003792:	2001      	movs	r0, #1
 8003794:	e797      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 8003796:	2002      	movs	r0, #2
}
 8003798:	4770      	bx	lr
	...

0800379c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800379c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d02b      	beq.n	80037fc <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 80037a4:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80037a6:	2301      	movs	r3, #1
 80037a8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ac:	2302      	movs	r3, #2
 80037ae:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037b2:	6804      	ldr	r4, [r0, #0]
 80037b4:	6863      	ldr	r3, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037b6:	68a2      	ldr	r2, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037bc:	680d      	ldr	r5, [r1, #0]
 80037be:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037c0:	6063      	str	r3, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037c2:	6803      	ldr	r3, [r0, #0]
 80037c4:	4c0e      	ldr	r4, [pc, #56]	; (8003800 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80037c6:	42a3      	cmp	r3, r4
 80037c8:	d00a      	beq.n	80037e0 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80037ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037ce:	d007      	beq.n	80037e0 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80037d0:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 80037d4:	42a3      	cmp	r3, r4
 80037d6:	d003      	beq.n	80037e0 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80037d8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80037dc:	42a3      	cmp	r3, r4
 80037de:	d104      	bne.n	80037ea <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037e4:	6849      	ldr	r1, [r1, #4]
 80037e6:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037ea:	2301      	movs	r3, #1
 80037ec:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037f0:	2300      	movs	r3, #0
 80037f2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80037f6:	4618      	mov	r0, r3
}
 80037f8:	bc30      	pop	{r4, r5}
 80037fa:	4770      	bx	lr
  __HAL_LOCK(htim);
 80037fc:	2002      	movs	r0, #2
}
 80037fe:	4770      	bx	lr
 8003800:	40012c00 	.word	0x40012c00

08003804 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003804:	4770      	bx	lr

08003806 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003806:	4770      	bx	lr

08003808 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003808:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380a:	f102 030c 	add.w	r3, r2, #12
 800380e:	e853 3f00 	ldrex	r3, [r3]
 8003812:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003816:	320c      	adds	r2, #12
 8003818:	e842 3100 	strex	r1, r3, [r2]
 800381c:	2900      	cmp	r1, #0
 800381e:	d1f3      	bne.n	8003808 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003820:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003822:	f102 0314 	add.w	r3, r2, #20
 8003826:	e853 3f00 	ldrex	r3, [r3]
 800382a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800382e:	3214      	adds	r2, #20
 8003830:	e842 3100 	strex	r1, r3, [r2]
 8003834:	2900      	cmp	r1, #0
 8003836:	d1f3      	bne.n	8003820 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003838:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800383a:	2b01      	cmp	r3, #1
 800383c:	d005      	beq.n	800384a <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800383e:	2320      	movs	r3, #32
 8003840:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003844:	2300      	movs	r3, #0
 8003846:	6303      	str	r3, [r0, #48]	; 0x30
}
 8003848:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800384a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800384c:	f102 030c 	add.w	r3, r2, #12
 8003850:	e853 3f00 	ldrex	r3, [r3]
 8003854:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003858:	320c      	adds	r2, #12
 800385a:	e842 3100 	strex	r1, r3, [r2]
 800385e:	2900      	cmp	r1, #0
 8003860:	d1f3      	bne.n	800384a <UART_EndRxTransfer+0x42>
 8003862:	e7ec      	b.n	800383e <UART_EndRxTransfer+0x36>

08003864 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003864:	b510      	push	{r4, lr}
 8003866:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003868:	6802      	ldr	r2, [r0, #0]
 800386a:	6913      	ldr	r3, [r2, #16]
 800386c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003870:	68c1      	ldr	r1, [r0, #12]
 8003872:	430b      	orrs	r3, r1
 8003874:	6113      	str	r3, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  MODIFY_REG(huart->Instance->CR1,
 8003876:	6801      	ldr	r1, [r0, #0]
 8003878:	68ca      	ldr	r2, [r1, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800387a:	6883      	ldr	r3, [r0, #8]
 800387c:	6900      	ldr	r0, [r0, #16]
 800387e:	4303      	orrs	r3, r0
 8003880:	6960      	ldr	r0, [r4, #20]
 8003882:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8003884:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8003888:	f022 020c 	bic.w	r2, r2, #12
 800388c:	4313      	orrs	r3, r2
 800388e:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003890:	6822      	ldr	r2, [r4, #0]
 8003892:	6953      	ldr	r3, [r2, #20]
 8003894:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003898:	69a1      	ldr	r1, [r4, #24]
 800389a:	430b      	orrs	r3, r1
 800389c:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 800389e:	6822      	ldr	r2, [r4, #0]
 80038a0:	4b11      	ldr	r3, [pc, #68]	; (80038e8 <UART_SetConfig+0x84>)
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d01b      	beq.n	80038de <UART_SetConfig+0x7a>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80038a6:	f7ff fb1f 	bl	8002ee8 <HAL_RCC_GetPCLK1Freq>
 80038aa:	4603      	mov	r3, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80038b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80038b4:	6862      	ldr	r2, [r4, #4]
 80038b6:	0092      	lsls	r2, r2, #2
 80038b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80038bc:	6820      	ldr	r0, [r4, #0]
 80038be:	490b      	ldr	r1, [pc, #44]	; (80038ec <UART_SetConfig+0x88>)
 80038c0:	fba1 4203 	umull	r4, r2, r1, r3
 80038c4:	0952      	lsrs	r2, r2, #5
 80038c6:	2464      	movs	r4, #100	; 0x64
 80038c8:	fb04 3312 	mls	r3, r4, r2, r3
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	3332      	adds	r3, #50	; 0x32
 80038d0:	fba1 1303 	umull	r1, r3, r1, r3
 80038d4:	0112      	lsls	r2, r2, #4
 80038d6:	eb02 1353 	add.w	r3, r2, r3, lsr #5
 80038da:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 80038dc:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 80038de:	f7ff fb13 	bl	8002f08 <HAL_RCC_GetPCLK2Freq>
 80038e2:	4603      	mov	r3, r0
 80038e4:	e7e2      	b.n	80038ac <UART_SetConfig+0x48>
 80038e6:	bf00      	nop
 80038e8:	40013800 	.word	0x40013800
 80038ec:	51eb851f 	.word	0x51eb851f

080038f0 <HAL_UART_Init>:
  if (huart == NULL)
 80038f0:	b360      	cbz	r0, 800394c <HAL_UART_Init+0x5c>
{
 80038f2:	b510      	push	{r4, lr}
 80038f4:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80038f6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80038fa:	b313      	cbz	r3, 8003942 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 80038fc:	2324      	movs	r3, #36	; 0x24
 80038fe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UART_DISABLE(huart);
 8003902:	6822      	ldr	r2, [r4, #0]
 8003904:	68d3      	ldr	r3, [r2, #12]
 8003906:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800390a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800390c:	4620      	mov	r0, r4
 800390e:	f7ff ffa9 	bl	8003864 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003912:	6822      	ldr	r2, [r4, #0]
 8003914:	6913      	ldr	r3, [r2, #16]
 8003916:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800391a:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800391c:	6822      	ldr	r2, [r4, #0]
 800391e:	6953      	ldr	r3, [r2, #20]
 8003920:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8003924:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8003926:	6822      	ldr	r2, [r4, #0]
 8003928:	68d3      	ldr	r3, [r2, #12]
 800392a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800392e:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003930:	2000      	movs	r0, #0
 8003932:	6460      	str	r0, [r4, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003934:	2320      	movs	r3, #32
 8003936:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800393a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800393e:	6360      	str	r0, [r4, #52]	; 0x34
}
 8003940:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003942:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_UART_MspInit(huart);
 8003946:	f7fd ffa3 	bl	8001890 <HAL_UART_MspInit>
 800394a:	e7d7      	b.n	80038fc <HAL_UART_Init+0xc>
    return HAL_ERROR;
 800394c:	2001      	movs	r0, #1
}
 800394e:	4770      	bx	lr

08003950 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8003950:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b20      	cmp	r3, #32
 8003958:	d110      	bne.n	800397c <HAL_UART_Transmit_IT+0x2c>
    if ((pData == NULL) || (Size == 0U))
 800395a:	b189      	cbz	r1, 8003980 <HAL_UART_Transmit_IT+0x30>
 800395c:	b192      	cbz	r2, 8003984 <HAL_UART_Transmit_IT+0x34>
    huart->pTxBuffPtr = pData;
 800395e:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 8003960:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 8003962:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003964:	2300      	movs	r3, #0
 8003966:	6443      	str	r3, [r0, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003968:	2221      	movs	r2, #33	; 0x21
 800396a:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800396e:	6801      	ldr	r1, [r0, #0]
 8003970:	68ca      	ldr	r2, [r1, #12]
 8003972:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003976:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8003978:	4618      	mov	r0, r3
 800397a:	4770      	bx	lr
    return HAL_BUSY;
 800397c:	2002      	movs	r0, #2
 800397e:	4770      	bx	lr
      return HAL_ERROR;
 8003980:	2001      	movs	r0, #1
 8003982:	4770      	bx	lr
 8003984:	2001      	movs	r0, #1
}
 8003986:	4770      	bx	lr

08003988 <HAL_UART_ErrorCallback>:
}
 8003988:	4770      	bx	lr

0800398a <UART_DMAAbortOnError>:
{
 800398a:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800398c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800398e:	2300      	movs	r3, #0
 8003990:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003992:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003994:	f7ff fff8 	bl	8003988 <HAL_UART_ErrorCallback>
}
 8003998:	bd08      	pop	{r3, pc}

0800399a <HAL_UART_AbortReceiveCpltCallback>:
}
 800399a:	4770      	bx	lr

0800399c <HAL_UART_AbortReceive_IT>:
{
 800399c:	b510      	push	{r4, lr}
 800399e:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039a0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a2:	f102 030c 	add.w	r3, r2, #12
 80039a6:	e853 3f00 	ldrex	r3, [r3]
 80039aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ae:	320c      	adds	r2, #12
 80039b0:	e842 3100 	strex	r1, r3, [r2]
 80039b4:	2900      	cmp	r1, #0
 80039b6:	d1f3      	bne.n	80039a0 <HAL_UART_AbortReceive_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039b8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ba:	f102 0314 	add.w	r3, r2, #20
 80039be:	e853 3f00 	ldrex	r3, [r3]
 80039c2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c6:	3214      	adds	r2, #20
 80039c8:	e842 3100 	strex	r1, r3, [r2]
 80039cc:	2900      	cmp	r1, #0
 80039ce:	d1f3      	bne.n	80039b8 <HAL_UART_AbortReceive_IT+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039d0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d01c      	beq.n	8003a10 <HAL_UART_AbortReceive_IT+0x74>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039d6:	6823      	ldr	r3, [r4, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	f013 0f40 	tst.w	r3, #64	; 0x40
 80039de:	d02e      	beq.n	8003a3e <HAL_UART_AbortReceive_IT+0xa2>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039e0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e2:	f102 0314 	add.w	r3, r2, #20
 80039e6:	e853 3f00 	ldrex	r3, [r3]
 80039ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ee:	3214      	adds	r2, #20
 80039f0:	e842 3100 	strex	r1, r3, [r2]
 80039f4:	2900      	cmp	r1, #0
 80039f6:	d1f3      	bne.n	80039e0 <HAL_UART_AbortReceive_IT+0x44>
    if (huart->hdmarx != NULL)
 80039f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80039fa:	b1b3      	cbz	r3, 8003a2a <HAL_UART_AbortReceive_IT+0x8e>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80039fc:	4a15      	ldr	r2, [pc, #84]	; (8003a54 <HAL_UART_AbortReceive_IT+0xb8>)
 80039fe:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a00:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003a02:	f7fe fbf9 	bl	80021f8 <HAL_DMA_Abort_IT>
 8003a06:	b318      	cbz	r0, 8003a50 <HAL_UART_AbortReceive_IT+0xb4>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a08:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003a0a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003a0c:	4798      	blx	r3
 8003a0e:	e01f      	b.n	8003a50 <HAL_UART_AbortReceive_IT+0xb4>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003a10:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a12:	f102 030c 	add.w	r3, r2, #12
 8003a16:	e853 3f00 	ldrex	r3, [r3]
 8003a1a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a1e:	320c      	adds	r2, #12
 8003a20:	e842 3100 	strex	r1, r3, [r2]
 8003a24:	2900      	cmp	r1, #0
 8003a26:	d1f3      	bne.n	8003a10 <HAL_UART_AbortReceive_IT+0x74>
 8003a28:	e7d5      	b.n	80039d6 <HAL_UART_AbortReceive_IT+0x3a>
      huart->RxXferCount = 0x00U;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	85e3      	strh	r3, [r4, #46]	; 0x2e
      huart->RxState = HAL_UART_STATE_READY;
 8003a2e:	2220      	movs	r2, #32
 8003a30:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a34:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_UART_AbortReceiveCpltCallback(huart);
 8003a36:	4620      	mov	r0, r4
 8003a38:	f7ff ffaf 	bl	800399a <HAL_UART_AbortReceiveCpltCallback>
 8003a3c:	e008      	b.n	8003a50 <HAL_UART_AbortReceive_IT+0xb4>
    huart->RxXferCount = 0x00U;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	85e3      	strh	r3, [r4, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 8003a42:	2220      	movs	r2, #32
 8003a44:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a48:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_UART_AbortReceiveCpltCallback(huart);
 8003a4a:	4620      	mov	r0, r4
 8003a4c:	f7ff ffa5 	bl	800399a <HAL_UART_AbortReceiveCpltCallback>
}
 8003a50:	2000      	movs	r0, #0
 8003a52:	bd10      	pop	{r4, pc}
 8003a54:	08003a59 	.word	0x08003a59

08003a58 <UART_DMARxOnlyAbortCallback>:
{
 8003a58:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a5a:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 8003a60:	2220      	movs	r2, #32
 8003a62:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a66:	6303      	str	r3, [r0, #48]	; 0x30
  HAL_UART_AbortReceiveCpltCallback(huart);
 8003a68:	f7ff ff97 	bl	800399a <HAL_UART_AbortReceiveCpltCallback>
}
 8003a6c:	bd08      	pop	{r3, pc}

08003a6e <HAL_UARTEx_RxEventCallback>:
}
 8003a6e:	4770      	bx	lr

08003a70 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003a70:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b22      	cmp	r3, #34	; 0x22
 8003a78:	d11e      	bne.n	8003ab8 <UART_Receive_IT+0x48>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a7a:	6883      	ldr	r3, [r0, #8]
 8003a7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a80:	d006      	beq.n	8003a90 <UART_Receive_IT+0x20>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003a82:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003a84:	b183      	cbz	r3, 8003aa8 <UART_Receive_IT+0x38>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a86:	6803      	ldr	r3, [r0, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a8e:	e01b      	b.n	8003ac8 <UART_Receive_IT+0x58>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a90:	6903      	ldr	r3, [r0, #16]
 8003a92:	b9ab      	cbnz	r3, 8003ac0 <UART_Receive_IT+0x50>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003a94:	6a82      	ldr	r2, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003a96:	6803      	ldr	r3, [r0, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a9e:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8003aa0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003aa2:	3302      	adds	r3, #2
 8003aa4:	6283      	str	r3, [r0, #40]	; 0x28
 8003aa6:	e013      	b.n	8003ad0 <UART_Receive_IT+0x60>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003aa8:	6903      	ldr	r3, [r0, #16]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1eb      	bne.n	8003a86 <UART_Receive_IT+0x16>
 8003aae:	e008      	b.n	8003ac2 <UART_Receive_IT+0x52>
        HAL_UART_RxCpltCallback(huart);
 8003ab0:	f001 f8c8 	bl	8004c44 <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	e048      	b.n	8003b4a <UART_Receive_IT+0xda>
    return HAL_BUSY;
 8003ab8:	2002      	movs	r0, #2
 8003aba:	4770      	bx	lr
    return HAL_OK;
 8003abc:	2000      	movs	r0, #0
}
 8003abe:	4770      	bx	lr
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003ac0:	6a82      	ldr	r2, [r0, #40]	; 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003ac2:	6803      	ldr	r3, [r0, #0]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8003aca:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003acc:	3301      	adds	r3, #1
 8003ace:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8003ad0:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1ef      	bne.n	8003abc <UART_Receive_IT+0x4c>
{
 8003adc:	b500      	push	{lr}
 8003ade:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003ae0:	6802      	ldr	r2, [r0, #0]
 8003ae2:	68d3      	ldr	r3, [r2, #12]
 8003ae4:	f023 0320 	bic.w	r3, r3, #32
 8003ae8:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003aea:	6802      	ldr	r2, [r0, #0]
 8003aec:	68d3      	ldr	r3, [r2, #12]
 8003aee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003af2:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003af4:	6802      	ldr	r2, [r0, #0]
 8003af6:	6953      	ldr	r3, [r2, #20]
 8003af8:	f023 0301 	bic.w	r3, r3, #1
 8003afc:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003afe:	2320      	movs	r3, #32
 8003b00:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b04:	2300      	movs	r3, #0
 8003b06:	6343      	str	r3, [r0, #52]	; 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b08:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d1d0      	bne.n	8003ab0 <UART_Receive_IT+0x40>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	6303      	str	r3, [r0, #48]	; 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b12:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b14:	f102 030c 	add.w	r3, r2, #12
 8003b18:	e853 3f00 	ldrex	r3, [r3]
 8003b1c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b20:	320c      	adds	r2, #12
 8003b22:	e842 3100 	strex	r1, r3, [r2]
 8003b26:	2900      	cmp	r1, #0
 8003b28:	d1f3      	bne.n	8003b12 <UART_Receive_IT+0xa2>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003b2a:	6803      	ldr	r3, [r0, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	f012 0f10 	tst.w	r2, #16
 8003b32:	d006      	beq.n	8003b42 <UART_Receive_IT+0xd2>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b34:	2200      	movs	r2, #0
 8003b36:	9201      	str	r2, [sp, #4]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	9201      	str	r2, [sp, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	9301      	str	r3, [sp, #4]
 8003b40:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b42:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003b44:	f7ff ff93 	bl	8003a6e <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 8003b48:	2000      	movs	r0, #0
}
 8003b4a:	b003      	add	sp, #12
 8003b4c:	f85d fb04 	ldr.w	pc, [sp], #4

08003b50 <HAL_UART_IRQHandler>:
{
 8003b50:	b510      	push	{r4, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b56:	6802      	ldr	r2, [r0, #0]
 8003b58:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b5a:	68d1      	ldr	r1, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b5c:	6950      	ldr	r0, [r2, #20]
  if (errorflags == RESET)
 8003b5e:	f013 0f0f 	tst.w	r3, #15
 8003b62:	d109      	bne.n	8003b78 <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b64:	f013 0f20 	tst.w	r3, #32
 8003b68:	d00d      	beq.n	8003b86 <HAL_UART_IRQHandler+0x36>
 8003b6a:	f011 0f20 	tst.w	r1, #32
 8003b6e:	d00a      	beq.n	8003b86 <HAL_UART_IRQHandler+0x36>
      UART_Receive_IT(huart);
 8003b70:	4620      	mov	r0, r4
 8003b72:	f7ff ff7d 	bl	8003a70 <UART_Receive_IT>
      return;
 8003b76:	e017      	b.n	8003ba8 <HAL_UART_IRQHandler+0x58>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003b78:	f000 0001 	and.w	r0, r0, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b7c:	f401 7c90 	and.w	ip, r1, #288	; 0x120
 8003b80:	ea5c 0c00 	orrs.w	ip, ip, r0
 8003b84:	d112      	bne.n	8003bac <HAL_UART_IRQHandler+0x5c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b86:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003b88:	2801      	cmp	r0, #1
 8003b8a:	d07f      	beq.n	8003c8c <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003b8c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003b90:	d003      	beq.n	8003b9a <HAL_UART_IRQHandler+0x4a>
 8003b92:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003b96:	f040 8119 	bne.w	8003dcc <HAL_UART_IRQHandler+0x27c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b9a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003b9e:	d003      	beq.n	8003ba8 <HAL_UART_IRQHandler+0x58>
 8003ba0:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003ba4:	f040 813f 	bne.w	8003e26 <HAL_UART_IRQHandler+0x2d6>
}
 8003ba8:	b002      	add	sp, #8
 8003baa:	bd10      	pop	{r4, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003bac:	f013 0f01 	tst.w	r3, #1
 8003bb0:	d006      	beq.n	8003bc0 <HAL_UART_IRQHandler+0x70>
 8003bb2:	f411 7f80 	tst.w	r1, #256	; 0x100
 8003bb6:	d003      	beq.n	8003bc0 <HAL_UART_IRQHandler+0x70>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003bb8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003bba:	f042 0201 	orr.w	r2, r2, #1
 8003bbe:	6462      	str	r2, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bc0:	f013 0f04 	tst.w	r3, #4
 8003bc4:	d02f      	beq.n	8003c26 <HAL_UART_IRQHandler+0xd6>
 8003bc6:	b158      	cbz	r0, 8003be0 <HAL_UART_IRQHandler+0x90>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003bc8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003bca:	f042 0202 	orr.w	r2, r2, #2
 8003bce:	6462      	str	r2, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bd0:	f013 0f02 	tst.w	r3, #2
 8003bd4:	f000 8132 	beq.w	8003e3c <HAL_UART_IRQHandler+0x2ec>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003bd8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003bda:	f042 0204 	orr.w	r2, r2, #4
 8003bde:	6462      	str	r2, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003be0:	f013 0f08 	tst.w	r3, #8
 8003be4:	d007      	beq.n	8003bf6 <HAL_UART_IRQHandler+0xa6>
 8003be6:	f001 0220 	and.w	r2, r1, #32
 8003bea:	4302      	orrs	r2, r0
 8003bec:	d003      	beq.n	8003bf6 <HAL_UART_IRQHandler+0xa6>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bee:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003bf0:	f042 0208 	orr.w	r2, r2, #8
 8003bf4:	6462      	str	r2, [r4, #68]	; 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bf6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003bf8:	2a00      	cmp	r2, #0
 8003bfa:	d0d5      	beq.n	8003ba8 <HAL_UART_IRQHandler+0x58>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bfc:	f013 0f20 	tst.w	r3, #32
 8003c00:	d002      	beq.n	8003c08 <HAL_UART_IRQHandler+0xb8>
 8003c02:	f011 0f20 	tst.w	r1, #32
 8003c06:	d114      	bne.n	8003c32 <HAL_UART_IRQHandler+0xe2>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c08:	6823      	ldr	r3, [r4, #0]
 8003c0a:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c0c:	6c63      	ldr	r3, [r4, #68]	; 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c0e:	f002 0240 	and.w	r2, r2, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c12:	f003 0308 	and.w	r3, r3, #8
 8003c16:	4313      	orrs	r3, r2
 8003c18:	d10f      	bne.n	8003c3a <HAL_UART_IRQHandler+0xea>
        HAL_UART_ErrorCallback(huart);
 8003c1a:	4620      	mov	r0, r4
 8003c1c:	f7ff feb4 	bl	8003988 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c20:	2300      	movs	r3, #0
 8003c22:	6463      	str	r3, [r4, #68]	; 0x44
 8003c24:	e7c0      	b.n	8003ba8 <HAL_UART_IRQHandler+0x58>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c26:	f013 0f02 	tst.w	r3, #2
 8003c2a:	d0d9      	beq.n	8003be0 <HAL_UART_IRQHandler+0x90>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	d0d7      	beq.n	8003be0 <HAL_UART_IRQHandler+0x90>
 8003c30:	e7d2      	b.n	8003bd8 <HAL_UART_IRQHandler+0x88>
        UART_Receive_IT(huart);
 8003c32:	4620      	mov	r0, r4
 8003c34:	f7ff ff1c 	bl	8003a70 <UART_Receive_IT>
 8003c38:	e7e6      	b.n	8003c08 <HAL_UART_IRQHandler+0xb8>
        UART_EndRxTransfer(huart);
 8003c3a:	4620      	mov	r0, r4
 8003c3c:	f7ff fde4 	bl	8003808 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c40:	6823      	ldr	r3, [r4, #0]
 8003c42:	695b      	ldr	r3, [r3, #20]
 8003c44:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003c48:	d01c      	beq.n	8003c84 <HAL_UART_IRQHandler+0x134>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c4a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c4c:	f102 0314 	add.w	r3, r2, #20
 8003c50:	e853 3f00 	ldrex	r3, [r3]
 8003c54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c58:	3214      	adds	r2, #20
 8003c5a:	e842 3100 	strex	r1, r3, [r2]
 8003c5e:	2900      	cmp	r1, #0
 8003c60:	d1f3      	bne.n	8003c4a <HAL_UART_IRQHandler+0xfa>
          if (huart->hdmarx != NULL)
 8003c62:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003c64:	b153      	cbz	r3, 8003c7c <HAL_UART_IRQHandler+0x12c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c66:	4a78      	ldr	r2, [pc, #480]	; (8003e48 <HAL_UART_IRQHandler+0x2f8>)
 8003c68:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c6a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003c6c:	f7fe fac4 	bl	80021f8 <HAL_DMA_Abort_IT>
 8003c70:	2800      	cmp	r0, #0
 8003c72:	d099      	beq.n	8003ba8 <HAL_UART_IRQHandler+0x58>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c74:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003c76:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003c78:	4798      	blx	r3
 8003c7a:	e795      	b.n	8003ba8 <HAL_UART_IRQHandler+0x58>
            HAL_UART_ErrorCallback(huart);
 8003c7c:	4620      	mov	r0, r4
 8003c7e:	f7ff fe83 	bl	8003988 <HAL_UART_ErrorCallback>
 8003c82:	e791      	b.n	8003ba8 <HAL_UART_IRQHandler+0x58>
          HAL_UART_ErrorCallback(huart);
 8003c84:	4620      	mov	r0, r4
 8003c86:	f7ff fe7f 	bl	8003988 <HAL_UART_ErrorCallback>
 8003c8a:	e78d      	b.n	8003ba8 <HAL_UART_IRQHandler+0x58>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003c8c:	f013 0f10 	tst.w	r3, #16
 8003c90:	f43f af7c 	beq.w	8003b8c <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c94:	f011 0f10 	tst.w	r1, #16
 8003c98:	f43f af78 	beq.w	8003b8c <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	9301      	str	r3, [sp, #4]
 8003ca0:	6813      	ldr	r3, [r2, #0]
 8003ca2:	9301      	str	r3, [sp, #4]
 8003ca4:	6853      	ldr	r3, [r2, #4]
 8003ca6:	9301      	str	r3, [sp, #4]
 8003ca8:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003caa:	6953      	ldr	r3, [r2, #20]
 8003cac:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003cb0:	d050      	beq.n	8003d54 <HAL_UART_IRQHandler+0x204>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003cb2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003cb4:	6813      	ldr	r3, [r2, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f43f af74 	beq.w	8003ba8 <HAL_UART_IRQHandler+0x58>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003cc0:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8003cc2:	4299      	cmp	r1, r3
 8003cc4:	f67f af70 	bls.w	8003ba8 <HAL_UART_IRQHandler+0x58>
        huart->RxXferCount = nb_remaining_rx_data;
 8003cc8:	85e3      	strh	r3, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003cca:	6993      	ldr	r3, [r2, #24]
 8003ccc:	2b20      	cmp	r3, #32
 8003cce:	d037      	beq.n	8003d40 <HAL_UART_IRQHandler+0x1f0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003cd0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd2:	f102 030c 	add.w	r3, r2, #12
 8003cd6:	e853 3f00 	ldrex	r3, [r3]
 8003cda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cde:	320c      	adds	r2, #12
 8003ce0:	e842 3100 	strex	r1, r3, [r2]
 8003ce4:	2900      	cmp	r1, #0
 8003ce6:	d1f3      	bne.n	8003cd0 <HAL_UART_IRQHandler+0x180>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ce8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cea:	f102 0314 	add.w	r3, r2, #20
 8003cee:	e853 3f00 	ldrex	r3, [r3]
 8003cf2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf6:	3214      	adds	r2, #20
 8003cf8:	e842 3100 	strex	r1, r3, [r2]
 8003cfc:	2900      	cmp	r1, #0
 8003cfe:	d1f3      	bne.n	8003ce8 <HAL_UART_IRQHandler+0x198>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d00:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d02:	f102 0314 	add.w	r3, r2, #20
 8003d06:	e853 3f00 	ldrex	r3, [r3]
 8003d0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d0e:	3214      	adds	r2, #20
 8003d10:	e842 3100 	strex	r1, r3, [r2]
 8003d14:	2900      	cmp	r1, #0
 8003d16:	d1f3      	bne.n	8003d00 <HAL_UART_IRQHandler+0x1b0>
          huart->RxState = HAL_UART_STATE_READY;
 8003d18:	2320      	movs	r3, #32
 8003d1a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	6323      	str	r3, [r4, #48]	; 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d22:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d24:	f102 030c 	add.w	r3, r2, #12
 8003d28:	e853 3f00 	ldrex	r3, [r3]
 8003d2c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d30:	320c      	adds	r2, #12
 8003d32:	e842 3100 	strex	r1, r3, [r2]
 8003d36:	2900      	cmp	r1, #0
 8003d38:	d1f3      	bne.n	8003d22 <HAL_UART_IRQHandler+0x1d2>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d3a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003d3c:	f7fe fa39 	bl	80021b2 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d40:	2302      	movs	r3, #2
 8003d42:	6363      	str	r3, [r4, #52]	; 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d44:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8003d46:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8003d48:	1ac9      	subs	r1, r1, r3
 8003d4a:	b289      	uxth	r1, r1
 8003d4c:	4620      	mov	r0, r4
 8003d4e:	f7ff fe8e 	bl	8003a6e <HAL_UARTEx_RxEventCallback>
 8003d52:	e729      	b.n	8003ba8 <HAL_UART_IRQHandler+0x58>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d54:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8003d56:	b29a      	uxth	r2, r3
      if ((huart->RxXferCount > 0U)
 8003d58:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	f43f af23 	beq.w	8003ba8 <HAL_UART_IRQHandler+0x58>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d62:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 8003d64:	1a9b      	subs	r3, r3, r2
 8003d66:	b299      	uxth	r1, r3
          && (nb_rx_data > 0U))
 8003d68:	2900      	cmp	r1, #0
 8003d6a:	f43f af1d 	beq.w	8003ba8 <HAL_UART_IRQHandler+0x58>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d6e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d70:	f102 030c 	add.w	r3, r2, #12
 8003d74:	e853 3f00 	ldrex	r3, [r3]
 8003d78:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7c:	320c      	adds	r2, #12
 8003d7e:	e842 3000 	strex	r0, r3, [r2]
 8003d82:	2800      	cmp	r0, #0
 8003d84:	d1f3      	bne.n	8003d6e <HAL_UART_IRQHandler+0x21e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d86:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d88:	f102 0314 	add.w	r3, r2, #20
 8003d8c:	e853 3f00 	ldrex	r3, [r3]
 8003d90:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d94:	3214      	adds	r2, #20
 8003d96:	e842 3000 	strex	r0, r3, [r2]
 8003d9a:	2800      	cmp	r0, #0
 8003d9c:	d1f3      	bne.n	8003d86 <HAL_UART_IRQHandler+0x236>
        huart->RxState = HAL_UART_STATE_READY;
 8003d9e:	2320      	movs	r3, #32
 8003da0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003da4:	2300      	movs	r3, #0
 8003da6:	6323      	str	r3, [r4, #48]	; 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003da8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003daa:	f102 030c 	add.w	r3, r2, #12
 8003dae:	e853 3f00 	ldrex	r3, [r3]
 8003db2:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db6:	320c      	adds	r2, #12
 8003db8:	e842 3000 	strex	r0, r3, [r2]
 8003dbc:	2800      	cmp	r0, #0
 8003dbe:	d1f3      	bne.n	8003da8 <HAL_UART_IRQHandler+0x258>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003dc0:	2302      	movs	r3, #2
 8003dc2:	6363      	str	r3, [r4, #52]	; 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003dc4:	4620      	mov	r0, r4
 8003dc6:	f7ff fe52 	bl	8003a6e <HAL_UARTEx_RxEventCallback>
 8003dca:	e6ed      	b.n	8003ba8 <HAL_UART_IRQHandler+0x58>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003dcc:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b21      	cmp	r3, #33	; 0x21
 8003dd4:	f47f aee8 	bne.w	8003ba8 <HAL_UART_IRQHandler+0x58>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dd8:	68a3      	ldr	r3, [r4, #8]
 8003dda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dde:	d016      	beq.n	8003e0e <HAL_UART_IRQHandler+0x2be>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003de0:	6a23      	ldr	r3, [r4, #32]
 8003de2:	1c59      	adds	r1, r3, #1
 8003de4:	6221      	str	r1, [r4, #32]
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	6053      	str	r3, [r2, #4]
    if (--huart->TxXferCount == 0U)
 8003dea:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	84e3      	strh	r3, [r4, #38]	; 0x26
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f47f aed8 	bne.w	8003ba8 <HAL_UART_IRQHandler+0x58>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003df8:	6822      	ldr	r2, [r4, #0]
 8003dfa:	68d3      	ldr	r3, [r2, #12]
 8003dfc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e00:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003e02:	6822      	ldr	r2, [r4, #0]
 8003e04:	68d3      	ldr	r3, [r2, #12]
 8003e06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e0a:	60d3      	str	r3, [r2, #12]
 8003e0c:	e6cc      	b.n	8003ba8 <HAL_UART_IRQHandler+0x58>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e0e:	6923      	ldr	r3, [r4, #16]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1e5      	bne.n	8003de0 <HAL_UART_IRQHandler+0x290>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e14:	6a23      	ldr	r3, [r4, #32]
 8003e16:	881b      	ldrh	r3, [r3, #0]
 8003e18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e1c:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 8003e1e:	6a23      	ldr	r3, [r4, #32]
 8003e20:	3302      	adds	r3, #2
 8003e22:	6223      	str	r3, [r4, #32]
 8003e24:	e7e1      	b.n	8003dea <HAL_UART_IRQHandler+0x29a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003e26:	68d3      	ldr	r3, [r2, #12]
 8003e28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e2c:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003e2e:	2320      	movs	r3, #32
 8003e30:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  HAL_UART_TxCpltCallback(huart);
 8003e34:	4620      	mov	r0, r4
 8003e36:	f000 fed1 	bl	8004bdc <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8003e3a:	e6b5      	b.n	8003ba8 <HAL_UART_IRQHandler+0x58>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003e3c:	f013 0f08 	tst.w	r3, #8
 8003e40:	f47f aed5 	bne.w	8003bee <HAL_UART_IRQHandler+0x9e>
 8003e44:	e6d7      	b.n	8003bf6 <HAL_UART_IRQHandler+0xa6>
 8003e46:	bf00      	nop
 8003e48:	0800398b 	.word	0x0800398b

08003e4c <HAL_HalfDuplex_EnableTransmitter>:
  __HAL_LOCK(huart);
 8003e4c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d014      	beq.n	8003e7e <HAL_HalfDuplex_EnableTransmitter+0x32>
 8003e54:	2301      	movs	r3, #1
 8003e56:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 8003e5a:	2324      	movs	r3, #36	; 0x24
 8003e5c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  tmpreg = huart->Instance->CR1;
 8003e60:	6802      	ldr	r2, [r0, #0]
 8003e62:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8003e64:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_TE;
 8003e68:	f043 0308 	orr.w	r3, r3, #8
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8003e6c:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003e6e:	2320      	movs	r3, #32
 8003e70:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_UNLOCK(huart);
 8003e74:	2300      	movs	r3, #0
 8003e76:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	4770      	bx	lr
  __HAL_LOCK(huart);
 8003e7e:	2002      	movs	r0, #2
}
 8003e80:	4770      	bx	lr

08003e82 <HAL_HalfDuplex_EnableReceiver>:
  __HAL_LOCK(huart);
 8003e82:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d014      	beq.n	8003eb4 <HAL_HalfDuplex_EnableReceiver+0x32>
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 8003e90:	2324      	movs	r3, #36	; 0x24
 8003e92:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  tmpreg = huart->Instance->CR1;
 8003e96:	6802      	ldr	r2, [r0, #0]
 8003e98:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8003e9a:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_RE;
 8003e9e:	f043 0304 	orr.w	r3, r3, #4
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8003ea2:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003ea4:	2320      	movs	r3, #32
 8003ea6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_UNLOCK(huart);
 8003eaa:	2300      	movs	r3, #0
 8003eac:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	4770      	bx	lr
  __HAL_LOCK(huart);
 8003eb4:	2002      	movs	r0, #2
}
 8003eb6:	4770      	bx	lr

08003eb8 <UART_Start_Receive_IT>:
  huart->pRxBuffPtr = pData;
 8003eb8:	6281      	str	r1, [r0, #40]	; 0x28
  huart->RxXferSize = Size;
 8003eba:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003ebc:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	6443      	str	r3, [r0, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ec2:	2322      	movs	r3, #34	; 0x22
 8003ec4:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003ec8:	6903      	ldr	r3, [r0, #16]
 8003eca:	b123      	cbz	r3, 8003ed6 <UART_Start_Receive_IT+0x1e>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ecc:	6802      	ldr	r2, [r0, #0]
 8003ece:	68d3      	ldr	r3, [r2, #12]
 8003ed0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ed4:	60d3      	str	r3, [r2, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003ed6:	6802      	ldr	r2, [r0, #0]
 8003ed8:	6953      	ldr	r3, [r2, #20]
 8003eda:	f043 0301 	orr.w	r3, r3, #1
 8003ede:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003ee0:	6802      	ldr	r2, [r0, #0]
 8003ee2:	68d3      	ldr	r3, [r2, #12]
 8003ee4:	f043 0320 	orr.w	r3, r3, #32
 8003ee8:	60d3      	str	r3, [r2, #12]
}
 8003eea:	2000      	movs	r0, #0
 8003eec:	4770      	bx	lr

08003eee <HAL_UART_Receive_IT>:
{
 8003eee:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ef0:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b20      	cmp	r3, #32
 8003ef8:	d108      	bne.n	8003f0c <HAL_UART_Receive_IT+0x1e>
    if ((pData == NULL) || (Size == 0U))
 8003efa:	b149      	cbz	r1, 8003f10 <HAL_UART_Receive_IT+0x22>
 8003efc:	b90a      	cbnz	r2, 8003f02 <HAL_UART_Receive_IT+0x14>
      return HAL_ERROR;
 8003efe:	2001      	movs	r0, #1
}
 8003f00:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f02:	2300      	movs	r3, #0
 8003f04:	6303      	str	r3, [r0, #48]	; 0x30
    return (UART_Start_Receive_IT(huart, pData, Size));
 8003f06:	f7ff ffd7 	bl	8003eb8 <UART_Start_Receive_IT>
 8003f0a:	e7f9      	b.n	8003f00 <HAL_UART_Receive_IT+0x12>
    return HAL_BUSY;
 8003f0c:	2002      	movs	r0, #2
 8003f0e:	e7f7      	b.n	8003f00 <HAL_UART_Receive_IT+0x12>
      return HAL_ERROR;
 8003f10:	2001      	movs	r0, #1
 8003f12:	e7f5      	b.n	8003f00 <HAL_UART_Receive_IT+0x12>

08003f14 <eMBMasterInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBMasterInit( eMBMode eMode, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8003f14:	b510      	push	{r4, lr}
    eMBErrorCode    eStatus = MB_ENOERR;

    switch (eMode)
 8003f16:	b110      	cbz	r0, 8003f1e <eMBMasterInit+0xa>

        eStatus = eMBMasterASCIIInit(ucPort, ulBaudRate, eParity );
        break;
#endif
    default:
        eStatus = MB_EINVAL;
 8003f18:	2402      	movs	r4, #2
        }
        /* initialize the OS resource for modbus master. */
        vMBMasterOsResInit();
    }
    return eStatus;
}
 8003f1a:	4620      	mov	r0, r4
 8003f1c:	bd10      	pop	{r4, pc}
 8003f1e:	460c      	mov	r4, r1
 8003f20:	4611      	mov	r1, r2
        pvMBMasterFrameStartCur = eMBMasterRTUStart;
 8003f22:	4a15      	ldr	r2, [pc, #84]	; (8003f78 <eMBMasterInit+0x64>)
 8003f24:	4815      	ldr	r0, [pc, #84]	; (8003f7c <eMBMasterInit+0x68>)
 8003f26:	6010      	str	r0, [r2, #0]
        pvMBMasterFrameStopCur = eMBMasterRTUStop;
 8003f28:	4a15      	ldr	r2, [pc, #84]	; (8003f80 <eMBMasterInit+0x6c>)
 8003f2a:	4816      	ldr	r0, [pc, #88]	; (8003f84 <eMBMasterInit+0x70>)
 8003f2c:	6010      	str	r0, [r2, #0]
        peMBMasterFrameSendCur = eMBMasterRTUSend;
 8003f2e:	4a16      	ldr	r2, [pc, #88]	; (8003f88 <eMBMasterInit+0x74>)
 8003f30:	4816      	ldr	r0, [pc, #88]	; (8003f8c <eMBMasterInit+0x78>)
 8003f32:	6010      	str	r0, [r2, #0]
        peMBMasterFrameReceiveCur = eMBMasterRTUReceive;
 8003f34:	4a16      	ldr	r2, [pc, #88]	; (8003f90 <eMBMasterInit+0x7c>)
 8003f36:	4817      	ldr	r0, [pc, #92]	; (8003f94 <eMBMasterInit+0x80>)
 8003f38:	6010      	str	r0, [r2, #0]
        pvMBMasterFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBMasterPortClose : NULL;
 8003f3a:	4a17      	ldr	r2, [pc, #92]	; (8003f98 <eMBMasterInit+0x84>)
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	6010      	str	r0, [r2, #0]
        pxMBMasterFrameCBByteReceived = xMBMasterRTUReceiveFSM;
 8003f40:	4a16      	ldr	r2, [pc, #88]	; (8003f9c <eMBMasterInit+0x88>)
 8003f42:	4817      	ldr	r0, [pc, #92]	; (8003fa0 <eMBMasterInit+0x8c>)
 8003f44:	6010      	str	r0, [r2, #0]
        pxMBMasterFrameCBTransmitterEmpty = xMBMasterRTUTransmitFSM;
 8003f46:	4a17      	ldr	r2, [pc, #92]	; (8003fa4 <eMBMasterInit+0x90>)
 8003f48:	4817      	ldr	r0, [pc, #92]	; (8003fa8 <eMBMasterInit+0x94>)
 8003f4a:	6010      	str	r0, [r2, #0]
        pxMBMasterPortCBTimerExpired = xMBMasterRTUTimerExpired;
 8003f4c:	4a17      	ldr	r2, [pc, #92]	; (8003fac <eMBMasterInit+0x98>)
 8003f4e:	4818      	ldr	r0, [pc, #96]	; (8003fb0 <eMBMasterInit+0x9c>)
 8003f50:	6010      	str	r0, [r2, #0]
        eStatus = eMBMasterRTUInit(ucPort, ulBaudRate, eParity);
 8003f52:	461a      	mov	r2, r3
 8003f54:	4620      	mov	r0, r4
 8003f56:	f000 fb13 	bl	8004580 <eMBMasterRTUInit>
    if (eStatus == MB_ENOERR)
 8003f5a:	4604      	mov	r4, r0
 8003f5c:	2800      	cmp	r0, #0
 8003f5e:	d1dc      	bne.n	8003f1a <eMBMasterInit+0x6>
        if (!xMBMasterPortEventInit())
 8003f60:	f000 fce8 	bl	8004934 <xMBMasterPortEventInit>
 8003f64:	b118      	cbz	r0, 8003f6e <eMBMasterInit+0x5a>
            eMBState = STATE_DISABLED;
 8003f66:	4b13      	ldr	r3, [pc, #76]	; (8003fb4 <eMBMasterInit+0xa0>)
 8003f68:	2201      	movs	r2, #1
 8003f6a:	701a      	strb	r2, [r3, #0]
 8003f6c:	e000      	b.n	8003f70 <eMBMasterInit+0x5c>
            eStatus = MB_EPORTERR;
 8003f6e:	2403      	movs	r4, #3
        vMBMasterOsResInit();
 8003f70:	f000 fd9a 	bl	8004aa8 <vMBMasterOsResInit>
 8003f74:	e7d1      	b.n	8003f1a <eMBMasterInit+0x6>
 8003f76:	bf00      	nop
 8003f78:	20001210 	.word	0x20001210
 8003f7c:	080045cd 	.word	0x080045cd
 8003f80:	20001214 	.word	0x20001214
 8003f84:	080045ed 	.word	0x080045ed
 8003f88:	20001208 	.word	0x20001208
 8003f8c:	08004655 	.word	0x08004655
 8003f90:	20001204 	.word	0x20001204
 8003f94:	08004605 	.word	0x08004605
 8003f98:	2000120c 	.word	0x2000120c
 8003f9c:	20001218 	.word	0x20001218
 8003fa0:	080046f1 	.word	0x080046f1
 8003fa4:	2000121c 	.word	0x2000121c
 8003fa8:	08004789 	.word	0x08004789
 8003fac:	20001220 	.word	0x20001220
 8003fb0:	08004811 	.word	0x08004811
 8003fb4:	20000030 	.word	0x20000030

08003fb8 <eMBMasterEnable>:
    return eStatus;
}

eMBErrorCode
eMBMasterEnable( void )
{
 8003fb8:	b508      	push	{r3, lr}
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
 8003fba:	4b06      	ldr	r3, [pc, #24]	; (8003fd4 <eMBMasterEnable+0x1c>)
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d001      	beq.n	8003fc6 <eMBMasterEnable+0xe>
        pvMBMasterFrameStartCur(  );
        eMBState = STATE_ENABLED;
    }
    else
    {
        eStatus = MB_EILLSTATE;
 8003fc2:	2006      	movs	r0, #6
    }
    return eStatus;
}
 8003fc4:	bd08      	pop	{r3, pc}
        pvMBMasterFrameStartCur(  );
 8003fc6:	4b04      	ldr	r3, [pc, #16]	; (8003fd8 <eMBMasterEnable+0x20>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 8003fcc:	2000      	movs	r0, #0
 8003fce:	4b01      	ldr	r3, [pc, #4]	; (8003fd4 <eMBMasterEnable+0x1c>)
 8003fd0:	7018      	strb	r0, [r3, #0]
 8003fd2:	e7f7      	b.n	8003fc4 <eMBMasterEnable+0xc>
 8003fd4:	20000030 	.word	0x20000030
 8003fd8:	20001210 	.word	0x20001210

08003fdc <eMBMasterPoll>:
}


eMBErrorCode
eMBMasterPoll( void )
{
 8003fdc:	b570      	push	{r4, r5, r6, lr}
 8003fde:	b082      	sub	sp, #8
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBMasterEventType    eEvent;
    eMBMasterErrorEventType errorType;

    /* Check if the protocol stack is ready. */
    if(( eMBState != STATE_ENABLED ) && ( eMBState != STATE_ESTABLISHED))
 8003fe0:	4b6b      	ldr	r3, [pc, #428]	; (8004190 <eMBMasterPoll+0x1b4>)
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	b113      	cbz	r3, 8003fec <eMBMasterPoll+0x10>
 8003fe6:	2b03      	cmp	r3, #3
 8003fe8:	f040 80cd 	bne.w	8004186 <eMBMasterPoll+0x1aa>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBMasterPortEventGet( &eEvent ) == TRUE )
 8003fec:	f10d 0006 	add.w	r0, sp, #6
 8003ff0:	f000 fd2c 	bl	8004a4c <xMBMasterPortEventGet>
 8003ff4:	2801      	cmp	r0, #1
 8003ff6:	d003      	beq.n	8004000 <eMBMasterPoll+0x24>
        default:
            break;
        }

    }
    return MB_ENOERR;
 8003ff8:	2400      	movs	r4, #0
}
 8003ffa:	4620      	mov	r0, r4
 8003ffc:	b002      	add	sp, #8
 8003ffe:	bd70      	pop	{r4, r5, r6, pc}
        switch ( eEvent )
 8004000:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004004:	3b01      	subs	r3, #1
 8004006:	2b0f      	cmp	r3, #15
 8004008:	f200 80bf 	bhi.w	800418a <eMBMasterPoll+0x1ae>
 800400c:	e8df f003 	tbb	[pc, r3]
 8004010:	27bd0d08 	.word	0x27bd0d08
 8004014:	78bdbdbd 	.word	0x78bdbdbd
 8004018:	bdbdbdbd 	.word	0xbdbdbdbd
 800401c:	89bdbdbd 	.word	0x89bdbdbd
            eMBState = STATE_ESTABLISHED;
 8004020:	4b5b      	ldr	r3, [pc, #364]	; (8004190 <eMBMasterPoll+0x1b4>)
 8004022:	2203      	movs	r2, #3
 8004024:	701a      	strb	r2, [r3, #0]
    return MB_ENOERR;
 8004026:	2400      	movs	r4, #0
            break;
 8004028:	e7e7      	b.n	8003ffa <eMBMasterPoll+0x1e>
            eStatus = peMBMasterFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 800402a:	4b5a      	ldr	r3, [pc, #360]	; (8004194 <eMBMasterPoll+0x1b8>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a5a      	ldr	r2, [pc, #360]	; (8004198 <eMBMasterPoll+0x1bc>)
 8004030:	495a      	ldr	r1, [pc, #360]	; (800419c <eMBMasterPoll+0x1c0>)
 8004032:	485b      	ldr	r0, [pc, #364]	; (80041a0 <eMBMasterPoll+0x1c4>)
 8004034:	4798      	blx	r3
            if ( ( eStatus == MB_ENOERR ) && ( ucRcvAddress == ucMBMasterGetDestAddress() ) )
 8004036:	4604      	mov	r4, r0
 8004038:	b928      	cbnz	r0, 8004046 <eMBMasterPoll+0x6a>
 800403a:	4b59      	ldr	r3, [pc, #356]	; (80041a0 <eMBMasterPoll+0x1c4>)
 800403c:	781a      	ldrb	r2, [r3, #0]
 800403e:	4b59      	ldr	r3, [pc, #356]	; (80041a4 <eMBMasterPoll+0x1c8>)
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	429a      	cmp	r2, r3
 8004044:	d007      	beq.n	8004056 <eMBMasterPoll+0x7a>
    return eMBMasterCurErrorType;
}
/* Set Modbus Master current error event type. */
void vMBMasterSetErrorType( eMBMasterErrorEventType errorType )
{
    eMBMasterCurErrorType = errorType;
 8004046:	4b58      	ldr	r3, [pc, #352]	; (80041a8 <eMBMasterPoll+0x1cc>)
 8004048:	2201      	movs	r2, #1
 800404a:	701a      	strb	r2, [r3, #0]
                ( void ) xMBMasterPortEventPost( EV_MASTER_ERROR_PROCESS );
 800404c:	2010      	movs	r0, #16
 800404e:	f000 fc7b 	bl	8004948 <xMBMasterPortEventPost>
    return MB_ENOERR;
 8004052:	2400      	movs	r4, #0
 8004054:	e7d1      	b.n	8003ffa <eMBMasterPoll+0x1e>
                ( void ) xMBMasterPortEventPost( EV_MASTER_EXECUTE );
 8004056:	2004      	movs	r0, #4
 8004058:	f000 fc76 	bl	8004948 <xMBMasterPortEventPost>
 800405c:	e7cd      	b.n	8003ffa <eMBMasterPoll+0x1e>
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 800405e:	4b4f      	ldr	r3, [pc, #316]	; (800419c <eMBMasterPoll+0x1c0>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	781a      	ldrb	r2, [r3, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 8004064:	4951      	ldr	r1, [pc, #324]	; (80041ac <eMBMasterPoll+0x1d0>)
 8004066:	2001      	movs	r0, #1
 8004068:	7008      	strb	r0, [r1, #0]
            if(ucFunctionCode >> 7) {
 800406a:	f993 1000 	ldrsb.w	r1, [r3]
 800406e:	2900      	cmp	r1, #0
 8004070:	db11      	blt.n	8004096 <eMBMasterPoll+0xba>
                for (i = 0; i < MB_FUNC_HANDLERS_MAX; i++)
 8004072:	2400      	movs	r4, #0
                    if (xMasterFuncHandlers[i].ucFunctionCode == 0) {
 8004074:	494e      	ldr	r1, [pc, #312]	; (80041b0 <eMBMasterPoll+0x1d4>)
 8004076:	f811 3034 	ldrb.w	r3, [r1, r4, lsl #3]
 800407a:	b123      	cbz	r3, 8004086 <eMBMasterPoll+0xaa>
                    else if (xMasterFuncHandlers[i].ucFunctionCode == ucFunctionCode) {
 800407c:	429a      	cmp	r2, r3
 800407e:	d016      	beq.n	80040ae <eMBMasterPoll+0xd2>
                for (i = 0; i < MB_FUNC_HANDLERS_MAX; i++)
 8004080:	3401      	adds	r4, #1
 8004082:	2c10      	cmp	r4, #16
 8004084:	d1f7      	bne.n	8004076 <eMBMasterPoll+0x9a>
    eMBMasterCurErrorType = errorType;
 8004086:	4b48      	ldr	r3, [pc, #288]	; (80041a8 <eMBMasterPoll+0x1cc>)
 8004088:	2202      	movs	r2, #2
 800408a:	701a      	strb	r2, [r3, #0]
                ( void ) xMBMasterPortEventPost( EV_MASTER_ERROR_PROCESS );
 800408c:	2010      	movs	r0, #16
 800408e:	f000 fc5b 	bl	8004948 <xMBMasterPortEventPost>
    return MB_ENOERR;
 8004092:	2400      	movs	r4, #0
 8004094:	e7b1      	b.n	8003ffa <eMBMasterPoll+0x1e>
                eException = (eMBException)ucMBFrame[MB_PDU_DATA_OFF];
 8004096:	785a      	ldrb	r2, [r3, #1]
 8004098:	4b44      	ldr	r3, [pc, #272]	; (80041ac <eMBMasterPoll+0x1d0>)
 800409a:	701a      	strb	r2, [r3, #0]
            if (eException != MB_EX_NONE) {
 800409c:	4b43      	ldr	r3, [pc, #268]	; (80041ac <eMBMasterPoll+0x1d0>)
 800409e:	781c      	ldrb	r4, [r3, #0]
 80040a0:	2c00      	cmp	r4, #0
 80040a2:	d1f0      	bne.n	8004086 <eMBMasterPoll+0xaa>
                vMBMasterCBRequestScuuess( );
 80040a4:	f000 fd20 	bl	8004ae8 <vMBMasterCBRequestScuuess>
                vMBMasterRunResRelease( );
 80040a8:	f000 fcff 	bl	8004aaa <vMBMasterRunResRelease>
 80040ac:	e7a5      	b.n	8003ffa <eMBMasterPoll+0x1e>
    xMBRunInMasterMode = IsMasterMode;
 80040ae:	4b41      	ldr	r3, [pc, #260]	; (80041b4 <eMBMasterPoll+0x1d8>)
 80040b0:	2201      	movs	r2, #1
 80040b2:	701a      	strb	r2, [r3, #0]
                        if ( xMBMasterRequestIsBroadcast() ) {
 80040b4:	f000 fc08 	bl	80048c8 <xMBMasterRequestIsBroadcast>
 80040b8:	b968      	cbnz	r0, 80040d6 <eMBMasterPoll+0xfa>
                            eException = xMasterFuncHandlers[i].pxHandler(ucMBFrame, &usLength);
 80040ba:	4b3d      	ldr	r3, [pc, #244]	; (80041b0 <eMBMasterPoll+0x1d4>)
 80040bc:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80040c0:	6863      	ldr	r3, [r4, #4]
 80040c2:	4935      	ldr	r1, [pc, #212]	; (8004198 <eMBMasterPoll+0x1bc>)
 80040c4:	4a35      	ldr	r2, [pc, #212]	; (800419c <eMBMasterPoll+0x1c0>)
 80040c6:	6810      	ldr	r0, [r2, #0]
 80040c8:	4798      	blx	r3
 80040ca:	4b38      	ldr	r3, [pc, #224]	; (80041ac <eMBMasterPoll+0x1d0>)
 80040cc:	7018      	strb	r0, [r3, #0]
    xMBRunInMasterMode = IsMasterMode;
 80040ce:	4b39      	ldr	r3, [pc, #228]	; (80041b4 <eMBMasterPoll+0x1d8>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	701a      	strb	r2, [r3, #0]
}
 80040d4:	e7e2      	b.n	800409c <eMBMasterPoll+0xc0>
                            usLength = usMBMasterGetPDUSndLength();
 80040d6:	f000 fbeb 	bl	80048b0 <usMBMasterGetPDUSndLength>
 80040da:	4b2f      	ldr	r3, [pc, #188]	; (8004198 <eMBMasterPoll+0x1bc>)
 80040dc:	8018      	strh	r0, [r3, #0]
                            for(j = 1; j <= MB_MASTER_TOTAL_SLAVE_NUM; j++){
 80040de:	2501      	movs	r5, #1
    ucMBMasterDestAddress = Address;
 80040e0:	4e30      	ldr	r6, [pc, #192]	; (80041a4 <eMBMasterPoll+0x1c8>)
                                eException = xMasterFuncHandlers[i].pxHandler(ucMBFrame, &usLength);
 80040e2:	4b33      	ldr	r3, [pc, #204]	; (80041b0 <eMBMasterPoll+0x1d4>)
 80040e4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80040e8:	6864      	ldr	r4, [r4, #4]
    ucMBMasterDestAddress = Address;
 80040ea:	7035      	strb	r5, [r6, #0]
                                eException = xMasterFuncHandlers[i].pxHandler(ucMBFrame, &usLength);
 80040ec:	492a      	ldr	r1, [pc, #168]	; (8004198 <eMBMasterPoll+0x1bc>)
 80040ee:	4b2b      	ldr	r3, [pc, #172]	; (800419c <eMBMasterPoll+0x1c0>)
 80040f0:	6818      	ldr	r0, [r3, #0]
 80040f2:	47a0      	blx	r4
 80040f4:	4b2d      	ldr	r3, [pc, #180]	; (80041ac <eMBMasterPoll+0x1d0>)
 80040f6:	7018      	strb	r0, [r3, #0]
                            for(j = 1; j <= MB_MASTER_TOTAL_SLAVE_NUM; j++){
 80040f8:	3501      	adds	r5, #1
 80040fa:	2d21      	cmp	r5, #33	; 0x21
 80040fc:	d1f5      	bne.n	80040ea <eMBMasterPoll+0x10e>
 80040fe:	e7e6      	b.n	80040ce <eMBMasterPoll+0xf2>
            vMBMasterGetPDUSndBuf( &ucMBFrame );
 8004100:	4c26      	ldr	r4, [pc, #152]	; (800419c <eMBMasterPoll+0x1c0>)
 8004102:	4620      	mov	r0, r4
 8004104:	f000 fbce 	bl	80048a4 <vMBMasterGetPDUSndBuf>
            eStatus = peMBMasterFrameSendCur( ucMBMasterGetDestAddress(), ucMBFrame, usMBMasterGetPDUSndLength() );
 8004108:	4b2b      	ldr	r3, [pc, #172]	; (80041b8 <eMBMasterPoll+0x1dc>)
 800410a:	681d      	ldr	r5, [r3, #0]
    return ucMBMasterDestAddress;
 800410c:	4b25      	ldr	r3, [pc, #148]	; (80041a4 <eMBMasterPoll+0x1c8>)
 800410e:	781e      	ldrb	r6, [r3, #0]
            eStatus = peMBMasterFrameSendCur( ucMBMasterGetDestAddress(), ucMBFrame, usMBMasterGetPDUSndLength() );
 8004110:	6824      	ldr	r4, [r4, #0]
 8004112:	f000 fbcd 	bl	80048b0 <usMBMasterGetPDUSndLength>
 8004116:	4602      	mov	r2, r0
 8004118:	4621      	mov	r1, r4
 800411a:	4630      	mov	r0, r6
 800411c:	47a8      	blx	r5
    return MB_ENOERR;
 800411e:	2400      	movs	r4, #0
            break;
 8004120:	e76b      	b.n	8003ffa <eMBMasterPoll+0x1e>
    return eMBMasterCurErrorType;
 8004122:	4b21      	ldr	r3, [pc, #132]	; (80041a8 <eMBMasterPoll+0x1cc>)
 8004124:	781c      	ldrb	r4, [r3, #0]
            vMBMasterGetPDUSndBuf( &ucMBFrame );
 8004126:	481d      	ldr	r0, [pc, #116]	; (800419c <eMBMasterPoll+0x1c0>)
 8004128:	f000 fbbc 	bl	80048a4 <vMBMasterGetPDUSndBuf>
            switch (errorType) {
 800412c:	2c01      	cmp	r4, #1
 800412e:	d012      	beq.n	8004156 <eMBMasterPoll+0x17a>
 8004130:	2c02      	cmp	r4, #2
 8004132:	d01c      	beq.n	800416e <eMBMasterPoll+0x192>
 8004134:	b11c      	cbz	r4, 800413e <eMBMasterPoll+0x162>
            vMBMasterRunResRelease();
 8004136:	f000 fcb8 	bl	8004aaa <vMBMasterRunResRelease>
    return MB_ENOERR;
 800413a:	2400      	movs	r4, #0
            break;
 800413c:	e75d      	b.n	8003ffa <eMBMasterPoll+0x1e>
    return ucMBMasterDestAddress;
 800413e:	4b19      	ldr	r3, [pc, #100]	; (80041a4 <eMBMasterPoll+0x1c8>)
 8004140:	781c      	ldrb	r4, [r3, #0]
                vMBMasterErrorCBRespondTimeout(ucMBMasterGetDestAddress(),
 8004142:	4b16      	ldr	r3, [pc, #88]	; (800419c <eMBMasterPoll+0x1c0>)
 8004144:	681d      	ldr	r5, [r3, #0]
 8004146:	f000 fbb3 	bl	80048b0 <usMBMasterGetPDUSndLength>
 800414a:	4602      	mov	r2, r0
 800414c:	4629      	mov	r1, r5
 800414e:	4620      	mov	r0, r4
 8004150:	f000 fcac 	bl	8004aac <vMBMasterErrorCBRespondTimeout>
                break;
 8004154:	e7ef      	b.n	8004136 <eMBMasterPoll+0x15a>
    return ucMBMasterDestAddress;
 8004156:	4b13      	ldr	r3, [pc, #76]	; (80041a4 <eMBMasterPoll+0x1c8>)
 8004158:	781c      	ldrb	r4, [r3, #0]
                vMBMasterErrorCBReceiveData(ucMBMasterGetDestAddress(),
 800415a:	4b10      	ldr	r3, [pc, #64]	; (800419c <eMBMasterPoll+0x1c0>)
 800415c:	681d      	ldr	r5, [r3, #0]
 800415e:	f000 fba7 	bl	80048b0 <usMBMasterGetPDUSndLength>
 8004162:	4602      	mov	r2, r0
 8004164:	4629      	mov	r1, r5
 8004166:	4620      	mov	r0, r4
 8004168:	f000 fcaa 	bl	8004ac0 <vMBMasterErrorCBReceiveData>
                break;
 800416c:	e7e3      	b.n	8004136 <eMBMasterPoll+0x15a>
    return ucMBMasterDestAddress;
 800416e:	4b0d      	ldr	r3, [pc, #52]	; (80041a4 <eMBMasterPoll+0x1c8>)
 8004170:	781c      	ldrb	r4, [r3, #0]
                vMBMasterErrorCBExecuteFunction(ucMBMasterGetDestAddress(),
 8004172:	4b0a      	ldr	r3, [pc, #40]	; (800419c <eMBMasterPoll+0x1c0>)
 8004174:	681d      	ldr	r5, [r3, #0]
 8004176:	f000 fb9b 	bl	80048b0 <usMBMasterGetPDUSndLength>
 800417a:	4602      	mov	r2, r0
 800417c:	4629      	mov	r1, r5
 800417e:	4620      	mov	r0, r4
 8004180:	f000 fca8 	bl	8004ad4 <vMBMasterErrorCBExecuteFunction>
                break;
 8004184:	e7d7      	b.n	8004136 <eMBMasterPoll+0x15a>
        return MB_EILLSTATE;
 8004186:	2406      	movs	r4, #6
 8004188:	e737      	b.n	8003ffa <eMBMasterPoll+0x1e>
        switch ( eEvent )
 800418a:	2400      	movs	r4, #0
 800418c:	e735      	b.n	8003ffa <eMBMasterPoll+0x1e>
 800418e:	bf00      	nop
 8004190:	20000030 	.word	0x20000030
 8004194:	20001204 	.word	0x20001204
 8004198:	2000122a 	.word	0x2000122a
 800419c:	20001224 	.word	0x20001224
 80041a0:	20001229 	.word	0x20001229
 80041a4:	20001228 	.word	0x20001228
 80041a8:	20001201 	.word	0x20001201
 80041ac:	20001200 	.word	0x20001200
 80041b0:	0800730c 	.word	0x0800730c
 80041b4:	2000122c 	.word	0x2000122c
 80041b8:	20001208 	.word	0x20001208

080041bc <ucMBMasterGetDestAddress>:
}
 80041bc:	4b01      	ldr	r3, [pc, #4]	; (80041c4 <ucMBMasterGetDestAddress+0x8>)
 80041be:	7818      	ldrb	r0, [r3, #0]
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	20001228 	.word	0x20001228

080041c8 <vMBMasterSetErrorType>:
    eMBMasterCurErrorType = errorType;
 80041c8:	4b01      	ldr	r3, [pc, #4]	; (80041d0 <vMBMasterSetErrorType+0x8>)
 80041ca:	7018      	strb	r0, [r3, #0]
}
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	20001201 	.word	0x20001201

080041d4 <usMBCRC16>:
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
 80041d4:	b1b9      	cbz	r1, 8004206 <usMBCRC16+0x32>
{
 80041d6:	b430      	push	{r4, r5}
 80041d8:	f101 3cff 	add.w	ip, r1, #4294967295
 80041dc:	fa1f fc8c 	uxth.w	ip, ip
 80041e0:	f10c 0c01 	add.w	ip, ip, #1
 80041e4:	4484      	add	ip, r0
    UCHAR           ucCRCLo = 0xFF;
 80041e6:	22ff      	movs	r2, #255	; 0xff
    UCHAR           ucCRCHi = 0xFF;
 80041e8:	4611      	mov	r1, r2
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 80041ea:	4d09      	ldr	r5, [pc, #36]	; (8004210 <usMBCRC16+0x3c>)
        ucCRCHi = aucCRCLo[iIndex];
 80041ec:	4c09      	ldr	r4, [pc, #36]	; (8004214 <usMBCRC16+0x40>)
        iIndex = ucCRCLo ^ *( pucFrame++ );
 80041ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80041f2:	4053      	eors	r3, r2
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 80041f4:	5cea      	ldrb	r2, [r5, r3]
 80041f6:	404a      	eors	r2, r1
        ucCRCHi = aucCRCLo[iIndex];
 80041f8:	5ce1      	ldrb	r1, [r4, r3]
    while( usLen-- )
 80041fa:	4560      	cmp	r0, ip
 80041fc:	d1f7      	bne.n	80041ee <usMBCRC16+0x1a>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
}
 80041fe:	ea42 2001 	orr.w	r0, r2, r1, lsl #8
 8004202:	bc30      	pop	{r4, r5}
 8004204:	4770      	bx	lr
    UCHAR           ucCRCLo = 0xFF;
 8004206:	22ff      	movs	r2, #255	; 0xff
}
 8004208:	ea42 2002 	orr.w	r0, r2, r2, lsl #8
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	0800738c 	.word	0x0800738c
 8004214:	0800748c 	.word	0x0800748c

08004218 <eMBMasterFuncReadCoils>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8004218:	b530      	push	{r4, r5, lr}
 800421a:	b083      	sub	sp, #12
 800421c:	4605      	mov	r5, r0
 800421e:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 8004220:	f000 fb52 	bl	80048c8 <xMBMasterRequestIsBroadcast>
 8004224:	bb48      	cbnz	r0, 800427a <eMBMasterFuncReadCoils+0x62>
    {
        eStatus = MB_EX_NONE;
    }
    else if ( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READ_SIZE_MIN )
 8004226:	8823      	ldrh	r3, [r4, #0]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d929      	bls.n	8004280 <eMBMasterFuncReadCoils+0x68>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 800422c:	a801      	add	r0, sp, #4
 800422e:	f000 fb39 	bl	80048a4 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 8004232:	9b01      	ldr	r3, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usCoilCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_COILCNT_OFF] << 8 );
 8004234:	78da      	ldrb	r2, [r3, #3]
        usCoilCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_COILCNT_OFF + 1] );
 8004236:	7919      	ldrb	r1, [r3, #4]
 8004238:	ea41 2202 	orr.w	r2, r1, r2, lsl #8

        /* Test if the quantity of coils is a multiple of 8. If not last
         * byte is only partially field with unused coils set to zero. */
        if( ( usCoilCount & 0x0007 ) != 0 )
 800423c:	f011 0f07 	tst.w	r1, #7
 8004240:	d007      	beq.n	8004252 <eMBMasterFuncReadCoils+0x3a>
        {
            ucByteCount = ( UCHAR )( usCoilCount / 8 + 1 );
 8004242:	08d1      	lsrs	r1, r2, #3
 8004244:	3101      	adds	r1, #1
 8004246:	b2c9      	uxtb	r1, r1
        }

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usCoilCount >= 1 ) &&
 8004248:	7868      	ldrb	r0, [r5, #1]
 800424a:	4288      	cmp	r0, r1
 800424c:	d007      	beq.n	800425e <eMBMasterFuncReadCoils+0x46>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800424e:	2003      	movs	r0, #3
 8004250:	e014      	b.n	800427c <eMBMasterFuncReadCoils+0x64>
        if( ( usCoilCount >= 1 ) &&
 8004252:	b90a      	cbnz	r2, 8004258 <eMBMasterFuncReadCoils+0x40>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004254:	2003      	movs	r0, #3
 8004256:	e011      	b.n	800427c <eMBMasterFuncReadCoils+0x64>
            ucByteCount = ( UCHAR )( usCoilCount / 8 );
 8004258:	f3c2 01c7 	ubfx	r1, r2, #3, #8
 800425c:	e7f4      	b.n	8004248 <eMBMasterFuncReadCoils+0x30>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 800425e:	7858      	ldrb	r0, [r3, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
 8004260:	7899      	ldrb	r1, [r3, #2]
 8004262:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegAddress++;
 8004266:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegCoilsCB( &pucFrame[MB_PDU_FUNC_READ_VALUES_OFF], usRegAddress, usCoilCount, MB_REG_READ );
 8004268:	2300      	movs	r3, #0
 800426a:	b289      	uxth	r1, r1
 800426c:	1ca8      	adds	r0, r5, #2
 800426e:	f000 fd95 	bl	8004d9c <eMBMasterRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 8004272:	b118      	cbz	r0, 800427c <eMBMasterFuncReadCoils+0x64>
                eStatus = prveMBError2Exception( eRegStatus );
 8004274:	f000 fb50 	bl	8004918 <prveMBError2Exception>
 8004278:	e000      	b.n	800427c <eMBMasterFuncReadCoils+0x64>
        eStatus = MB_EX_NONE;
 800427a:	2000      	movs	r0, #0
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 800427c:	b003      	add	sp, #12
 800427e:	bd30      	pop	{r4, r5, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004280:	2003      	movs	r0, #3
 8004282:	e7fb      	b.n	800427c <eMBMasterFuncReadCoils+0x64>

08004284 <eMBMasterFuncWriteCoil>:
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8004284:	880b      	ldrh	r3, [r1, #0]
 8004286:	2b05      	cmp	r3, #5
 8004288:	d001      	beq.n	800428e <eMBMasterFuncWriteCoil+0xa>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800428a:	2003      	movs	r0, #3
 800428c:	4770      	bx	lr
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 800428e:	7903      	ldrb	r3, [r0, #4]
 8004290:	bb0b      	cbnz	r3, 80042d6 <eMBMasterFuncWriteCoil+0x52>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8004292:	78c2      	ldrb	r2, [r0, #3]
 8004294:	1e53      	subs	r3, r2, #1
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2bfd      	cmp	r3, #253	; 0xfd
 800429a:	d91e      	bls.n	80042da <eMBMasterFuncWriteCoil+0x56>
{
 800429c:	b500      	push	{lr}
 800429e:	b083      	sub	sp, #12
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 80042a0:	7843      	ldrb	r3, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 80042a2:	7881      	ldrb	r1, [r0, #2]
            ucBuf[1] = 0;
 80042a4:	2000      	movs	r0, #0
 80042a6:	f88d 0005 	strb.w	r0, [sp, #5]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 80042aa:	2aff      	cmp	r2, #255	; 0xff
 80042ac:	bf14      	ite	ne
 80042ae:	2200      	movne	r2, #0
 80042b0:	2201      	moveq	r2, #1
 80042b2:	f88d 2004 	strb.w	r2, [sp, #4]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 80042b6:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 80042ba:	3101      	adds	r1, #1
                eMBMasterRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );
 80042bc:	2301      	movs	r3, #1
 80042be:	461a      	mov	r2, r3
 80042c0:	b289      	uxth	r1, r1
 80042c2:	a801      	add	r0, sp, #4
 80042c4:	f000 fd6a 	bl	8004d9c <eMBMasterRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 80042c8:	b910      	cbnz	r0, 80042d0 <eMBMasterFuncWriteCoil+0x4c>
    }
    return eStatus;
}
 80042ca:	b003      	add	sp, #12
 80042cc:	f85d fb04 	ldr.w	pc, [sp], #4
                eStatus = prveMBError2Exception( eRegStatus );
 80042d0:	f000 fb22 	bl	8004918 <prveMBError2Exception>
 80042d4:	e7f9      	b.n	80042ca <eMBMasterFuncWriteCoil+0x46>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80042d6:	2003      	movs	r0, #3
 80042d8:	4770      	bx	lr
 80042da:	2003      	movs	r0, #3
}
 80042dc:	4770      	bx	lr

080042de <eMBMasterFuncWriteMultipleCoils>:
    return eErrStatus;
}

eMBException
eMBMasterFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 80042de:	b510      	push	{r4, lr}
 80042e0:	b082      	sub	sp, #8
 80042e2:	4604      	mov	r4, r0

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, the *usLen is not need check. */
    if( ( *usLen == MB_PDU_FUNC_WRITE_MUL_SIZE ) || xMBMasterRequestIsBroadcast() )
 80042e4:	880b      	ldrh	r3, [r1, #0]
 80042e6:	2b05      	cmp	r3, #5
 80042e8:	d002      	beq.n	80042f0 <eMBMasterFuncWriteMultipleCoils+0x12>
 80042ea:	f000 faed 	bl	80048c8 <xMBMasterRequestIsBroadcast>
 80042ee:	b340      	cbz	r0, 8004342 <eMBMasterFuncWriteMultipleCoils+0x64>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 80042f0:	a801      	add	r0, sp, #4
 80042f2:	f000 fad7 	bl	80048a4 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 80042f6:	78e2      	ldrb	r2, [r4, #3]
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 80042f8:	7923      	ldrb	r3, [r4, #4]
 80042fa:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

        ucByteCount = ucMBFrame[MB_PDU_REQ_WRITE_MUL_BYTECNT_OFF];

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 80042fe:	f013 0f07 	tst.w	r3, #7
 8004302:	d009      	beq.n	8004318 <eMBMasterFuncWriteMultipleCoils+0x3a>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 8004304:	08d3      	lsrs	r3, r2, #3
 8004306:	3301      	adds	r3, #1
 8004308:	b2db      	uxtb	r3, r3
        ucByteCount = ucMBFrame[MB_PDU_REQ_WRITE_MUL_BYTECNT_OFF];
 800430a:	9801      	ldr	r0, [sp, #4]
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
        }

        if( ( usCoilCnt >= 1 ) && ( ucByteCountVerify == ucByteCount ) )
 800430c:	7941      	ldrb	r1, [r0, #5]
 800430e:	4299      	cmp	r1, r3
 8004310:	d008      	beq.n	8004324 <eMBMasterFuncWriteMultipleCoils+0x46>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004312:	2003      	movs	r0, #3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8004314:	b002      	add	sp, #8
 8004316:	bd10      	pop	{r4, pc}
        if( ( usCoilCnt >= 1 ) && ( ucByteCountVerify == ucByteCount ) )
 8004318:	b90a      	cbnz	r2, 800431e <eMBMasterFuncWriteMultipleCoils+0x40>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800431a:	2003      	movs	r0, #3
 800431c:	e7fa      	b.n	8004314 <eMBMasterFuncWriteMultipleCoils+0x36>
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 800431e:	f3c2 03c7 	ubfx	r3, r2, #3, #8
 8004322:	e7f2      	b.n	800430a <eMBMasterFuncWriteMultipleCoils+0x2c>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8004324:	7863      	ldrb	r3, [r4, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8004326:	78a1      	ldrb	r1, [r4, #2]
 8004328:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 800432c:	3101      	adds	r1, #1
                eMBMasterRegCoilsCB( &ucMBFrame[MB_PDU_REQ_WRITE_MUL_VALUES_OFF],
 800432e:	2301      	movs	r3, #1
 8004330:	b289      	uxth	r1, r1
 8004332:	3006      	adds	r0, #6
 8004334:	f000 fd32 	bl	8004d9c <eMBMasterRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 8004338:	2800      	cmp	r0, #0
 800433a:	d0eb      	beq.n	8004314 <eMBMasterFuncWriteMultipleCoils+0x36>
                eStatus = prveMBError2Exception( eRegStatus );
 800433c:	f000 faec 	bl	8004918 <prveMBError2Exception>
 8004340:	e7e8      	b.n	8004314 <eMBMasterFuncWriteMultipleCoils+0x36>
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004342:	2003      	movs	r0, #3
 8004344:	e7e6      	b.n	8004314 <eMBMasterFuncWriteMultipleCoils+0x36>

08004346 <eMBMasterFuncReadDiscreteInputs>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 8004346:	b530      	push	{r4, r5, lr}
 8004348:	b083      	sub	sp, #12
 800434a:	4605      	mov	r5, r0
 800434c:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 800434e:	f000 fabb 	bl	80048c8 <xMBMasterRequestIsBroadcast>
 8004352:	bb40      	cbnz	r0, 80043a6 <eMBMasterFuncReadDiscreteInputs+0x60>
    {
        eStatus = MB_EX_NONE;
    }
    else if( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READ_SIZE_MIN )
 8004354:	8823      	ldrh	r3, [r4, #0]
 8004356:	2b01      	cmp	r3, #1
 8004358:	d928      	bls.n	80043ac <eMBMasterFuncReadDiscreteInputs+0x66>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 800435a:	a801      	add	r0, sp, #4
 800435c:	f000 faa2 	bl	80048a4 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 8004360:	9b01      	ldr	r3, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_DISCCNT_OFF] << 8 );
 8004362:	78da      	ldrb	r2, [r3, #3]
        usDiscreteCnt |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_DISCCNT_OFF + 1] );
 8004364:	7919      	ldrb	r1, [r3, #4]
 8004366:	ea41 2202 	orr.w	r2, r1, r2, lsl #8

        /* Test if the quantity of coils is a multiple of 8. If not last
         * byte is only partially field with unused coils set to zero. */
        if( ( usDiscreteCnt & 0x0007 ) != 0 )
 800436a:	f011 0f07 	tst.w	r1, #7
 800436e:	d007      	beq.n	8004380 <eMBMasterFuncReadDiscreteInputs+0x3a>
        {
            ucNBytes = ( UCHAR )( usDiscreteCnt / 8 + 1 );
 8004370:	08d1      	lsrs	r1, r2, #3
 8004372:	3101      	adds	r1, #1
 8004374:	b2c9      	uxtb	r1, r1
        }

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if ((usDiscreteCnt >= 1) && ucNBytes == pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF])
 8004376:	7868      	ldrb	r0, [r5, #1]
 8004378:	4288      	cmp	r0, r1
 800437a:	d007      	beq.n	800438c <eMBMasterFuncReadDiscreteInputs+0x46>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800437c:	2003      	movs	r0, #3
 800437e:	e013      	b.n	80043a8 <eMBMasterFuncReadDiscreteInputs+0x62>
        if ((usDiscreteCnt >= 1) && ucNBytes == pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF])
 8004380:	b90a      	cbnz	r2, 8004386 <eMBMasterFuncReadDiscreteInputs+0x40>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004382:	2003      	movs	r0, #3
 8004384:	e010      	b.n	80043a8 <eMBMasterFuncReadDiscreteInputs+0x62>
            ucNBytes = ( UCHAR )( usDiscreteCnt / 8 );
 8004386:	f3c2 01c7 	ubfx	r1, r2, #3, #8
 800438a:	e7f4      	b.n	8004376 <eMBMasterFuncReadDiscreteInputs+0x30>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 800438c:	7858      	ldrb	r0, [r3, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
 800438e:	7899      	ldrb	r1, [r3, #2]
 8004390:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegAddress++;
 8004394:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegDiscreteCB( &pucFrame[MB_PDU_FUNC_READ_VALUES_OFF], usRegAddress, usDiscreteCnt );
 8004396:	b289      	uxth	r1, r1
 8004398:	1ca8      	adds	r0, r5, #2
 800439a:	f000 fd4b 	bl	8004e34 <eMBMasterRegDiscreteCB>
            if( eRegStatus != MB_ENOERR )
 800439e:	b118      	cbz	r0, 80043a8 <eMBMasterFuncReadDiscreteInputs+0x62>
                eStatus = prveMBError2Exception( eRegStatus );
 80043a0:	f000 faba 	bl	8004918 <prveMBError2Exception>
 80043a4:	e000      	b.n	80043a8 <eMBMasterFuncReadDiscreteInputs+0x62>
        eStatus = MB_EX_NONE;
 80043a6:	2000      	movs	r0, #0
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 80043a8:	b003      	add	sp, #12
 80043aa:	bd30      	pop	{r4, r5, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80043ac:	2003      	movs	r0, #3
 80043ae:	e7fb      	b.n	80043a8 <eMBMasterFuncReadDiscreteInputs+0x62>

080043b0 <eMBMasterFuncWriteHoldingRegister>:
    return eErrStatus;
}

eMBException
eMBMasterFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80043b0:	b508      	push	{r3, lr}
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_SIZE_MIN + MB_PDU_FUNC_WRITE_SIZE ) )
 80043b2:	880b      	ldrh	r3, [r1, #0]
 80043b4:	2b05      	cmp	r3, #5
 80043b6:	d001      	beq.n	80043bc <eMBMasterFuncWriteHoldingRegister+0xc>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80043b8:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80043ba:	bd08      	pop	{r3, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 80043bc:	7843      	ldrb	r3, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 80043be:	7881      	ldrb	r1, [r0, #2]
 80043c0:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 80043c4:	3101      	adds	r1, #1
        eRegStatus = eMBMasterRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 80043c6:	2301      	movs	r3, #1
 80043c8:	461a      	mov	r2, r3
 80043ca:	b289      	uxth	r1, r1
 80043cc:	3003      	adds	r0, #3
 80043ce:	f000 fcb3 	bl	8004d38 <eMBMasterRegHoldingCB>
        if( eRegStatus != MB_ENOERR )
 80043d2:	2800      	cmp	r0, #0
 80043d4:	d0f1      	beq.n	80043ba <eMBMasterFuncWriteHoldingRegister+0xa>
            eStatus = prveMBError2Exception( eRegStatus );
 80043d6:	f000 fa9f 	bl	8004918 <prveMBError2Exception>
 80043da:	e7ee      	b.n	80043ba <eMBMasterFuncWriteHoldingRegister+0xa>

080043dc <eMBMasterFuncWriteMultipleHoldingRegister>:
    return eErrStatus;
}

eMBException
eMBMasterFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80043dc:	b500      	push	{lr}
 80043de:	b083      	sub	sp, #12

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, the *usLen is not need check. */
    if( ( *usLen == MB_PDU_SIZE_MIN + MB_PDU_FUNC_WRITE_MUL_SIZE ) || xMBMasterRequestIsBroadcast() )
 80043e0:	880b      	ldrh	r3, [r1, #0]
 80043e2:	2b05      	cmp	r3, #5
 80043e4:	d002      	beq.n	80043ec <eMBMasterFuncWriteMultipleHoldingRegister+0x10>
 80043e6:	f000 fa6f 	bl	80048c8 <xMBMasterRequestIsBroadcast>
 80043ea:	b1f0      	cbz	r0, 800442a <eMBMasterFuncWriteMultipleHoldingRegister+0x4e>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 80043ec:	a801      	add	r0, sp, #4
 80043ee:	f000 fa59 	bl	80048a4 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF] << 8 );
 80043f2:	9801      	ldr	r0, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_REGCNT_OFF] << 8 );
 80043f4:	78c3      	ldrb	r3, [r0, #3]
        usRegCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_REGCNT_OFF + 1] );
 80043f6:	7902      	ldrb	r2, [r0, #4]
 80043f8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

        ucRegByteCount = ucMBFrame[MB_PDU_REQ_WRITE_MUL_BYTECNT_OFF];

        if( ucRegByteCount == 2 * usRegCount )
 80043fc:	7943      	ldrb	r3, [r0, #5]
 80043fe:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 8004402:	d003      	beq.n	800440c <eMBMasterFuncWriteMultipleHoldingRegister+0x30>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004404:	2003      	movs	r0, #3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8004406:	b003      	add	sp, #12
 8004408:	f85d fb04 	ldr.w	pc, [sp], #4
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF] << 8 );
 800440c:	7843      	ldrb	r3, [r0, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF + 1] );
 800440e:	7881      	ldrb	r1, [r0, #2]
 8004410:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 8004414:	3101      	adds	r1, #1
                eMBMasterRegHoldingCB( &ucMBFrame[MB_PDU_REQ_WRITE_MUL_VALUES_OFF],
 8004416:	2301      	movs	r3, #1
 8004418:	b289      	uxth	r1, r1
 800441a:	3006      	adds	r0, #6
 800441c:	f000 fc8c 	bl	8004d38 <eMBMasterRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 8004420:	2800      	cmp	r0, #0
 8004422:	d0f0      	beq.n	8004406 <eMBMasterFuncWriteMultipleHoldingRegister+0x2a>
                eStatus = prveMBError2Exception( eRegStatus );
 8004424:	f000 fa78 	bl	8004918 <prveMBError2Exception>
 8004428:	e7ed      	b.n	8004406 <eMBMasterFuncWriteMultipleHoldingRegister+0x2a>
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800442a:	2003      	movs	r0, #3
 800442c:	e7eb      	b.n	8004406 <eMBMasterFuncWriteMultipleHoldingRegister+0x2a>

0800442e <eMBMasterFuncReadHoldingRegister>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800442e:	b530      	push	{r4, r5, lr}
 8004430:	b083      	sub	sp, #12
 8004432:	4605      	mov	r5, r0
 8004434:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 8004436:	f000 fa47 	bl	80048c8 <xMBMasterRequestIsBroadcast>
 800443a:	b9f8      	cbnz	r0, 800447c <eMBMasterFuncReadHoldingRegister+0x4e>
    {
        eStatus = MB_EX_NONE;
    }
    else if( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READ_SIZE_MIN )
 800443c:	8823      	ldrh	r3, [r4, #0]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d91f      	bls.n	8004482 <eMBMasterFuncReadHoldingRegister+0x54>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 8004442:	a801      	add	r0, sp, #4
 8004444:	f000 fa2e 	bl	80048a4 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 8004448:	9b01      	ldr	r3, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF] << 8 );
 800444a:	78d9      	ldrb	r1, [r3, #3]
        usRegCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF + 1] );
 800444c:	791a      	ldrb	r2, [r3, #4]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usRegCount >= 1 ) && ( 2 * usRegCount == pucFrame[MB_PDU_FUNC_READ_BYTECNT_OFF] ) )
 800444e:	ea52 2201 	orrs.w	r2, r2, r1, lsl #8
 8004452:	d018      	beq.n	8004486 <eMBMasterFuncReadHoldingRegister+0x58>
 8004454:	7869      	ldrb	r1, [r5, #1]
 8004456:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 800445a:	d001      	beq.n	8004460 <eMBMasterFuncReadHoldingRegister+0x32>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800445c:	2003      	movs	r0, #3
 800445e:	e00e      	b.n	800447e <eMBMasterFuncReadHoldingRegister+0x50>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 8004460:	7858      	ldrb	r0, [r3, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
 8004462:	7899      	ldrb	r1, [r3, #2]
 8004464:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegAddress++;
 8004468:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegHoldingCB( &pucFrame[MB_PDU_FUNC_READ_VALUES_OFF], usRegAddress, usRegCount, MB_REG_READ );
 800446a:	2300      	movs	r3, #0
 800446c:	b289      	uxth	r1, r1
 800446e:	1ca8      	adds	r0, r5, #2
 8004470:	f000 fc62 	bl	8004d38 <eMBMasterRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 8004474:	b118      	cbz	r0, 800447e <eMBMasterFuncReadHoldingRegister+0x50>
                eStatus = prveMBError2Exception( eRegStatus );
 8004476:	f000 fa4f 	bl	8004918 <prveMBError2Exception>
 800447a:	e000      	b.n	800447e <eMBMasterFuncReadHoldingRegister+0x50>
        eStatus = MB_EX_NONE;
 800447c:	2000      	movs	r0, #0
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 800447e:	b003      	add	sp, #12
 8004480:	bd30      	pop	{r4, r5, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004482:	2003      	movs	r0, #3
 8004484:	e7fb      	b.n	800447e <eMBMasterFuncReadHoldingRegister+0x50>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004486:	2003      	movs	r0, #3
 8004488:	e7f9      	b.n	800447e <eMBMasterFuncReadHoldingRegister+0x50>

0800448a <eMBMasterFuncReadWriteMultipleHoldingRegister>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800448a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800448c:	b083      	sub	sp, #12
 800448e:	4605      	mov	r5, r0
 8004490:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 8004492:	f000 fa19 	bl	80048c8 <xMBMasterRequestIsBroadcast>
 8004496:	bb80      	cbnz	r0, 80044fa <eMBMasterFuncReadWriteMultipleHoldingRegister+0x70>
    {
        eStatus = MB_EX_NONE;
    }
    else if( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READWRITE_SIZE_MIN )
 8004498:	8823      	ldrh	r3, [r4, #0]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d92e      	bls.n	80044fc <eMBMasterFuncReadWriteMultipleHoldingRegister+0x72>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 800449e:	a801      	add	r0, sp, #4
 80044a0:	f000 fa00 	bl	80048a4 <vMBMasterGetPDUSndBuf>
        usRegReadAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF] << 8U );
 80044a4:	9801      	ldr	r0, [sp, #4]
        usRegReadAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF + 1] );
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_REGCNT_OFF] << 8U );
 80044a6:	78c3      	ldrb	r3, [r0, #3]
        usRegReadCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_REGCNT_OFF + 1] );
 80044a8:	7904      	ldrb	r4, [r0, #4]
 80044aa:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_REGCNT_OFF] << 8U );
        usRegWriteCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_REGCNT_OFF + 1] );

        if( ( 2 * usRegReadCount ) == pucFrame[MB_PDU_FUNC_READWRITE_READ_BYTECNT_OFF] )
 80044ae:	786b      	ldrb	r3, [r5, #1]
 80044b0:	ebb3 0f44 	cmp.w	r3, r4, lsl #1
 80044b4:	d001      	beq.n	80044ba <eMBMasterFuncReadWriteMultipleHoldingRegister+0x30>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80044b6:	2003      	movs	r0, #3
 80044b8:	e020      	b.n	80044fc <eMBMasterFuncReadWriteMultipleHoldingRegister+0x72>
        usRegReadAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF] << 8U );
 80044ba:	7847      	ldrb	r7, [r0, #1]
        usRegReadAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF + 1] );
 80044bc:	7886      	ldrb	r6, [r0, #2]
        usRegWriteCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_REGCNT_OFF] << 8U );
 80044be:	f890 c007 	ldrb.w	ip, [r0, #7]
        usRegWriteAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_ADDR_OFF] << 8U );
 80044c2:	7943      	ldrb	r3, [r0, #5]
        usRegWriteAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_ADDR_OFF + 1] );
 80044c4:	7981      	ldrb	r1, [r0, #6]
 80044c6:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegWriteCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_REGCNT_OFF + 1] );
 80044ca:	7a02      	ldrb	r2, [r0, #8]
        usRegWriteAddress++;
 80044cc:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegHoldingCB( &ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_VALUES_OFF],
 80044ce:	2301      	movs	r3, #1
 80044d0:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 80044d4:	b289      	uxth	r1, r1
 80044d6:	300a      	adds	r0, #10
 80044d8:	f000 fc2e 	bl	8004d38 <eMBMasterRegHoldingCB>
 80044dc:	4603      	mov	r3, r0
            if( eRegStatus == MB_ENOERR )
 80044de:	b110      	cbz	r0, 80044e6 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x5c>
                eStatus = prveMBError2Exception( eRegStatus );
 80044e0:	f000 fa1a 	bl	8004918 <prveMBError2Exception>
 80044e4:	e00a      	b.n	80044fc <eMBMasterFuncReadWriteMultipleHoldingRegister+0x72>
        usRegReadAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF + 1] );
 80044e6:	ea46 2107 	orr.w	r1, r6, r7, lsl #8
        usRegReadAddress++;
 80044ea:	3101      	adds	r1, #1
                eRegStatus = eMBMasterRegHoldingCB(&pucFrame[MB_PDU_FUNC_READWRITE_READ_VALUES_OFF],
 80044ec:	4622      	mov	r2, r4
 80044ee:	b289      	uxth	r1, r1
 80044f0:	1ca8      	adds	r0, r5, #2
 80044f2:	f000 fc21 	bl	8004d38 <eMBMasterRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 80044f6:	b108      	cbz	r0, 80044fc <eMBMasterFuncReadWriteMultipleHoldingRegister+0x72>
 80044f8:	e7f2      	b.n	80044e0 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x56>
        eStatus = MB_EX_NONE;
 80044fa:	2000      	movs	r0, #0
        }
    }
    return eStatus;
}
 80044fc:	b003      	add	sp, #12
 80044fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004500 <eMBMasterFuncReadInputRegister>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8004500:	b530      	push	{r4, r5, lr}
 8004502:	b083      	sub	sp, #12
 8004504:	4605      	mov	r5, r0
 8004506:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 8004508:	f000 f9de 	bl	80048c8 <xMBMasterRequestIsBroadcast>
 800450c:	b9f0      	cbnz	r0, 800454c <eMBMasterFuncReadInputRegister+0x4c>
    {
        eStatus = MB_EX_NONE;
    }
    else if( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READ_SIZE_MIN )
 800450e:	8823      	ldrh	r3, [r4, #0]
 8004510:	2b01      	cmp	r3, #1
 8004512:	d91e      	bls.n	8004552 <eMBMasterFuncReadInputRegister+0x52>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 8004514:	a801      	add	r0, sp, #4
 8004516:	f000 f9c5 	bl	80048a4 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 800451a:	9b01      	ldr	r3, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF] << 8 );
 800451c:	78d9      	ldrb	r1, [r3, #3]
        usRegCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF + 1] );
 800451e:	791a      	ldrb	r2, [r3, #4]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usRegCount >= 1 ) && ( 2 * usRegCount == pucFrame[MB_PDU_FUNC_READ_BYTECNT_OFF] ) )
 8004520:	ea52 2201 	orrs.w	r2, r2, r1, lsl #8
 8004524:	d017      	beq.n	8004556 <eMBMasterFuncReadInputRegister+0x56>
 8004526:	7869      	ldrb	r1, [r5, #1]
 8004528:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 800452c:	d001      	beq.n	8004532 <eMBMasterFuncReadInputRegister+0x32>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800452e:	2003      	movs	r0, #3
 8004530:	e00d      	b.n	800454e <eMBMasterFuncReadInputRegister+0x4e>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 8004532:	7858      	ldrb	r0, [r3, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
 8004534:	7899      	ldrb	r1, [r3, #2]
 8004536:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegAddress++;
 800453a:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegInputCB( &pucFrame[MB_PDU_FUNC_READ_VALUES_OFF], usRegAddress, usRegCount );
 800453c:	b289      	uxth	r1, r1
 800453e:	1ca8      	adds	r0, r5, #2
 8004540:	f000 fbc8 	bl	8004cd4 <eMBMasterRegInputCB>
            if( eRegStatus != MB_ENOERR )
 8004544:	b118      	cbz	r0, 800454e <eMBMasterFuncReadInputRegister+0x4e>
                eStatus = prveMBError2Exception( eRegStatus );
 8004546:	f000 f9e7 	bl	8004918 <prveMBError2Exception>
 800454a:	e000      	b.n	800454e <eMBMasterFuncReadInputRegister+0x4e>
        eStatus = MB_EX_NONE;
 800454c:	2000      	movs	r0, #0
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 800454e:	b003      	add	sp, #12
 8004550:	bd30      	pop	{r4, r5, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004552:	2003      	movs	r0, #3
 8004554:	e7fb      	b.n	800454e <eMBMasterFuncReadInputRegister+0x4e>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004556:	2003      	movs	r0, #3
 8004558:	e7f9      	b.n	800454e <eMBMasterFuncReadInputRegister+0x4e>
	...

0800455c <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 800455c:	b538      	push	{r3, r4, r5, lr}
 800455e:	460d      	mov	r5, r1
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 8004560:	4b05      	ldr	r3, [pc, #20]	; (8004578 <eMBFuncReportSlaveID+0x1c>)
 8004562:	881c      	ldrh	r4, [r3, #0]
 8004564:	4622      	mov	r2, r4
 8004566:	4905      	ldr	r1, [pc, #20]	; (800457c <eMBFuncReportSlaveID+0x20>)
 8004568:	3001      	adds	r0, #1
 800456a:	f002 fc9f 	bl	8006eac <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 800456e:	3401      	adds	r4, #1
 8004570:	802c      	strh	r4, [r5, #0]
    return MB_EX_NONE;
}
 8004572:	2000      	movs	r0, #0
 8004574:	bd38      	pop	{r3, r4, r5, pc}
 8004576:	bf00      	nop
 8004578:	20001250 	.word	0x20001250
 800457c:	20001230 	.word	0x20001230

08004580 <eMBMasterRTUInit>:
static volatile eMBMasterTimerMode eMasterCurTimerMode;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBMasterRTUInit(UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8004580:	b570      	push	{r4, r5, r6, lr}
 8004582:	4605      	mov	r5, r0
 8004584:	460c      	mov	r4, r1
 8004586:	4616      	mov	r6, r2
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ENTER_CRITICAL_SECTION(  );
 8004588:	f000 f9d2 	bl	8004930 <EnterCriticalSection>

    /* Modbus RTU uses 8 Databits. */
    if( xMBMasterPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 800458c:	4633      	mov	r3, r6
 800458e:	2208      	movs	r2, #8
 8004590:	4621      	mov	r1, r4
 8004592:	4628      	mov	r0, r5
 8004594:	f000 fab2 	bl	8004afc <xMBMasterPortSerialInit>
 8004598:	2801      	cmp	r0, #1
 800459a:	d004      	beq.n	80045a6 <eMBMasterRTUInit+0x26>
    {
        eStatus = MB_EPORTERR;
 800459c:	2403      	movs	r4, #3
        if( xMBMasterPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
 800459e:	f000 f9c8 	bl	8004932 <ExitCriticalSection>

    return eStatus;
}
 80045a2:	4620      	mov	r0, r4
 80045a4:	bd70      	pop	{r4, r5, r6, pc}
        if( ulBaudRate > 19200 )
 80045a6:	f5b4 4f96 	cmp.w	r4, #19200	; 0x4b00
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 80045aa:	bf9d      	ittte	ls
 80045ac:	0064      	lslls	r4, r4, #1
 80045ae:	4806      	ldrls	r0, [pc, #24]	; (80045c8 <eMBMasterRTUInit+0x48>)
 80045b0:	fbb0 f0f4 	udivls	r0, r0, r4
            usTimerT35_50us = 35;       /* 1800us. */
 80045b4:	2023      	movhi	r0, #35	; 0x23
        if( xMBMasterPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 80045b6:	b280      	uxth	r0, r0
 80045b8:	f000 fb5a 	bl	8004c70 <xMBMasterPortTimersInit>
            eStatus = MB_EPORTERR;
 80045bc:	2801      	cmp	r0, #1
 80045be:	bf0c      	ite	eq
 80045c0:	2400      	moveq	r4, #0
 80045c2:	2403      	movne	r4, #3
 80045c4:	e7eb      	b.n	800459e <eMBMasterRTUInit+0x1e>
 80045c6:	bf00      	nop
 80045c8:	00177fa0 	.word	0x00177fa0

080045cc <eMBMasterRTUStart>:

void
eMBMasterRTUStart( void )
{
 80045cc:	b508      	push	{r3, lr}
    ENTER_CRITICAL_SECTION(  );
 80045ce:	f000 f9af 	bl	8004930 <EnterCriticalSection>
    /* Initially the receiver is in the state STATE_M_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_M_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_M_RX_INIT;
 80045d2:	2100      	movs	r1, #0
 80045d4:	4b04      	ldr	r3, [pc, #16]	; (80045e8 <eMBMasterRTUStart+0x1c>)
 80045d6:	7019      	strb	r1, [r3, #0]
    vMBMasterPortSerialEnable( TRUE, FALSE );
 80045d8:	2001      	movs	r0, #1
 80045da:	f000 fabb 	bl	8004b54 <vMBMasterPortSerialEnable>
    vMBMasterPortTimersT35Enable(  );
 80045de:	f000 fb51 	bl	8004c84 <vMBMasterPortTimersT35Enable>

    EXIT_CRITICAL_SECTION(  );
 80045e2:	f000 f9a6 	bl	8004932 <ExitCriticalSection>
}
 80045e6:	bd08      	pop	{r3, pc}
 80045e8:	20001253 	.word	0x20001253

080045ec <eMBMasterRTUStop>:

void
eMBMasterRTUStop( void )
{
 80045ec:	b508      	push	{r3, lr}
    ENTER_CRITICAL_SECTION(  );
 80045ee:	f000 f99f 	bl	8004930 <EnterCriticalSection>
    vMBMasterPortSerialEnable( FALSE, FALSE );
 80045f2:	2100      	movs	r1, #0
 80045f4:	4608      	mov	r0, r1
 80045f6:	f000 faad 	bl	8004b54 <vMBMasterPortSerialEnable>
    vMBMasterPortTimersDisable(  );
 80045fa:	f000 fb67 	bl	8004ccc <vMBMasterPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
 80045fe:	f000 f998 	bl	8004932 <ExitCriticalSection>
}
 8004602:	bd08      	pop	{r3, pc}

08004604 <eMBMasterRTUReceive>:

eMBErrorCode
eMBMasterRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 8004604:	b570      	push	{r4, r5, r6, lr}
 8004606:	4606      	mov	r6, r0
 8004608:	460d      	mov	r5, r1
 800460a:	4614      	mov	r4, r2
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
 800460c:	f000 f990 	bl	8004930 <EnterCriticalSection>
   // assert_param( usMasterRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usMasterRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 8004610:	4b0e      	ldr	r3, [pc, #56]	; (800464c <eMBMasterRTUReceive+0x48>)
 8004612:	881b      	ldrh	r3, [r3, #0]
 8004614:	b29b      	uxth	r3, r3
 8004616:	2b03      	cmp	r3, #3
 8004618:	d804      	bhi.n	8004624 <eMBMasterRTUReceive+0x20>
        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucMasterRTURcvBuf[MB_SER_PDU_PDU_OFF];
    }
    else
    {
        eStatus = MB_EIO;
 800461a:	2405      	movs	r4, #5
    }

    EXIT_CRITICAL_SECTION(  );
 800461c:	f000 f989 	bl	8004932 <ExitCriticalSection>
    return eStatus;
}
 8004620:	4620      	mov	r0, r4
 8004622:	bd70      	pop	{r4, r5, r6, pc}
        && ( usMBCRC16( ( UCHAR * ) ucMasterRTURcvBuf, usMasterRcvBufferPos ) == 0 ) )
 8004624:	4b09      	ldr	r3, [pc, #36]	; (800464c <eMBMasterRTUReceive+0x48>)
 8004626:	8819      	ldrh	r1, [r3, #0]
 8004628:	b289      	uxth	r1, r1
 800462a:	4809      	ldr	r0, [pc, #36]	; (8004650 <eMBMasterRTUReceive+0x4c>)
 800462c:	f7ff fdd2 	bl	80041d4 <usMBCRC16>
 8004630:	b950      	cbnz	r0, 8004648 <eMBMasterRTUReceive+0x44>
        *pucRcvAddress = ucMasterRTURcvBuf[MB_SER_PDU_ADDR_OFF];
 8004632:	4b07      	ldr	r3, [pc, #28]	; (8004650 <eMBMasterRTUReceive+0x4c>)
 8004634:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004638:	7032      	strb	r2, [r6, #0]
        *pusLength = ( USHORT )( usMasterRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 800463a:	4a04      	ldr	r2, [pc, #16]	; (800464c <eMBMasterRTUReceive+0x48>)
 800463c:	8812      	ldrh	r2, [r2, #0]
 800463e:	3a03      	subs	r2, #3
 8004640:	8022      	strh	r2, [r4, #0]
        *pucFrame = ( UCHAR * ) & ucMasterRTURcvBuf[MB_SER_PDU_PDU_OFF];
 8004642:	602b      	str	r3, [r5, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 8004644:	2400      	movs	r4, #0
        *pucFrame = ( UCHAR * ) & ucMasterRTURcvBuf[MB_SER_PDU_PDU_OFF];
 8004646:	e7e9      	b.n	800461c <eMBMasterRTUReceive+0x18>
        eStatus = MB_EIO;
 8004648:	2405      	movs	r4, #5
 800464a:	e7e7      	b.n	800461c <eMBMasterRTUReceive+0x18>
 800464c:	2000145a 	.word	0x2000145a
 8004650:	2000125c 	.word	0x2000125c

08004654 <eMBMasterRTUSend>:

eMBErrorCode
eMBMasterRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 8004654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    if ( ucSlaveAddress > MB_MASTER_TOTAL_SLAVE_NUM ) return MB_EINVAL;
 8004658:	2820      	cmp	r0, #32
 800465a:	d83c      	bhi.n	80046d6 <eMBMasterRTUSend+0x82>
 800465c:	4604      	mov	r4, r0
 800465e:	460e      	mov	r6, r1
 8004660:	4615      	mov	r5, r2

    ENTER_CRITICAL_SECTION(  );
 8004662:	f000 f965 	bl	8004930 <EnterCriticalSection>

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_M_RX_IDLE )
 8004666:	4b1d      	ldr	r3, [pc, #116]	; (80046dc <eMBMasterRTUSend+0x88>)
 8004668:	781b      	ldrb	r3, [r3, #0]
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b01      	cmp	r3, #1
 800466e:	d005      	beq.n	800467c <eMBMasterRTUSend+0x28>
        eSndState = STATE_M_TX_XMIT;
        vMBMasterPortSerialEnable( FALSE, TRUE );
    }
    else
    {
        eStatus = MB_EIO;
 8004670:	2405      	movs	r4, #5
    }
    EXIT_CRITICAL_SECTION(  );
 8004672:	f000 f95e 	bl	8004932 <ExitCriticalSection>
    return eStatus;
}
 8004676:	4620      	mov	r0, r4
 8004678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        pucMasterSndBufferCur = ( UCHAR * ) pucFrame - 1;
 800467c:	1e70      	subs	r0, r6, #1
 800467e:	4b18      	ldr	r3, [pc, #96]	; (80046e0 <eMBMasterRTUSend+0x8c>)
 8004680:	6018      	str	r0, [r3, #0]
        usMasterSndBufferCount = 1;
 8004682:	4f18      	ldr	r7, [pc, #96]	; (80046e4 <eMBMasterRTUSend+0x90>)
 8004684:	f04f 0801 	mov.w	r8, #1
 8004688:	f8a7 8000 	strh.w	r8, [r7]
        pucMasterSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 800468c:	f806 4c01 	strb.w	r4, [r6, #-1]
        usMasterSndBufferCount += usLength;
 8004690:	883a      	ldrh	r2, [r7, #0]
 8004692:	442a      	add	r2, r5
 8004694:	b292      	uxth	r2, r2
 8004696:	803a      	strh	r2, [r7, #0]
        usCRC16 = usMBCRC16( ( UCHAR * ) pucMasterSndBufferCur, usMasterSndBufferCount );
 8004698:	8839      	ldrh	r1, [r7, #0]
 800469a:	b289      	uxth	r1, r1
 800469c:	f7ff fd9a 	bl	80041d4 <usMBCRC16>
        ucMasterRTUSndBuf[usMasterSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 80046a0:	883b      	ldrh	r3, [r7, #0]
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	eb03 0208 	add.w	r2, r3, r8
 80046a8:	b292      	uxth	r2, r2
 80046aa:	803a      	strh	r2, [r7, #0]
 80046ac:	b2c2      	uxtb	r2, r0
 80046ae:	490e      	ldr	r1, [pc, #56]	; (80046e8 <eMBMasterRTUSend+0x94>)
 80046b0:	54ca      	strb	r2, [r1, r3]
        ucMasterRTUSndBuf[usMasterSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 80046b2:	883b      	ldrh	r3, [r7, #0]
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	eb03 0208 	add.w	r2, r3, r8
 80046ba:	b292      	uxth	r2, r2
 80046bc:	803a      	strh	r2, [r7, #0]
 80046be:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80046c2:	54c8      	strb	r0, [r1, r3]
        eSndState = STATE_M_TX_XMIT;
 80046c4:	4b09      	ldr	r3, [pc, #36]	; (80046ec <eMBMasterRTUSend+0x98>)
 80046c6:	f883 8000 	strb.w	r8, [r3]
        vMBMasterPortSerialEnable( FALSE, TRUE );
 80046ca:	4641      	mov	r1, r8
 80046cc:	2000      	movs	r0, #0
 80046ce:	f000 fa41 	bl	8004b54 <vMBMasterPortSerialEnable>
    eMBErrorCode    eStatus = MB_ENOERR;
 80046d2:	2400      	movs	r4, #0
 80046d4:	e7cd      	b.n	8004672 <eMBMasterRTUSend+0x1e>
    if ( ucSlaveAddress > MB_MASTER_TOTAL_SLAVE_NUM ) return MB_EINVAL;
 80046d6:	2402      	movs	r4, #2
 80046d8:	e7cd      	b.n	8004676 <eMBMasterRTUSend+0x22>
 80046da:	bf00      	nop
 80046dc:	20001253 	.word	0x20001253
 80046e0:	20001258 	.word	0x20001258
 80046e4:	2000145e 	.word	0x2000145e
 80046e8:	2000135c 	.word	0x2000135c
 80046ec:	20001254 	.word	0x20001254

080046f0 <xMBMasterRTUReceiveFSM>:

BOOL
xMBMasterRTUReceiveFSM( void )
{
 80046f0:	b500      	push	{lr}
 80046f2:	b083      	sub	sp, #12
    UCHAR           ucByte;

    //assert_param(( eSndState == STATE_M_TX_IDLE ) || ( eSndState == STATE_M_TX_XFWR ));

    /* Always read the character. */
    ( void )xMBMasterPortSerialGetByte( ( CHAR * ) & ucByte );
 80046f4:	f10d 0007 	add.w	r0, sp, #7
 80046f8:	f000 fa68 	bl	8004bcc <xMBMasterPortSerialGetByte>

    switch ( eRcvState )
 80046fc:	4b1e      	ldr	r3, [pc, #120]	; (8004778 <xMBMasterRTUReceiveFSM+0x88>)
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	b2db      	uxtb	r3, r3
 8004702:	2b03      	cmp	r3, #3
 8004704:	d805      	bhi.n	8004712 <xMBMasterRTUReceiveFSM+0x22>
 8004706:	e8df f003 	tbb	[pc, r3]
 800470a:	0b02      	.short	0x0b02
 800470c:	0821      	.short	0x0821
    {
        /* If we have received a character in the init state we have to
         * wait until the frame is finished.
         */
    case STATE_M_RX_INIT:
        vMBMasterPortTimersT35Enable( );
 800470e:	f000 fab9 	bl	8004c84 <vMBMasterPortTimersT35Enable>
        }
        vMBMasterPortTimersT35Enable();
        break;
    }
    return xTaskNeedSwitch;
}
 8004712:	2000      	movs	r0, #0
 8004714:	b003      	add	sp, #12
 8004716:	f85d fb04 	ldr.w	pc, [sp], #4
        vMBMasterPortTimersT35Enable( );
 800471a:	f000 fab3 	bl	8004c84 <vMBMasterPortTimersT35Enable>
        break;
 800471e:	e7f8      	b.n	8004712 <xMBMasterRTUReceiveFSM+0x22>
        vMBMasterPortTimersDisable( );
 8004720:	f000 fad4 	bl	8004ccc <vMBMasterPortTimersDisable>
        eSndState = STATE_M_TX_IDLE;
 8004724:	2300      	movs	r3, #0
 8004726:	4a15      	ldr	r2, [pc, #84]	; (800477c <xMBMasterRTUReceiveFSM+0x8c>)
 8004728:	7013      	strb	r3, [r2, #0]
        usMasterRcvBufferPos = 0;
 800472a:	4a15      	ldr	r2, [pc, #84]	; (8004780 <xMBMasterRTUReceiveFSM+0x90>)
 800472c:	8013      	strh	r3, [r2, #0]
        ucMasterRTURcvBuf[usMasterRcvBufferPos++] = ucByte;
 800472e:	8813      	ldrh	r3, [r2, #0]
 8004730:	b29b      	uxth	r3, r3
 8004732:	1c59      	adds	r1, r3, #1
 8004734:	b289      	uxth	r1, r1
 8004736:	8011      	strh	r1, [r2, #0]
 8004738:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800473c:	4a11      	ldr	r2, [pc, #68]	; (8004784 <xMBMasterRTUReceiveFSM+0x94>)
 800473e:	54d1      	strb	r1, [r2, r3]
        eRcvState = STATE_M_RX_RCV;
 8004740:	4b0d      	ldr	r3, [pc, #52]	; (8004778 <xMBMasterRTUReceiveFSM+0x88>)
 8004742:	2202      	movs	r2, #2
 8004744:	701a      	strb	r2, [r3, #0]
        vMBMasterPortTimersT35Enable( );
 8004746:	f000 fa9d 	bl	8004c84 <vMBMasterPortTimersT35Enable>
        break;
 800474a:	e7e2      	b.n	8004712 <xMBMasterRTUReceiveFSM+0x22>
        if( usMasterRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 800474c:	4b0c      	ldr	r3, [pc, #48]	; (8004780 <xMBMasterRTUReceiveFSM+0x90>)
 800474e:	881b      	ldrh	r3, [r3, #0]
 8004750:	b29b      	uxth	r3, r3
 8004752:	2bff      	cmp	r3, #255	; 0xff
 8004754:	d80c      	bhi.n	8004770 <xMBMasterRTUReceiveFSM+0x80>
            ucMasterRTURcvBuf[usMasterRcvBufferPos++] = ucByte;
 8004756:	490a      	ldr	r1, [pc, #40]	; (8004780 <xMBMasterRTUReceiveFSM+0x90>)
 8004758:	880b      	ldrh	r3, [r1, #0]
 800475a:	b29b      	uxth	r3, r3
 800475c:	1c5a      	adds	r2, r3, #1
 800475e:	b292      	uxth	r2, r2
 8004760:	800a      	strh	r2, [r1, #0]
 8004762:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8004766:	4a07      	ldr	r2, [pc, #28]	; (8004784 <xMBMasterRTUReceiveFSM+0x94>)
 8004768:	54d1      	strb	r1, [r2, r3]
        vMBMasterPortTimersT35Enable();
 800476a:	f000 fa8b 	bl	8004c84 <vMBMasterPortTimersT35Enable>
        break;
 800476e:	e7d0      	b.n	8004712 <xMBMasterRTUReceiveFSM+0x22>
            eRcvState = STATE_M_RX_ERROR;
 8004770:	4b01      	ldr	r3, [pc, #4]	; (8004778 <xMBMasterRTUReceiveFSM+0x88>)
 8004772:	2203      	movs	r2, #3
 8004774:	701a      	strb	r2, [r3, #0]
 8004776:	e7f8      	b.n	800476a <xMBMasterRTUReceiveFSM+0x7a>
 8004778:	20001253 	.word	0x20001253
 800477c:	20001254 	.word	0x20001254
 8004780:	2000145a 	.word	0x2000145a
 8004784:	2000125c 	.word	0x2000125c

08004788 <xMBMasterRTUTransmitFSM>:

BOOL
xMBMasterRTUTransmitFSM( void )
{
 8004788:	b510      	push	{r4, lr}
    BOOL            xNeedPoll = FALSE;

    //assert_param( eRcvState == STATE_M_RX_IDLE );

    switch ( eSndState )
 800478a:	4b1c      	ldr	r3, [pc, #112]	; (80047fc <xMBMasterRTUTransmitFSM+0x74>)
 800478c:	781b      	ldrb	r3, [r3, #0]
 800478e:	b12b      	cbz	r3, 800479c <xMBMasterRTUTransmitFSM+0x14>
 8004790:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004794:	2a01      	cmp	r2, #1
 8004796:	d006      	beq.n	80047a6 <xMBMasterRTUTransmitFSM+0x1e>
    default:
        break;
    }

    return xNeedPoll;
}
 8004798:	2000      	movs	r0, #0
 800479a:	bd10      	pop	{r4, pc}
        vMBMasterPortSerialEnable( TRUE, FALSE );
 800479c:	2100      	movs	r1, #0
 800479e:	2001      	movs	r0, #1
 80047a0:	f000 f9d8 	bl	8004b54 <vMBMasterPortSerialEnable>
        break;
 80047a4:	e7f8      	b.n	8004798 <xMBMasterRTUTransmitFSM+0x10>
        if( usMasterSndBufferCount != 0 )
 80047a6:	4b16      	ldr	r3, [pc, #88]	; (8004800 <xMBMasterRTUTransmitFSM+0x78>)
 80047a8:	881b      	ldrh	r3, [r3, #0]
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	b16b      	cbz	r3, 80047ca <xMBMasterRTUTransmitFSM+0x42>
            xMBMasterPortSerialPutByte( ( CHAR )*pucMasterSndBufferCur );
 80047ae:	4c15      	ldr	r4, [pc, #84]	; (8004804 <xMBMasterRTUTransmitFSM+0x7c>)
 80047b0:	6823      	ldr	r3, [r4, #0]
 80047b2:	7818      	ldrb	r0, [r3, #0]
 80047b4:	f000 f9fa 	bl	8004bac <xMBMasterPortSerialPutByte>
            pucMasterSndBufferCur++;  /* next byte in sendbuffer. */
 80047b8:	6823      	ldr	r3, [r4, #0]
 80047ba:	3301      	adds	r3, #1
 80047bc:	6023      	str	r3, [r4, #0]
            usMasterSndBufferCount--;
 80047be:	4a10      	ldr	r2, [pc, #64]	; (8004800 <xMBMasterRTUTransmitFSM+0x78>)
 80047c0:	8813      	ldrh	r3, [r2, #0]
 80047c2:	3b01      	subs	r3, #1
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	8013      	strh	r3, [r2, #0]
 80047c8:	e7e6      	b.n	8004798 <xMBMasterRTUTransmitFSM+0x10>
            xFrameIsBroadcast = ( ucMasterRTUSndBuf[MB_SER_PDU_ADDR_OFF] == MB_ADDRESS_BROADCAST ) ? TRUE : FALSE;
 80047ca:	4b0f      	ldr	r3, [pc, #60]	; (8004808 <xMBMasterRTUTransmitFSM+0x80>)
 80047cc:	781b      	ldrb	r3, [r3, #0]
 80047ce:	fab3 f383 	clz	r3, r3
 80047d2:	095b      	lsrs	r3, r3, #5
 80047d4:	4c0d      	ldr	r4, [pc, #52]	; (800480c <xMBMasterRTUTransmitFSM+0x84>)
 80047d6:	7023      	strb	r3, [r4, #0]
            vMBMasterPortSerialEnable( TRUE, FALSE );
 80047d8:	2100      	movs	r1, #0
 80047da:	2001      	movs	r0, #1
 80047dc:	f000 f9ba 	bl	8004b54 <vMBMasterPortSerialEnable>
            eSndState = STATE_M_TX_XFWR;
 80047e0:	4b06      	ldr	r3, [pc, #24]	; (80047fc <xMBMasterRTUTransmitFSM+0x74>)
 80047e2:	2202      	movs	r2, #2
 80047e4:	701a      	strb	r2, [r3, #0]
            if ( xFrameIsBroadcast == TRUE )
 80047e6:	7823      	ldrb	r3, [r4, #0]
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d002      	beq.n	80047f4 <xMBMasterRTUTransmitFSM+0x6c>
                vMBMasterPortTimersRespondTimeoutEnable( );
 80047ee:	f000 fa62 	bl	8004cb6 <vMBMasterPortTimersRespondTimeoutEnable>
 80047f2:	e7d1      	b.n	8004798 <xMBMasterRTUTransmitFSM+0x10>
                vMBMasterPortTimersConvertDelayEnable( );
 80047f4:	f000 fa54 	bl	8004ca0 <vMBMasterPortTimersConvertDelayEnable>
 80047f8:	e7ce      	b.n	8004798 <xMBMasterRTUTransmitFSM+0x10>
 80047fa:	bf00      	nop
 80047fc:	20001254 	.word	0x20001254
 8004800:	2000145e 	.word	0x2000145e
 8004804:	20001258 	.word	0x20001258
 8004808:	2000135c 	.word	0x2000135c
 800480c:	20001460 	.word	0x20001460

08004810 <xMBMasterRTUTimerExpired>:

BOOL
xMBMasterRTUTimerExpired(void)
{
 8004810:	b510      	push	{r4, lr}
    BOOL xNeedPoll = FALSE;

    switch (eRcvState)
 8004812:	4b20      	ldr	r3, [pc, #128]	; (8004894 <xMBMasterRTUTimerExpired+0x84>)
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	b2db      	uxtb	r3, r3
 8004818:	2b02      	cmp	r3, #2
 800481a:	d01c      	beq.n	8004856 <xMBMasterRTUTimerExpired+0x46>
 800481c:	2b03      	cmp	r3, #3
 800481e:	d01f      	beq.n	8004860 <xMBMasterRTUTimerExpired+0x50>
 8004820:	b1a3      	cbz	r3, 800484c <xMBMasterRTUTimerExpired+0x3c>
 8004822:	2400      	movs	r4, #0
      //  assert_param(
      //          ( eRcvState == STATE_M_RX_INIT ) || ( eRcvState == STATE_M_RX_RCV ) ||
      //          ( eRcvState == STATE_M_RX_ERROR ) || ( eRcvState == STATE_M_RX_IDLE ));
        break;
    }
    eRcvState = STATE_M_RX_IDLE;
 8004824:	4b1b      	ldr	r3, [pc, #108]	; (8004894 <xMBMasterRTUTimerExpired+0x84>)
 8004826:	2201      	movs	r2, #1
 8004828:	701a      	strb	r2, [r3, #0]

    switch (eSndState)
 800482a:	4b1b      	ldr	r3, [pc, #108]	; (8004898 <xMBMasterRTUTimerExpired+0x88>)
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	b2db      	uxtb	r3, r3
 8004830:	2b02      	cmp	r3, #2
 8004832:	d01d      	beq.n	8004870 <xMBMasterRTUTimerExpired+0x60>
    default:
       // assert_param(
          //      ( eSndState == STATE_M_TX_XFWR ) || ( eSndState == STATE_M_TX_IDLE ));
        break;
    }
    eSndState = STATE_M_TX_IDLE;
 8004834:	4b18      	ldr	r3, [pc, #96]	; (8004898 <xMBMasterRTUTimerExpired+0x88>)
 8004836:	2200      	movs	r2, #0
 8004838:	701a      	strb	r2, [r3, #0]

    vMBMasterPortTimersDisable( );
 800483a:	f000 fa47 	bl	8004ccc <vMBMasterPortTimersDisable>
    /* If timer mode is convert delay, the master event then turns EV_MASTER_EXECUTE status. */
    if (eMasterCurTimerMode == MB_TMODE_CONVERT_DELAY) {
 800483e:	4b17      	ldr	r3, [pc, #92]	; (800489c <xMBMasterRTUTimerExpired+0x8c>)
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2b02      	cmp	r3, #2
 8004846:	d01f      	beq.n	8004888 <xMBMasterRTUTimerExpired+0x78>
        xNeedPoll = xMBMasterPortEventPost( EV_MASTER_EXECUTE_ISR );
    }

    return xNeedPoll;
}
 8004848:	4620      	mov	r0, r4
 800484a:	bd10      	pop	{r4, pc}
        xNeedPoll = xMBMasterPortEventPost(EV_MASTER_READY);
 800484c:	2001      	movs	r0, #1
 800484e:	f000 f87b 	bl	8004948 <xMBMasterPortEventPost>
 8004852:	4604      	mov	r4, r0
        break;
 8004854:	e7e6      	b.n	8004824 <xMBMasterRTUTimerExpired+0x14>
        xNeedPoll = xMBMasterPortEventPost(EV_MASTER_FRAME_RECEIVED);
 8004856:	2002      	movs	r0, #2
 8004858:	f000 f876 	bl	8004948 <xMBMasterPortEventPost>
 800485c:	4604      	mov	r4, r0
        break;
 800485e:	e7e1      	b.n	8004824 <xMBMasterRTUTimerExpired+0x14>
        vMBMasterSetErrorType(EV_ERROR_RECEIVE_DATA);
 8004860:	2001      	movs	r0, #1
 8004862:	f7ff fcb1 	bl	80041c8 <vMBMasterSetErrorType>
        xNeedPoll = xMBMasterPortEventPost( EV_MASTER_ERROR_PROCESS );
 8004866:	2010      	movs	r0, #16
 8004868:	f000 f86e 	bl	8004948 <xMBMasterPortEventPost>
 800486c:	4604      	mov	r4, r0
        break;
 800486e:	e7d9      	b.n	8004824 <xMBMasterRTUTimerExpired+0x14>
        if ( xFrameIsBroadcast == FALSE ) {
 8004870:	4b0b      	ldr	r3, [pc, #44]	; (80048a0 <xMBMasterRTUTimerExpired+0x90>)
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1dd      	bne.n	8004834 <xMBMasterRTUTimerExpired+0x24>
            vMBMasterSetErrorType(EV_ERROR_RESPOND_TIMEOUT);
 8004878:	2000      	movs	r0, #0
 800487a:	f7ff fca5 	bl	80041c8 <vMBMasterSetErrorType>
            xNeedPoll = xMBMasterPortEventPost(EV_MASTER_ERROR_PROCESS);
 800487e:	2010      	movs	r0, #16
 8004880:	f000 f862 	bl	8004948 <xMBMasterPortEventPost>
 8004884:	4604      	mov	r4, r0
 8004886:	e7d5      	b.n	8004834 <xMBMasterRTUTimerExpired+0x24>
        xNeedPoll = xMBMasterPortEventPost( EV_MASTER_EXECUTE_ISR );
 8004888:	f44f 7000 	mov.w	r0, #512	; 0x200
 800488c:	f000 f85c 	bl	8004948 <xMBMasterPortEventPost>
 8004890:	4604      	mov	r4, r0
 8004892:	e7d9      	b.n	8004848 <xMBMasterRTUTimerExpired+0x38>
 8004894:	20001253 	.word	0x20001253
 8004898:	20001254 	.word	0x20001254
 800489c:	20001252 	.word	0x20001252
 80048a0:	20001460 	.word	0x20001460

080048a4 <vMBMasterGetPDUSndBuf>:
}

/* Get Modbus Master send PDU's buffer address pointer.*/
void vMBMasterGetPDUSndBuf( UCHAR ** pucFrame )
{
    *pucFrame = ( UCHAR * ) &ucMasterRTUSndBuf[MB_SER_PDU_PDU_OFF];
 80048a4:	4b01      	ldr	r3, [pc, #4]	; (80048ac <vMBMasterGetPDUSndBuf+0x8>)
 80048a6:	6003      	str	r3, [r0, #0]
}
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	2000135d 	.word	0x2000135d

080048b0 <usMBMasterGetPDUSndLength>:
}

/* Get Modbus Master send PDU's buffer length.*/
USHORT usMBMasterGetPDUSndLength( void )
{
    return usMasterSendPDULength;
 80048b0:	4b01      	ldr	r3, [pc, #4]	; (80048b8 <usMBMasterGetPDUSndLength+0x8>)
 80048b2:	8818      	ldrh	r0, [r3, #0]
}
 80048b4:	b280      	uxth	r0, r0
 80048b6:	4770      	bx	lr
 80048b8:	2000145c 	.word	0x2000145c

080048bc <vMBMasterSetCurTimerMode>:

/* Set Modbus Master current timer mode.*/
void vMBMasterSetCurTimerMode( eMBMasterTimerMode eMBTimerMode )
{
    eMasterCurTimerMode = eMBTimerMode;
 80048bc:	4b01      	ldr	r3, [pc, #4]	; (80048c4 <vMBMasterSetCurTimerMode+0x8>)
 80048be:	7018      	strb	r0, [r3, #0]
}
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	20001252 	.word	0x20001252

080048c8 <xMBMasterRequestIsBroadcast>:

/* The master request is broadcast? */
BOOL xMBMasterRequestIsBroadcast( void ){
    return xFrameIsBroadcast;
 80048c8:	4b01      	ldr	r3, [pc, #4]	; (80048d0 <xMBMasterRequestIsBroadcast+0x8>)
 80048ca:	7818      	ldrb	r0, [r3, #0]
}
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	20001460 	.word	0x20001460

080048d4 <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
 80048d4:	b530      	push	{r4, r5, lr}
  //  assert_param( ucNBits <= 8 );
  //  assert_param( ( size_t )BITS_UCHAR == sizeof( UCHAR ) * 8 );

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 80048d6:	08cc      	lsrs	r4, r1, #3
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 80048d8:	f104 0e01 	add.w	lr, r4, #1
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 80048dc:	f04f 0c01 	mov.w	ip, #1
 80048e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80048e4:	f10c 3cff 	add.w	ip, ip, #4294967295
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;
 80048e8:	fa1f fc8c 	uxth.w	ip, ip
 80048ec:	eba1 02c4 	sub.w	r2, r1, r4, lsl #3
 80048f0:	fa0c fc02 	lsl.w	ip, ip, r2
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 80048f4:	f810 500e 	ldrb.w	r5, [r0, lr]
 80048f8:	5d02      	ldrb	r2, [r0, r4]
 80048fa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 80048fe:	ea22 020c 	bic.w	r2, r2, ip
    usValue <<= usNPreBits;
 8004902:	f001 0107 	and.w	r1, r1, #7
 8004906:	408b      	lsls	r3, r1
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 8004908:	4313      	orrs	r3, r2
 800490a:	b21b      	sxth	r3, r3

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
 800490c:	5503      	strb	r3, [r0, r4]
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
 800490e:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8004912:	f800 300e 	strb.w	r3, [r0, lr]
}
 8004916:	bd30      	pop	{r4, r5, pc}

08004918 <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
 8004918:	2801      	cmp	r0, #1
 800491a:	d005      	beq.n	8004928 <prveMBError2Exception+0x10>
 800491c:	2807      	cmp	r0, #7
 800491e:	d005      	beq.n	800492c <prveMBError2Exception+0x14>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
 8004920:	2800      	cmp	r0, #0
 8004922:	bf18      	it	ne
 8004924:	2004      	movne	r0, #4
 8004926:	4770      	bx	lr
    switch ( eErrorCode )
 8004928:	2002      	movs	r0, #2
 800492a:	4770      	bx	lr
        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
            break;

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
 800492c:	2006      	movs	r0, #6
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
 800492e:	4770      	bx	lr

08004930 <EnterCriticalSection>:

/* ----------------------- Start implementation -----------------------------*/
void EnterCriticalSection(void)
{
  //  rt_enter_critical();
}
 8004930:	4770      	bx	lr

08004932 <ExitCriticalSection>:

void ExitCriticalSection(void)
{
   // rt_exit_critical();
}
 8004932:	4770      	bx	lr

08004934 <xMBMasterPortEventInit>:
//static struct rt_semaphore xMasterRunRes;
//static struct rt_event     xMasterOsEvent;
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBMasterPortEventInit( void )
{
 8004934:	b508      	push	{r3, lr}
	xMasterOsEventGroupHandle = xGetOSEvent();
 8004936:	f7fc fba9 	bl	800108c <xGetOSEvent>
 800493a:	4b02      	ldr	r3, [pc, #8]	; (8004944 <xMBMasterPortEventInit+0x10>)
 800493c:	6018      	str	r0, [r3, #0]
   // rt_event_init(&xMasterOsEvent,"master event",RT_IPC_FLAG_PRIO);
    return TRUE;
}
 800493e:	2001      	movs	r0, #1
 8004940:	bd08      	pop	{r3, pc}
 8004942:	bf00      	nop
 8004944:	20001464 	.word	0x20001464

08004948 <xMBMasterPortEventPost>:

BOOL
xMBMasterPortEventPost( eMBMasterEventType eEvent )
{
 8004948:	b500      	push	{lr}
 800494a:	b083      	sub	sp, #12
 800494c:	4601      	mov	r1, r0
	BaseType_t xHigherPriorityTaskWoken, xResult;
	eMBMasterEventType xEvent = eEvent;

	    switch (xEvent)
 800494e:	2820      	cmp	r0, #32
 8004950:	d84a      	bhi.n	80049e8 <xMBMasterPortEventPost+0xa0>
 8004952:	b918      	cbnz	r0, 800495c <xMBMasterPortEventPost+0x14>
		    default:
		    	break;
		}
 //   rt_event_send(&xMasterOsEvent, eEvent);
    return (TRUE);
}
 8004954:	2001      	movs	r0, #1
 8004956:	b003      	add	sp, #12
 8004958:	f85d fb04 	ldr.w	pc, [sp], #4
	    switch (xEvent)
 800495c:	1e43      	subs	r3, r0, #1
 800495e:	2b1f      	cmp	r3, #31
 8004960:	d8f8      	bhi.n	8004954 <xMBMasterPortEventPost+0xc>
 8004962:	a201      	add	r2, pc, #4	; (adr r2, 8004968 <xMBMasterPortEventPost+0x20>)
 8004964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004968:	08004a11 	.word	0x08004a11
 800496c:	08004a11 	.word	0x08004a11
 8004970:	08004955 	.word	0x08004955
 8004974:	08004a07 	.word	0x08004a07
 8004978:	08004955 	.word	0x08004955
 800497c:	08004955 	.word	0x08004955
 8004980:	08004955 	.word	0x08004955
 8004984:	08004a07 	.word	0x08004a07
 8004988:	08004955 	.word	0x08004955
 800498c:	08004955 	.word	0x08004955
 8004990:	08004955 	.word	0x08004955
 8004994:	08004955 	.word	0x08004955
 8004998:	08004955 	.word	0x08004955
 800499c:	08004955 	.word	0x08004955
 80049a0:	08004955 	.word	0x08004955
 80049a4:	08004a11 	.word	0x08004a11
 80049a8:	08004955 	.word	0x08004955
 80049ac:	08004955 	.word	0x08004955
 80049b0:	08004955 	.word	0x08004955
 80049b4:	08004955 	.word	0x08004955
 80049b8:	08004955 	.word	0x08004955
 80049bc:	08004955 	.word	0x08004955
 80049c0:	08004955 	.word	0x08004955
 80049c4:	08004955 	.word	0x08004955
 80049c8:	08004955 	.word	0x08004955
 80049cc:	08004955 	.word	0x08004955
 80049d0:	08004955 	.word	0x08004955
 80049d4:	08004955 	.word	0x08004955
 80049d8:	08004955 	.word	0x08004955
 80049dc:	08004955 	.word	0x08004955
 80049e0:	08004955 	.word	0x08004955
 80049e4:	08004a07 	.word	0x08004a07
 80049e8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80049ec:	d00b      	beq.n	8004a06 <xMBMasterPortEventPost+0xbe>
 80049ee:	d906      	bls.n	80049fe <xMBMasterPortEventPost+0xb6>
 80049f0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80049f4:	d1ae      	bne.n	8004954 <xMBMasterPortEventPost+0xc>
		    		xHigherPriorityTaskWoken = pdFALSE;
 80049f6:	2300      	movs	r3, #0
 80049f8:	9301      	str	r3, [sp, #4]
		    			 xEvent = EV_MASTER_EXECUTE;
 80049fa:	2104      	movs	r1, #4
 80049fc:	e00f      	b.n	8004a1e <xMBMasterPortEventPost+0xd6>
	    switch (xEvent)
 80049fe:	2840      	cmp	r0, #64	; 0x40
 8004a00:	d001      	beq.n	8004a06 <xMBMasterPortEventPost+0xbe>
 8004a02:	2880      	cmp	r0, #128	; 0x80
 8004a04:	d1a6      	bne.n	8004954 <xMBMasterPortEventPost+0xc>
		    	xEventGroupSetBits(xMasterOsEventGroupHandle,xEvent);
 8004a06:	4b10      	ldr	r3, [pc, #64]	; (8004a48 <xMBMasterPortEventPost+0x100>)
 8004a08:	6818      	ldr	r0, [r3, #0]
 8004a0a:	f000 fc31 	bl	8005270 <xEventGroupSetBits>
    return (TRUE);
 8004a0e:	e7a1      	b.n	8004954 <xMBMasterPortEventPost+0xc>
		    		xHigherPriorityTaskWoken = pdFALSE;
 8004a10:	2300      	movs	r3, #0
 8004a12:	9301      	str	r3, [sp, #4]
		    			 xEvent = EV_MASTER_EXECUTE;
 8004a14:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004a18:	bf14      	ite	ne
 8004a1a:	4601      	movne	r1, r0
 8004a1c:	2104      	moveq	r1, #4
		    		 xResult = xEventGroupSetBitsFromISR(
 8004a1e:	aa01      	add	r2, sp, #4
 8004a20:	4b09      	ldr	r3, [pc, #36]	; (8004a48 <xMBMasterPortEventPost+0x100>)
 8004a22:	6818      	ldr	r0, [r3, #0]
 8004a24:	f000 fc72 	bl	800530c <xEventGroupSetBitsFromISR>
		    		  if( xResult != pdFAIL )
 8004a28:	2800      	cmp	r0, #0
 8004a2a:	d093      	beq.n	8004954 <xMBMasterPortEventPost+0xc>
		    		      portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8004a2c:	9b01      	ldr	r3, [sp, #4]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d090      	beq.n	8004954 <xMBMasterPortEventPost+0xc>
 8004a32:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004a36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a3a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004a3e:	f3bf 8f4f 	dsb	sy
 8004a42:	f3bf 8f6f 	isb	sy
 8004a46:	e785      	b.n	8004954 <xMBMasterPortEventPost+0xc>
 8004a48:	20001464 	.word	0x20001464

08004a4c <xMBMasterPortEventGet>:

BOOL
xMBMasterPortEventGet( eMBMasterEventType * eEvent )
{
 8004a4c:	b530      	push	{r4, r5, lr}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	4605      	mov	r5, r0

	 EventBits_t recvedEvent;
	 recvedEvent = xEventGroupWaitBits(xMasterOsEventGroupHandle,    EV_MASTER_READY | EV_MASTER_FRAME_RECEIVED | EV_MASTER_EXECUTE |
 8004a52:	f04f 33ff 	mov.w	r3, #4294967295
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	2300      	movs	r3, #0
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	211f      	movs	r1, #31
 8004a5e:	4c11      	ldr	r4, [pc, #68]	; (8004aa4 <xMBMasterPortEventGet+0x58>)
 8004a60:	6820      	ldr	r0, [r4, #0]
 8004a62:	f000 fb7a 	bl	800515a <xEventGroupWaitBits>
            EV_MASTER_READY | EV_MASTER_FRAME_RECEIVED | EV_MASTER_EXECUTE |
            EV_MASTER_FRAME_SENT | EV_MASTER_ERROR_PROCESS,
            RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, RT_WAITING_FOREVER,
            &recvedEvent);
    /the enum type couldn't convert to int type */
    switch (recvedEvent)
 8004a66:	1e43      	subs	r3, r0, #1
 8004a68:	2b0f      	cmp	r3, #15
 8004a6a:	d80b      	bhi.n	8004a84 <xMBMasterPortEventGet+0x38>
 8004a6c:	e8df f003 	tbb	[pc, r3]
 8004a70:	100a0d08 	.word	0x100a0d08
 8004a74:	130a0a0a 	.word	0x130a0a0a
 8004a78:	0a0a0a0a 	.word	0x0a0a0a0a
 8004a7c:	160a0a0a 	.word	0x160a0a0a
    {
    case EV_MASTER_READY:
        *eEvent = EV_MASTER_READY;
 8004a80:	2301      	movs	r3, #1
 8004a82:	802b      	strh	r3, [r5, #0]
    case EV_MASTER_ERROR_PROCESS:
        *eEvent = EV_MASTER_ERROR_PROCESS;
        break;
    }
    return TRUE;
}
 8004a84:	2001      	movs	r0, #1
 8004a86:	b003      	add	sp, #12
 8004a88:	bd30      	pop	{r4, r5, pc}
        *eEvent = EV_MASTER_FRAME_RECEIVED;
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	802b      	strh	r3, [r5, #0]
        break;
 8004a8e:	e7f9      	b.n	8004a84 <xMBMasterPortEventGet+0x38>
        *eEvent = EV_MASTER_EXECUTE;
 8004a90:	2304      	movs	r3, #4
 8004a92:	802b      	strh	r3, [r5, #0]
        break;
 8004a94:	e7f6      	b.n	8004a84 <xMBMasterPortEventGet+0x38>
        *eEvent = EV_MASTER_FRAME_SENT;
 8004a96:	2308      	movs	r3, #8
 8004a98:	802b      	strh	r3, [r5, #0]
        break;
 8004a9a:	e7f3      	b.n	8004a84 <xMBMasterPortEventGet+0x38>
        *eEvent = EV_MASTER_ERROR_PROCESS;
 8004a9c:	2310      	movs	r3, #16
 8004a9e:	802b      	strh	r3, [r5, #0]
        break;
 8004aa0:	e7f0      	b.n	8004a84 <xMBMasterPortEventGet+0x38>
 8004aa2:	bf00      	nop
 8004aa4:	20001464 	.word	0x20001464

08004aa8 <vMBMasterOsResInit>:
 *
 */
void vMBMasterOsResInit( void )
{
   // rt_sem_init(&xMasterRunRes, "master res", 0x01 , RT_IPC_FLAG_PRIO);
}
 8004aa8:	4770      	bx	lr

08004aaa <vMBMasterRunResRelease>:
 */
void vMBMasterRunResRelease( void )
{
    /* release resource */
   // rt_sem_release(&xMasterRunRes);
}
 8004aaa:	4770      	bx	lr

08004aac <vMBMasterErrorCBRespondTimeout>:
 * @param pucPDUData PDU buffer data
 * @param ucPDULength PDU buffer length
 *
 */
void vMBMasterErrorCBRespondTimeout(UCHAR ucDestAddress, const UCHAR* pucPDUData,
        USHORT ucPDULength) {
 8004aac:	b508      	push	{r3, lr}
    /**
     * @note This code is use OS's event mechanism for modbus master protocol stack.
     * If you don't use OS, you can change it.
     */
   // rt_event_send(&xMasterOsEvent, EV_MASTER_ERROR_RESPOND_TIMEOUT);
	xEventGroupSetBits(xMasterOsEventGroupHandle,EV_MASTER_ERROR_RESPOND_TIMEOUT);
 8004aae:	2140      	movs	r1, #64	; 0x40
 8004ab0:	4b02      	ldr	r3, [pc, #8]	; (8004abc <vMBMasterErrorCBRespondTimeout+0x10>)
 8004ab2:	6818      	ldr	r0, [r3, #0]
 8004ab4:	f000 fbdc 	bl	8005270 <xEventGroupSetBits>
    /* You can add your code under here. */

}
 8004ab8:	bd08      	pop	{r3, pc}
 8004aba:	bf00      	nop
 8004abc:	20001464 	.word	0x20001464

08004ac0 <vMBMasterErrorCBReceiveData>:
 * @param pucPDUData PDU buffer data
 * @param ucPDULength PDU buffer length
 *
 */
void vMBMasterErrorCBReceiveData(UCHAR ucDestAddress, const UCHAR* pucPDUData,
        USHORT ucPDULength) {
 8004ac0:	b508      	push	{r3, lr}
    /**
     * @note This code is use OS's event mechanism for modbus master protocol stack.
     * If you don't use OS, you can change it.
     */
  //  rt_event_send(&xMasterOsEvent, EV_MASTER_ERROR_RECEIVE_DATA);
	xEventGroupSetBits(xMasterOsEventGroupHandle,EV_MASTER_ERROR_RECEIVE_DATA);
 8004ac2:	2180      	movs	r1, #128	; 0x80
 8004ac4:	4b02      	ldr	r3, [pc, #8]	; (8004ad0 <vMBMasterErrorCBReceiveData+0x10>)
 8004ac6:	6818      	ldr	r0, [r3, #0]
 8004ac8:	f000 fbd2 	bl	8005270 <xEventGroupSetBits>
    /* You can add your code under here. */

}
 8004acc:	bd08      	pop	{r3, pc}
 8004ace:	bf00      	nop
 8004ad0:	20001464 	.word	0x20001464

08004ad4 <vMBMasterErrorCBExecuteFunction>:
 * @param pucPDUData PDU buffer data
 * @param ucPDULength PDU buffer length
 *
 */
void vMBMasterErrorCBExecuteFunction(UCHAR ucDestAddress, const UCHAR* pucPDUData,
        USHORT ucPDULength) {
 8004ad4:	b508      	push	{r3, lr}
    /**
     * @note This code is use OS's event mechanism for modbus master protocol stack.
     * If you don't use OS, you can change it.
     */
   // rt_event_send(&xMasterOsEvent, EV_MASTER_ERROR_EXECUTE_FUNCTION);
	xEventGroupSetBits(xMasterOsEventGroupHandle,EV_MASTER_ERROR_EXECUTE_FUNCTION);
 8004ad6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ada:	4b02      	ldr	r3, [pc, #8]	; (8004ae4 <vMBMasterErrorCBExecuteFunction+0x10>)
 8004adc:	6818      	ldr	r0, [r3, #0]
 8004ade:	f000 fbc7 	bl	8005270 <xEventGroupSetBits>
    /* You can add your code under here. */

}
 8004ae2:	bd08      	pop	{r3, pc}
 8004ae4:	20001464 	.word	0x20001464

08004ae8 <vMBMasterCBRequestScuuess>:
 * This is modbus master request process success callback function.
 * @note There functions will block modbus master poll while execute OS waiting.
 * So,for real-time of system.Do not execute too much waiting process.
 *
 */
void vMBMasterCBRequestScuuess( void ) {
 8004ae8:	b508      	push	{r3, lr}
    /**
     * @note This code is use OS's event mechanism for modbus master protocol stack.
     * If you don't use OS, you can change it.
     */
  //  rt_event_send(&xMasterOsEvent, EV_MASTER_PROCESS_SUCESS);
	xEventGroupSetBits(xMasterOsEventGroupHandle,EV_MASTER_PROCESS_SUCESS);
 8004aea:	2120      	movs	r1, #32
 8004aec:	4b02      	ldr	r3, [pc, #8]	; (8004af8 <vMBMasterCBRequestScuuess+0x10>)
 8004aee:	6818      	ldr	r0, [r3, #0]
 8004af0:	f000 fbbe 	bl	8005270 <xEventGroupSetBits>
    /* You can add your code under here. */

}
 8004af4:	bd08      	pop	{r3, pc}
 8004af6:	bf00      	nop
 8004af8:	20001464 	.word	0x20001464

08004afc <xMBMasterPortSerialInit>:
//static rt_err_t serial_rx_ind(rt_device_t dev, rt_size_t size);
//static void serial_soft_trans_irq(void* parameter);

/* ----------------------- Start implementation -----------------------------*/
BOOL xMBMasterPortSerialInit(UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity)
{
 8004afc:	b538      	push	{r3, r4, r5, lr}
 8004afe:	460d      	mov	r5, r1
 8004b00:	461c      	mov	r4, r3
	xSerialEventGroupHandle = xGetUARTEvent();
 8004b02:	f7fc fac9 	bl	8001098 <xGetUARTEvent>
 8004b06:	4b11      	ldr	r3, [pc, #68]	; (8004b4c <xMBMasterPortSerialInit+0x50>)
 8004b08:	6018      	str	r0, [r3, #0]
     * set 485 mode receive and transmit control IO
     * @note MODBUS_MASTER_RT_CONTROL_PIN_INDEX need be defined by user
     */
   // rt_pin_mode(MODBUS_MASTER_RT_CONTROL_PIN_INDEX, PIN_MODE_OUTPUT);

    huart1.Init.BaudRate = ulBaudRate;
 8004b0a:	4b11      	ldr	r3, [pc, #68]	; (8004b50 <xMBMasterPortSerialInit+0x54>)
 8004b0c:	605d      	str	r5, [r3, #4]
     huart1.Init.StopBits = UART_STOPBITS_1;
 8004b0e:	2200      	movs	r2, #0
 8004b10:	60da      	str	r2, [r3, #12]

    switch(eParity)
 8004b12:	2c01      	cmp	r4, #1
 8004b14:	d00a      	beq.n	8004b2c <xMBMasterPortSerialInit+0x30>
 8004b16:	2c02      	cmp	r4, #2
 8004b18:	d010      	beq.n	8004b3c <xMBMasterPortSerialInit+0x40>
 8004b1a:	b124      	cbz	r4, 8004b26 <xMBMasterPortSerialInit+0x2a>
    		huart1.Init.Parity = UART_PARITY_EVEN;
    		break;
    }
    /* set serial configure */

    HAL_UART_Init(&huart1);
 8004b1c:	480c      	ldr	r0, [pc, #48]	; (8004b50 <xMBMasterPortSerialInit+0x54>)
 8004b1e:	f7fe fee7 	bl	80038f0 <HAL_UART_Init>
        //           sizeof(serial_soft_trans_irq_stack),
         //          10, 5);
    //rt_thread_startup(&thread_serial_soft_trans_irq);

    return TRUE;
}
 8004b22:	2001      	movs	r0, #1
 8004b24:	bd38      	pop	{r3, r4, r5, pc}
    		huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004b26:	609a      	str	r2, [r3, #8]
    		huart1.Init.Parity = UART_PARITY_NONE;
 8004b28:	611a      	str	r2, [r3, #16]
    		break;
 8004b2a:	e7f7      	b.n	8004b1c <xMBMasterPortSerialInit+0x20>
    		huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8004b2c:	4b08      	ldr	r3, [pc, #32]	; (8004b50 <xMBMasterPortSerialInit+0x54>)
 8004b2e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b32:	609a      	str	r2, [r3, #8]
    	  	huart1.Init.Parity = UART_PARITY_ODD;
 8004b34:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8004b38:	611a      	str	r2, [r3, #16]
    	  	break;
 8004b3a:	e7ef      	b.n	8004b1c <xMBMasterPortSerialInit+0x20>
    		huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8004b3c:	4b04      	ldr	r3, [pc, #16]	; (8004b50 <xMBMasterPortSerialInit+0x54>)
 8004b3e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b42:	609a      	str	r2, [r3, #8]
    		huart1.Init.Parity = UART_PARITY_EVEN;
 8004b44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b48:	611a      	str	r2, [r3, #16]
    		break;
 8004b4a:	e7e7      	b.n	8004b1c <xMBMasterPortSerialInit+0x20>
 8004b4c:	2000146c 	.word	0x2000146c
 8004b50:	200010b4 	.word	0x200010b4

08004b54 <vMBMasterPortSerialEnable>:

void vMBMasterPortSerialEnable(BOOL xRxEnable, BOOL xTxEnable)
{
 8004b54:	b530      	push	{r4, r5, lr}
 8004b56:	b083      	sub	sp, #12
 8004b58:	460c      	mov	r4, r1
 //   rt_uint32_t recved_event;
    if (xRxEnable)
 8004b5a:	b198      	cbz	r0, 8004b84 <vMBMasterPortSerialEnable+0x30>
    {
    	HAL_UART_Receive_IT(&huart1,&rx_data_buf,1);
 8004b5c:	4d10      	ldr	r5, [pc, #64]	; (8004ba0 <vMBMasterPortSerialEnable+0x4c>)
 8004b5e:	2201      	movs	r2, #1
 8004b60:	4910      	ldr	r1, [pc, #64]	; (8004ba4 <vMBMasterPortSerialEnable+0x50>)
 8004b62:	4628      	mov	r0, r5
 8004b64:	f7ff f9c3 	bl	8003eee <HAL_UART_Receive_IT>
        HAL_HalfDuplex_EnableReceiver(&huart1);
 8004b68:	4628      	mov	r0, r5
 8004b6a:	f7ff f98a 	bl	8003e82 <HAL_HalfDuplex_EnableReceiver>
        /* switch 485 to transmit mode */
    //    rt_pin_write(MODBUS_MASTER_RT_CONTROL_PIN_INDEX, PIN_HIGH);
        /* disable RX interrupt */
      //  serial->ops->control(serial, RT_DEVICE_CTRL_CLR_INT, (void *)RT_DEVICE_FLAG_INT_RX);
    }
    if (xTxEnable)
 8004b6e:	b16c      	cbz	r4, 8004b8c <vMBMasterPortSerialEnable+0x38>
    {
        /* start serial transmit */
    	HAL_HalfDuplex_EnableTransmitter(&huart1);
 8004b70:	480b      	ldr	r0, [pc, #44]	; (8004ba0 <vMBMasterPortSerialEnable+0x4c>)
 8004b72:	f7ff f96b 	bl	8003e4c <HAL_HalfDuplex_EnableTransmitter>
    	xEventGroupSetBits(xSerialEventGroupHandle,EVENT_SERIAL_TRANS_START);
 8004b76:	2101      	movs	r1, #1
 8004b78:	4b0b      	ldr	r3, [pc, #44]	; (8004ba8 <vMBMasterPortSerialEnable+0x54>)
 8004b7a:	6818      	ldr	r0, [r3, #0]
 8004b7c:	f000 fb78 	bl	8005270 <xEventGroupSetBits>
    	xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, 0 );
      //  rt_event_recv(&event_serial, EVENT_SERIAL_TRANS_START,
       //         RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, 0,
        //        &recved_event);
    }
}
 8004b80:	b003      	add	sp, #12
 8004b82:	bd30      	pop	{r4, r5, pc}
    	HAL_UART_AbortReceive_IT(&huart1);
 8004b84:	4806      	ldr	r0, [pc, #24]	; (8004ba0 <vMBMasterPortSerialEnable+0x4c>)
 8004b86:	f7fe ff09 	bl	800399c <HAL_UART_AbortReceive_IT>
 8004b8a:	e7f0      	b.n	8004b6e <vMBMasterPortSerialEnable+0x1a>
    	xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, 0 );
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	9300      	str	r3, [sp, #0]
 8004b90:	2201      	movs	r2, #1
 8004b92:	4611      	mov	r1, r2
 8004b94:	4804      	ldr	r0, [pc, #16]	; (8004ba8 <vMBMasterPortSerialEnable+0x54>)
 8004b96:	6800      	ldr	r0, [r0, #0]
 8004b98:	f000 fadf 	bl	800515a <xEventGroupWaitBits>
}
 8004b9c:	e7f0      	b.n	8004b80 <vMBMasterPortSerialEnable+0x2c>
 8004b9e:	bf00      	nop
 8004ba0:	200010b4 	.word	0x200010b4
 8004ba4:	20001469 	.word	0x20001469
 8004ba8:	2000146c 	.word	0x2000146c

08004bac <xMBMasterPortSerialPutByte>:
{
   // serial->parent.close(&(serial->parent));
}

BOOL xMBMasterPortSerialPutByte(CHAR ucByte)
{
 8004bac:	b500      	push	{lr}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	f88d 0007 	strb.w	r0, [sp, #7]
	HAL_UART_Transmit_IT(&huart1,(uint8_t *) &ucByte, 1);
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f10d 0107 	add.w	r1, sp, #7
 8004bba:	4803      	ldr	r0, [pc, #12]	; (8004bc8 <xMBMasterPortSerialPutByte+0x1c>)
 8004bbc:	f7fe fec8 	bl	8003950 <HAL_UART_Transmit_IT>
  //  serial->parent.write(&(serial->parent), 0, &ucByte, 1);
    return TRUE;
}
 8004bc0:	2001      	movs	r0, #1
 8004bc2:	b003      	add	sp, #12
 8004bc4:	f85d fb04 	ldr.w	pc, [sp], #4
 8004bc8:	200010b4 	.word	0x200010b4

08004bcc <xMBMasterPortSerialGetByte>:

BOOL xMBMasterPortSerialGetByte(CHAR * pucByte)
{
	* pucByte = rx_data;
 8004bcc:	4b02      	ldr	r3, [pc, #8]	; (8004bd8 <xMBMasterPortSerialGetByte+0xc>)
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	7003      	strb	r3, [r0, #0]
 //   serial->parent.read(&(serial->parent), 0, pucByte, 1);
    return TRUE;
}
 8004bd2:	2001      	movs	r0, #1
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	20001468 	.word	0x20001468

08004bdc <HAL_UART_TxCpltCallback>:


#ifdef MASTER_MODE

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004bdc:	b500      	push	{lr}
 8004bde:	b083      	sub	sp, #12

	BaseType_t xHigherPriorityTaskWoken, xResult;
	/* xHigherPriorityTaskWoken must be initialised to pdFALSE. */
	xHigherPriorityTaskWoken = pdFALSE;
 8004be0:	2300      	movs	r3, #0
 8004be2:	9301      	str	r3, [sp, #4]

	 /* Set bit 0 and bit 4 in xEventGroup. */
	 xResult = xEventGroupSetBitsFromISR(
 8004be4:	aa01      	add	r2, sp, #4
 8004be6:	2101      	movs	r1, #1
 8004be8:	4b09      	ldr	r3, [pc, #36]	; (8004c10 <HAL_UART_TxCpltCallback+0x34>)
 8004bea:	6818      	ldr	r0, [r3, #0]
 8004bec:	f000 fb8e 	bl	800530c <xEventGroupSetBitsFromISR>
			 	 	 	 	 	   xSerialEventGroupHandle,   /* The event group being updated. */
								   EVENT_SERIAL_TRANS_START, /* The bits being set. */
	                              &xHigherPriorityTaskWoken );

	  /* Was the message posted successfully? */
	  if( xResult != pdFAIL )
 8004bf0:	b158      	cbz	r0, 8004c0a <HAL_UART_TxCpltCallback+0x2e>
	  {
	      /* If xHigherPriorityTaskWoken is now set to pdTRUE then a context
	      switch should be requested.  The macro used is port specific and will
	      be either portYIELD_FROM_ISR() or portEND_SWITCHING_ISR() - refer to
	      the documentation page for the port being used. */
	      portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8004bf2:	9b01      	ldr	r3, [sp, #4]
 8004bf4:	b14b      	cbz	r3, 8004c0a <HAL_UART_TxCpltCallback+0x2e>
 8004bf6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004bfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bfe:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004c02:	f3bf 8f4f 	dsb	sy
 8004c06:	f3bf 8f6f 	isb	sy
	  }
}
 8004c0a:	b003      	add	sp, #12
 8004c0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c10:	2000146c 	.word	0x2000146c

08004c14 <StartUARTTask>:



void StartUARTTask(void *argument)
{
 8004c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c16:	b083      	sub	sp, #12
	  EventBits_t uxBits;
	  while(1)
	  {
		  uxBits = xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, portMAX_DELAY );
 8004c18:	4e08      	ldr	r6, [pc, #32]	; (8004c3c <StartUARTTask+0x28>)
 8004c1a:	f04f 35ff 	mov.w	r5, #4294967295
		  switch (uxBits)
		  {
		  	  	  case EVENT_SERIAL_TRANS_START:
		  	  		 pxMBMasterFrameCBTransmitterEmpty();
 8004c1e:	4f08      	ldr	r7, [pc, #32]	; (8004c40 <StartUARTTask+0x2c>)
		  uxBits = xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, portMAX_DELAY );
 8004c20:	2400      	movs	r4, #0
 8004c22:	9500      	str	r5, [sp, #0]
 8004c24:	4623      	mov	r3, r4
 8004c26:	2201      	movs	r2, #1
 8004c28:	4611      	mov	r1, r2
 8004c2a:	6830      	ldr	r0, [r6, #0]
 8004c2c:	f000 fa95 	bl	800515a <xEventGroupWaitBits>
		  switch (uxBits)
 8004c30:	2801      	cmp	r0, #1
 8004c32:	d1f6      	bne.n	8004c22 <StartUARTTask+0xe>
		  	  		 pxMBMasterFrameCBTransmitterEmpty();
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	4798      	blx	r3

		  	  		  break;
 8004c38:	e7f2      	b.n	8004c20 <StartUARTTask+0xc>
 8004c3a:	bf00      	nop
 8004c3c:	2000146c 	.word	0x2000146c
 8004c40:	2000121c 	.word	0x2000121c

08004c44 <HAL_UART_RxCpltCallback>:


}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c44:	b508      	push	{r3, lr}
	rx_data = rx_data_buf;
 8004c46:	4906      	ldr	r1, [pc, #24]	; (8004c60 <HAL_UART_RxCpltCallback+0x1c>)
 8004c48:	780a      	ldrb	r2, [r1, #0]
 8004c4a:	4b06      	ldr	r3, [pc, #24]	; (8004c64 <HAL_UART_RxCpltCallback+0x20>)
 8004c4c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1,&rx_data_buf,1);
 8004c4e:	2201      	movs	r2, #1
 8004c50:	4805      	ldr	r0, [pc, #20]	; (8004c68 <HAL_UART_RxCpltCallback+0x24>)
 8004c52:	f7ff f94c 	bl	8003eee <HAL_UART_Receive_IT>
	pxMBMasterFrameCBByteReceived();
 8004c56:	4b05      	ldr	r3, [pc, #20]	; (8004c6c <HAL_UART_RxCpltCallback+0x28>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4798      	blx	r3
}
 8004c5c:	bd08      	pop	{r3, pc}
 8004c5e:	bf00      	nop
 8004c60:	20001469 	.word	0x20001469
 8004c64:	20001468 	.word	0x20001468
 8004c68:	200010b4 	.word	0x200010b4
 8004c6c:	20001218 	.word	0x20001218

08004c70 <xMBMasterPortTimersInit>:
/* ----------------------- static functions ---------------------------------*/


/* ----------------------- Start implementation -----------------------------*/
BOOL xMBMasterPortTimersInit(USHORT usTimeOut50us)
{
 8004c70:	b508      	push	{r3, lr}
    /* backup T35 ticks */
    usT35TimeOut50us = usTimeOut50us;
 8004c72:	4b03      	ldr	r3, [pc, #12]	; (8004c80 <xMBMasterPortTimersInit+0x10>)
 8004c74:	8018      	strh	r0, [r3, #0]
    vTimerInit( usT35TimeOut50us);
 8004c76:	f7fc fa1b 	bl	80010b0 <vTimerInit>
 //                  RT_NULL,
 //                  (50 * usT35TimeOut50us) / (1000 * 1000 / RT_TICK_PER_SECOND) + 1,
 //                  RT_TIMER_FLAG_ONE_SHOT); /* one shot */

    return TRUE;
}
 8004c7a:	2001      	movs	r0, #1
 8004c7c:	bd08      	pop	{r3, pc}
 8004c7e:	bf00      	nop
 8004c80:	20001470 	.word	0x20001470

08004c84 <vMBMasterPortTimersT35Enable>:

void vMBMasterPortTimersT35Enable()
{
 8004c84:	b508      	push	{r3, lr}
   // rt_tick_t timer_tick = (50 * usT35TimeOut50us)
   //         / (1000 * 1000 / RT_TICK_PER_SECOND);
//
    /* Set current timer mode, don't change it.*/
    vMBMasterSetCurTimerMode(MB_TMODE_T35);
 8004c86:	2000      	movs	r0, #0
 8004c88:	f7ff fe18 	bl	80048bc <vMBMasterSetCurTimerMode>
    vTimerInit( usT35TimeOut50us);
 8004c8c:	4b03      	ldr	r3, [pc, #12]	; (8004c9c <vMBMasterPortTimersT35Enable+0x18>)
 8004c8e:	8818      	ldrh	r0, [r3, #0]
 8004c90:	f7fc fa0e 	bl	80010b0 <vTimerInit>
   // rt_timer_control(&timer, RT_TIMER_CTRL_SET_TIME, &timer_tick);

    vStartTimer();
 8004c94:	f7fc fa18 	bl	80010c8 <vStartTimer>
  //  rt_timer_start(&timer);
}
 8004c98:	bd08      	pop	{r3, pc}
 8004c9a:	bf00      	nop
 8004c9c:	20001470 	.word	0x20001470

08004ca0 <vMBMasterPortTimersConvertDelayEnable>:

void vMBMasterPortTimersConvertDelayEnable()
{
 8004ca0:	b508      	push	{r3, lr}
 //  rt_tick_t timer_tick = MB_MASTER_DELAY_MS_CONVERT * RT_TICK_PER_SECOND / 1000;

    /* Set current timer mode, don't change it.*/
    vMBMasterSetCurTimerMode(MB_TMODE_CONVERT_DELAY);
 8004ca2:	2002      	movs	r0, #2
 8004ca4:	f7ff fe0a 	bl	80048bc <vMBMasterSetCurTimerMode>
    vTimerInit(MB_MASTER_DELAY_MS_CONVERT*20);
 8004ca8:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8004cac:	f7fc fa00 	bl	80010b0 <vTimerInit>
 //   rt_timer_control(&timer, RT_TIMER_CTRL_SET_TIME, &timer_tick);
    vStartTimer();
 8004cb0:	f7fc fa0a 	bl	80010c8 <vStartTimer>
 //   rt_timer_start(&timer);
}
 8004cb4:	bd08      	pop	{r3, pc}

08004cb6 <vMBMasterPortTimersRespondTimeoutEnable>:

void vMBMasterPortTimersRespondTimeoutEnable()
{
 8004cb6:	b508      	push	{r3, lr}
  //  rt_tick_t timer_tick = MB_MASTER_TIMEOUT_MS_RESPOND * RT_TICK_PER_SECOND / 1000;

    /* Set current timer mode, don't change it.*/
    vMBMasterSetCurTimerMode(MB_TMODE_RESPOND_TIMEOUT);
 8004cb8:	2001      	movs	r0, #1
 8004cba:	f7ff fdff 	bl	80048bc <vMBMasterSetCurTimerMode>
    vTimerInit(MB_MASTER_TIMEOUT_MS_RESPOND*20);
 8004cbe:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004cc2:	f7fc f9f5 	bl	80010b0 <vTimerInit>
    vStartTimer();
 8004cc6:	f7fc f9ff 	bl	80010c8 <vStartTimer>
  //  rt_timer_control(&timer, RT_TIMER_CTRL_SET_TIME, &timer_tick);

  //  rt_timer_start(&timer);
}
 8004cca:	bd08      	pop	{r3, pc}

08004ccc <vMBMasterPortTimersDisable>:

void vMBMasterPortTimersDisable()
{
 8004ccc:	b508      	push	{r3, lr}
	vStopTimer();
 8004cce:	f7fc fa03 	bl	80010d8 <vStopTimer>
  //  rt_timer_stop(&timer);
}
 8004cd2:	bd08      	pop	{r3, pc}

08004cd4 <eMBMasterRegInputCB>:
 * @param usNRegs input register number
 *
 * @return result
 */
eMBErrorCode eMBMasterRegInputCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs )
{
 8004cd4:	b570      	push	{r4, r5, r6, lr}
 8004cd6:	4604      	mov	r4, r0
 8004cd8:	460e      	mov	r6, r1
 8004cda:	4615      	mov	r5, r2
    USHORT *        pusRegInputBuf;
    USHORT          REG_INPUT_START;
    USHORT          REG_INPUT_NREGS;
    USHORT          usRegInStart;

    pusRegInputBuf = usMRegInBuf[ucMBMasterGetDestAddress() - 1];
 8004cdc:	f7ff fa6e 	bl	80041bc <ucMBMasterGetDestAddress>
    REG_INPUT_START = M_REG_INPUT_START;
    REG_INPUT_NREGS = M_REG_INPUT_NREGS;
    usRegInStart = usMRegInStart;

    /* it already plus one in modbus function method. */
    usAddress--;
 8004ce0:	1e73      	subs	r3, r6, #1
 8004ce2:	b29b      	uxth	r3, r3

    if ((usAddress >= REG_INPUT_START)
            && (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
 8004ce4:	195a      	adds	r2, r3, r5
 8004ce6:	2a0a      	cmp	r2, #10
 8004ce8:	dc1e      	bgt.n	8004d28 <eMBMasterRegInputCB+0x54>
    usRegInStart = usMRegInStart;
 8004cea:	4a11      	ldr	r2, [pc, #68]	; (8004d30 <eMBMasterRegInputCB+0x5c>)
    {
        iRegIndex = usAddress - usRegInStart;
 8004cec:	8812      	ldrh	r2, [r2, #0]
 8004cee:	1a9b      	subs	r3, r3, r2
 8004cf0:	b29b      	uxth	r3, r3
        while (usNRegs > 0)
 8004cf2:	b1dd      	cbz	r5, 8004d2c <eMBMasterRegInputCB+0x58>
    pusRegInputBuf = usMRegInBuf[ucMBMasterGetDestAddress() - 1];
 8004cf4:	3801      	subs	r0, #1
 8004cf6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004cfa:	ea4f 0c80 	mov.w	ip, r0, lsl #2
 8004cfe:	1ca0      	adds	r0, r4, #2
 8004d00:	441d      	add	r5, r3
 8004d02:	b2ad      	uxth	r5, r5
        {
            pusRegInputBuf[iRegIndex] = *pucRegBuffer++ << 8;
 8004d04:	4c0b      	ldr	r4, [pc, #44]	; (8004d34 <eMBMasterRegInputCB+0x60>)
 8004d06:	eb0c 0143 	add.w	r1, ip, r3, lsl #1
 8004d0a:	f810 2c02 	ldrb.w	r2, [r0, #-2]
 8004d0e:	0212      	lsls	r2, r2, #8
 8004d10:	5262      	strh	r2, [r4, r1]
            pusRegInputBuf[iRegIndex] |= *pucRegBuffer++;
 8004d12:	f810 6c01 	ldrb.w	r6, [r0, #-1]
 8004d16:	4332      	orrs	r2, r6
 8004d18:	5262      	strh	r2, [r4, r1]
            iRegIndex++;
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	b29b      	uxth	r3, r3
        while (usNRegs > 0)
 8004d1e:	3002      	adds	r0, #2
 8004d20:	42ab      	cmp	r3, r5
 8004d22:	d1f0      	bne.n	8004d06 <eMBMasterRegInputCB+0x32>
    eMBErrorCode    eStatus = MB_ENOERR;
 8004d24:	2000      	movs	r0, #0
 8004d26:	e000      	b.n	8004d2a <eMBMasterRegInputCB+0x56>
            usNRegs--;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8004d28:	2001      	movs	r0, #1
    }

    return eStatus;
}
 8004d2a:	bd70      	pop	{r4, r5, r6, pc}
    eMBErrorCode    eStatus = MB_ENOERR;
 8004d2c:	2000      	movs	r0, #0
 8004d2e:	e7fc      	b.n	8004d2a <eMBMasterRegInputCB+0x56>
 8004d30:	200019fc 	.word	0x200019fc
 8004d34:	2000177c 	.word	0x2000177c

08004d38 <eMBMasterRegHoldingCB>:
 *
 * @return result
 */
eMBErrorCode eMBMasterRegHoldingCB(UCHAR * pucRegBuffer, USHORT usAddress,
        USHORT usNRegs, eMBRegisterMode eMode)
{
 8004d38:	b570      	push	{r4, r5, r6, lr}
 8004d3a:	4604      	mov	r4, r0
 8004d3c:	460e      	mov	r6, r1
 8004d3e:	4615      	mov	r5, r2
    USHORT *        pusRegHoldingBuf;
    USHORT          REG_HOLDING_START;
    USHORT          REG_HOLDING_NREGS;
    USHORT          usRegHoldStart;

    pusRegHoldingBuf = usMRegHoldBuf[ucMBMasterGetDestAddress() - 1];
 8004d40:	f7ff fa3c 	bl	80041bc <ucMBMasterGetDestAddress>
    usRegHoldStart = usMRegHoldStart;
    /* if mode is read, the master will write the received date to buffer. */
    eMode = MB_REG_WRITE;

    /* it already plus one in modbus function method. */
    usAddress--;
 8004d44:	1e73      	subs	r3, r6, #1
 8004d46:	b29b      	uxth	r3, r3

    if ((usAddress >= REG_HOLDING_START)
            && (usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS))
 8004d48:	195a      	adds	r2, r3, r5
 8004d4a:	2a0a      	cmp	r2, #10
 8004d4c:	dc1e      	bgt.n	8004d8c <eMBMasterRegHoldingCB+0x54>
    usRegHoldStart = usMRegHoldStart;
 8004d4e:	4a11      	ldr	r2, [pc, #68]	; (8004d94 <eMBMasterRegHoldingCB+0x5c>)
    {
        iRegIndex = usAddress - usRegHoldStart;
 8004d50:	8812      	ldrh	r2, [r2, #0]
 8004d52:	1a9b      	subs	r3, r3, r2
 8004d54:	b29b      	uxth	r3, r3
                usNRegs--;
            }
            break;
        /* write current register values with new values from the protocol stack. */
        case MB_REG_WRITE:
            while (usNRegs > 0)
 8004d56:	b1dd      	cbz	r5, 8004d90 <eMBMasterRegHoldingCB+0x58>
    pusRegHoldingBuf = usMRegHoldBuf[ucMBMasterGetDestAddress() - 1];
 8004d58:	3801      	subs	r0, #1
 8004d5a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004d5e:	ea4f 0c80 	mov.w	ip, r0, lsl #2
 8004d62:	1ca0      	adds	r0, r4, #2
 8004d64:	441d      	add	r5, r3
 8004d66:	b2ad      	uxth	r5, r5
            {
                pusRegHoldingBuf[iRegIndex] = *pucRegBuffer++ << 8;
 8004d68:	4c0b      	ldr	r4, [pc, #44]	; (8004d98 <eMBMasterRegHoldingCB+0x60>)
 8004d6a:	eb0c 0143 	add.w	r1, ip, r3, lsl #1
 8004d6e:	f810 2c02 	ldrb.w	r2, [r0, #-2]
 8004d72:	0212      	lsls	r2, r2, #8
 8004d74:	5262      	strh	r2, [r4, r1]
                pusRegHoldingBuf[iRegIndex] |= *pucRegBuffer++;
 8004d76:	f810 6c01 	ldrb.w	r6, [r0, #-1]
 8004d7a:	4332      	orrs	r2, r6
 8004d7c:	5262      	strh	r2, [r4, r1]
                iRegIndex++;
 8004d7e:	3301      	adds	r3, #1
 8004d80:	b29b      	uxth	r3, r3
            while (usNRegs > 0)
 8004d82:	3002      	adds	r0, #2
 8004d84:	42ab      	cmp	r3, r5
 8004d86:	d1f0      	bne.n	8004d6a <eMBMasterRegHoldingCB+0x32>
    eMBErrorCode    eStatus = MB_ENOERR;
 8004d88:	2000      	movs	r0, #0
 8004d8a:	e000      	b.n	8004d8e <eMBMasterRegHoldingCB+0x56>
            break;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8004d8c:	2001      	movs	r0, #1
    }
    return eStatus;
}
 8004d8e:	bd70      	pop	{r4, r5, r6, pc}
    eMBErrorCode    eStatus = MB_ENOERR;
 8004d90:	2000      	movs	r0, #0
 8004d92:	e7fc      	b.n	8004d8e <eMBMasterRegHoldingCB+0x56>
 8004d94:	20001778 	.word	0x20001778
 8004d98:	200014f8 	.word	0x200014f8

08004d9c <eMBMasterRegCoilsCB>:
 *
 * @return result
 */
eMBErrorCode eMBMasterRegCoilsCB(UCHAR * pucRegBuffer, USHORT usAddress,
        USHORT usNCoils, eMBRegisterMode eMode)
{
 8004d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004da0:	b083      	sub	sp, #12
 8004da2:	4606      	mov	r6, r0
 8004da4:	460d      	mov	r5, r1
 8004da6:	4617      	mov	r7, r2
    USHORT          COIL_START;
    USHORT          COIL_NCOILS;
    USHORT          usCoilStart;
    iNReg =  usNCoils / 8 + 1;

    pucCoilBuf = ucMCoilBuf[ucMBMasterGetDestAddress() - 1];
 8004da8:	f7ff fa08 	bl	80041bc <ucMBMasterGetDestAddress>

    /* if mode is read,the master will write the received date to buffer. */
    eMode = MB_REG_WRITE;

    /* it already plus one in modbus function method. */
    usAddress--;
 8004dac:	3d01      	subs	r5, #1
 8004dae:	b2ad      	uxth	r5, r5

    if ((usAddress >= COIL_START)
            && (usAddress + usNCoils <= COIL_START + COIL_NCOILS))
 8004db0:	19eb      	adds	r3, r5, r7
 8004db2:	2b0a      	cmp	r3, #10
 8004db4:	dc35      	bgt.n	8004e22 <eMBMasterRegCoilsCB+0x86>
    iNReg =  usNCoils / 8 + 1;
 8004db6:	08fa      	lsrs	r2, r7, #3
 8004db8:	9201      	str	r2, [sp, #4]
    pucCoilBuf = ucMCoilBuf[ucMBMasterGetDestAddress() - 1];
 8004dba:	3801      	subs	r0, #1
 8004dbc:	4b1b      	ldr	r3, [pc, #108]	; (8004e2c <eMBMasterRegCoilsCB+0x90>)
 8004dbe:	eb03 0840 	add.w	r8, r3, r0, lsl #1
    usCoilStart = usMCoilStart;
 8004dc2:	4b1b      	ldr	r3, [pc, #108]	; (8004e30 <eMBMasterRegCoilsCB+0x94>)
    {
        iRegIndex = (USHORT) (usAddress - usCoilStart) / 8;
 8004dc4:	881b      	ldrh	r3, [r3, #0]
 8004dc6:	1aed      	subs	r5, r5, r3
 8004dc8:	f3c5 0bcc 	ubfx	fp, r5, #3, #13
        iRegBitIndex = (USHORT) (usAddress - usCoilStart) % 8;
 8004dcc:	f005 0507 	and.w	r5, r5, #7
            *pucRegBuffer = *pucRegBuffer >> (8 - usNCoils);
            break;

        /* write current coil values with new values from the protocol stack. */
        case MB_REG_WRITE:
            while (iNReg > 1)
 8004dd0:	1c53      	adds	r3, r2, #1
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d91a      	bls.n	8004e0c <eMBMasterRegCoilsCB+0x70>
 8004dd6:	eb06 0902 	add.w	r9, r6, r2
 8004dda:	4634      	mov	r4, r6
            {
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 8004ddc:	ebab 0606 	sub.w	r6, fp, r6
 8004de0:	f04f 0a08 	mov.w	sl, #8
 8004de4:	19a0      	adds	r0, r4, r6
 8004de6:	b280      	uxth	r0, r0
 8004de8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004dec:	4652      	mov	r2, sl
 8004dee:	4629      	mov	r1, r5
 8004df0:	4440      	add	r0, r8
 8004df2:	f7ff fd6f 	bl	80048d4 <xMBUtilSetBits>
            while (iNReg > 1)
 8004df6:	454c      	cmp	r4, r9
 8004df8:	d1f4      	bne.n	8004de4 <eMBMasterRegCoilsCB+0x48>
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 8004dfa:	9b01      	ldr	r3, [sp, #4]
 8004dfc:	445b      	add	r3, fp
 8004dfe:	fa1f fb83 	uxth.w	fp, r3
                iNReg--;
            }
            /* last coils */
            usNCoils = usNCoils % 8;
            /* xMBUtilSetBits has bug when ucNBits is zero */
            if (usNCoils != 0)
 8004e02:	f017 0207 	ands.w	r2, r7, #7
 8004e06:	d103      	bne.n	8004e10 <eMBMasterRegCoilsCB+0x74>
    eMBErrorCode    eStatus = MB_ENOERR;
 8004e08:	2000      	movs	r0, #0
 8004e0a:	e00b      	b.n	8004e24 <eMBMasterRegCoilsCB+0x88>
            while (iNReg > 1)
 8004e0c:	46b1      	mov	r9, r6
 8004e0e:	e7f8      	b.n	8004e02 <eMBMasterRegCoilsCB+0x66>
            {
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, usNCoils,
 8004e10:	f899 3000 	ldrb.w	r3, [r9]
 8004e14:	4629      	mov	r1, r5
 8004e16:	eb08 000b 	add.w	r0, r8, fp
 8004e1a:	f7ff fd5b 	bl	80048d4 <xMBUtilSetBits>
    eMBErrorCode    eStatus = MB_ENOERR;
 8004e1e:	2000      	movs	r0, #0
 8004e20:	e000      	b.n	8004e24 <eMBMasterRegCoilsCB+0x88>
            break;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8004e22:	2001      	movs	r0, #1
    }
    return eStatus;
}
 8004e24:	b003      	add	sp, #12
 8004e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e2a:	bf00      	nop
 8004e2c:	20001474 	.word	0x20001474
 8004e30:	200014f4 	.word	0x200014f4

08004e34 <eMBMasterRegDiscreteCB>:
 * @param usNDiscrete discrete number
 *
 * @return result
 */
eMBErrorCode eMBMasterRegDiscreteCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete )
{
 8004e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e38:	b083      	sub	sp, #12
 8004e3a:	4606      	mov	r6, r0
 8004e3c:	460d      	mov	r5, r1
 8004e3e:	4617      	mov	r7, r2
    USHORT          DISCRETE_INPUT_START;
    USHORT          DISCRETE_INPUT_NDISCRETES;
    USHORT          usDiscreteInputStart;
    iNReg =  usNDiscrete / 8 + 1;

    pucDiscreteInputBuf = ucMDiscInBuf[ucMBMasterGetDestAddress() - 1];
 8004e40:	f7ff f9bc 	bl	80041bc <ucMBMasterGetDestAddress>
    DISCRETE_INPUT_START = M_DISCRETE_INPUT_START;
    DISCRETE_INPUT_NDISCRETES = M_DISCRETE_INPUT_NDISCRETES;
    usDiscreteInputStart = usMDiscInStart;

    /* it already plus one in modbus function method. */
    usAddress--;
 8004e44:	3d01      	subs	r5, #1
 8004e46:	b2ad      	uxth	r5, r5

    if ((usAddress >= DISCRETE_INPUT_START)
            && (usAddress + usNDiscrete    <= DISCRETE_INPUT_START + DISCRETE_INPUT_NDISCRETES))
 8004e48:	19eb      	adds	r3, r5, r7
 8004e4a:	2b10      	cmp	r3, #16
 8004e4c:	dc35      	bgt.n	8004eba <eMBMasterRegDiscreteCB+0x86>
    iNReg =  usNDiscrete / 8 + 1;
 8004e4e:	08fa      	lsrs	r2, r7, #3
 8004e50:	9201      	str	r2, [sp, #4]
    pucDiscreteInputBuf = ucMDiscInBuf[ucMBMasterGetDestAddress() - 1];
 8004e52:	3801      	subs	r0, #1
 8004e54:	4b1b      	ldr	r3, [pc, #108]	; (8004ec4 <eMBMasterRegDiscreteCB+0x90>)
 8004e56:	eb03 0840 	add.w	r8, r3, r0, lsl #1
    usDiscreteInputStart = usMDiscInStart;
 8004e5a:	4b1b      	ldr	r3, [pc, #108]	; (8004ec8 <eMBMasterRegDiscreteCB+0x94>)
    {
        iRegIndex = (USHORT) (usAddress - usDiscreteInputStart) / 8;
 8004e5c:	881b      	ldrh	r3, [r3, #0]
 8004e5e:	1aed      	subs	r5, r5, r3
 8004e60:	f3c5 0bcc 	ubfx	fp, r5, #3, #13
        iRegBitIndex = (USHORT) (usAddress - usDiscreteInputStart) % 8;
 8004e64:	f005 0507 	and.w	r5, r5, #7

        /* write current discrete values with new values from the protocol stack. */
        while (iNReg > 1)
 8004e68:	1c53      	adds	r3, r2, #1
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d91a      	bls.n	8004ea4 <eMBMasterRegDiscreteCB+0x70>
 8004e6e:	eb06 0902 	add.w	r9, r6, r2
 8004e72:	4634      	mov	r4, r6
        {
            xMBUtilSetBits(&pucDiscreteInputBuf[iRegIndex++], iRegBitIndex, 8,
 8004e74:	ebab 0606 	sub.w	r6, fp, r6
 8004e78:	f04f 0a08 	mov.w	sl, #8
 8004e7c:	19a0      	adds	r0, r4, r6
 8004e7e:	b280      	uxth	r0, r0
 8004e80:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004e84:	4652      	mov	r2, sl
 8004e86:	4629      	mov	r1, r5
 8004e88:	4440      	add	r0, r8
 8004e8a:	f7ff fd23 	bl	80048d4 <xMBUtilSetBits>
        while (iNReg > 1)
 8004e8e:	454c      	cmp	r4, r9
 8004e90:	d1f4      	bne.n	8004e7c <eMBMasterRegDiscreteCB+0x48>
            xMBUtilSetBits(&pucDiscreteInputBuf[iRegIndex++], iRegBitIndex, 8,
 8004e92:	9b01      	ldr	r3, [sp, #4]
 8004e94:	445b      	add	r3, fp
 8004e96:	fa1f fb83 	uxth.w	fp, r3
            iNReg--;
        }
        /* last discrete */
        usNDiscrete = usNDiscrete % 8;
        /* xMBUtilSetBits has bug when ucNBits is zero */
        if (usNDiscrete != 0)
 8004e9a:	f017 0207 	ands.w	r2, r7, #7
 8004e9e:	d103      	bne.n	8004ea8 <eMBMasterRegDiscreteCB+0x74>
    eMBErrorCode    eStatus = MB_ENOERR;
 8004ea0:	2000      	movs	r0, #0
 8004ea2:	e00b      	b.n	8004ebc <eMBMasterRegDiscreteCB+0x88>
        while (iNReg > 1)
 8004ea4:	46b1      	mov	r9, r6
 8004ea6:	e7f8      	b.n	8004e9a <eMBMasterRegDiscreteCB+0x66>
        {
            xMBUtilSetBits(&pucDiscreteInputBuf[iRegIndex++], iRegBitIndex,
 8004ea8:	f899 3000 	ldrb.w	r3, [r9]
 8004eac:	4629      	mov	r1, r5
 8004eae:	eb08 000b 	add.w	r0, r8, fp
 8004eb2:	f7ff fd0f 	bl	80048d4 <xMBUtilSetBits>
    eMBErrorCode    eStatus = MB_ENOERR;
 8004eb6:	2000      	movs	r0, #0
 8004eb8:	e000      	b.n	8004ebc <eMBMasterRegDiscreteCB+0x88>
                    usNDiscrete, *pucRegBuffer++);
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8004eba:	2001      	movs	r0, #1
    }

    return eStatus;
}
 8004ebc:	b003      	add	sp, #12
 8004ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ec2:	bf00      	nop
 8004ec4:	200014b4 	.word	0x200014b4
 8004ec8:	200014f6 	.word	0x200014f6

08004ecc <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ecc:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ed0:	b9a3      	cbnz	r3, 8004efc <osKernelInitialize+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ed2:	f3ef 8310 	mrs	r3, PRIMASK
 8004ed6:	b9a3      	cbnz	r3, 8004f02 <osKernelInitialize+0x36>
 8004ed8:	4b0d      	ldr	r3, [pc, #52]	; (8004f10 <osKernelInitialize+0x44>)
 8004eda:	6818      	ldr	r0, [r3, #0]
 8004edc:	2802      	cmp	r0, #2
 8004ede:	d004      	beq.n	8004eea <osKernelInitialize+0x1e>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8004ee0:	b990      	cbnz	r0, 8004f08 <osKernelInitialize+0x3c>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004ee2:	4b0b      	ldr	r3, [pc, #44]	; (8004f10 <osKernelInitialize+0x44>)
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004ee8:	4770      	bx	lr
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004eea:	f3ef 8311 	mrs	r3, BASEPRI
    } else {
      stat = osError;
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	bf14      	ite	ne
 8004ef2:	f06f 0005 	mvnne.w	r0, #5
 8004ef6:	f04f 30ff 	moveq.w	r0, #4294967295
 8004efa:	4770      	bx	lr
    stat = osErrorISR;
 8004efc:	f06f 0005 	mvn.w	r0, #5
 8004f00:	4770      	bx	lr
 8004f02:	f06f 0005 	mvn.w	r0, #5
 8004f06:	4770      	bx	lr
      stat = osError;
 8004f08:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	20001cbc 	.word	0x20001cbc

08004f14 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004f14:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f16:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f1a:	b9c3      	cbnz	r3, 8004f4e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f1c:	f3ef 8310 	mrs	r3, PRIMASK
 8004f20:	b9c3      	cbnz	r3, 8004f54 <osKernelStart+0x40>
 8004f22:	4b0f      	ldr	r3, [pc, #60]	; (8004f60 <osKernelStart+0x4c>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d008      	beq.n	8004f3c <osKernelStart+0x28>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d115      	bne.n	8004f5a <osKernelStart+0x46>
      KernelState = osKernelRunning;
 8004f2e:	4b0c      	ldr	r3, [pc, #48]	; (8004f60 <osKernelStart+0x4c>)
 8004f30:	2202      	movs	r2, #2
 8004f32:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004f34:	f000 ff74 	bl	8005e20 <vTaskStartScheduler>
      stat = osOK;
 8004f38:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 8004f3a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004f3c:	f3ef 8311 	mrs	r3, BASEPRI
      stat = osError;
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	bf14      	ite	ne
 8004f44:	f06f 0005 	mvnne.w	r0, #5
 8004f48:	f04f 30ff 	moveq.w	r0, #4294967295
 8004f4c:	e7f5      	b.n	8004f3a <osKernelStart+0x26>
    stat = osErrorISR;
 8004f4e:	f06f 0005 	mvn.w	r0, #5
 8004f52:	e7f2      	b.n	8004f3a <osKernelStart+0x26>
 8004f54:	f06f 0005 	mvn.w	r0, #5
 8004f58:	e7ef      	b.n	8004f3a <osKernelStart+0x26>
      stat = osError;
 8004f5a:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 8004f5e:	e7ec      	b.n	8004f3a <osKernelStart+0x26>
 8004f60:	20001cbc 	.word	0x20001cbc

08004f64 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f66:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004f68:	2400      	movs	r4, #0
 8004f6a:	9404      	str	r4, [sp, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f6c:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8004f70:	b9d4      	cbnz	r4, 8004fa8 <osThreadNew+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f72:	f3ef 8310 	mrs	r3, PRIMASK
 8004f76:	b9bb      	cbnz	r3, 8004fa8 <osThreadNew+0x44>
 8004f78:	4b2c      	ldr	r3, [pc, #176]	; (800502c <osThreadNew+0xc8>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2b02      	cmp	r3, #2
 8004f7e:	d00f      	beq.n	8004fa0 <osThreadNew+0x3c>
 8004f80:	b190      	cbz	r0, 8004fa8 <osThreadNew+0x44>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8004f82:	2300      	movs	r3, #0
 8004f84:	f88d 3017 	strb.w	r3, [sp, #23]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8004f88:	2a00      	cmp	r2, #0
 8004f8a:	d03a      	beq.n	8005002 <osThreadNew+0x9e>
      if (attr->name != NULL) {
 8004f8c:	6814      	ldr	r4, [r2, #0]
 8004f8e:	b174      	cbz	r4, 8004fae <osThreadNew+0x4a>
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8004f90:	6993      	ldr	r3, [r2, #24]
 8004f92:	b17b      	cbz	r3, 8004fb4 <osThreadNew+0x50>
        prio = (UBaseType_t)attr->priority;
 8004f94:	461d      	mov	r5, r3
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004f96:	3b01      	subs	r3, #1
 8004f98:	2b37      	cmp	r3, #55	; 0x37
 8004f9a:	d90c      	bls.n	8004fb6 <osThreadNew+0x52>
        return (NULL);
 8004f9c:	2000      	movs	r0, #0
 8004f9e:	e004      	b.n	8004faa <osThreadNew+0x46>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004fa0:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (func != NULL)) {
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0eb      	beq.n	8004f80 <osThreadNew+0x1c>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004fa8:	9804      	ldr	r0, [sp, #16]
}
 8004faa:	b007      	add	sp, #28
 8004fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    name  = &empty;
 8004fae:	f10d 0417 	add.w	r4, sp, #23
 8004fb2:	e7ed      	b.n	8004f90 <osThreadNew+0x2c>
 8004fb4:	2518      	movs	r5, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004fb6:	6853      	ldr	r3, [r2, #4]
 8004fb8:	f013 0f01 	tst.w	r3, #1
 8004fbc:	d134      	bne.n	8005028 <osThreadNew+0xc4>
      if (attr->stack_size > 0U) {
 8004fbe:	6953      	ldr	r3, [r2, #20]
 8004fc0:	b113      	cbz	r3, 8004fc8 <osThreadNew+0x64>
        stack = attr->stack_size / sizeof(StackType_t);
 8004fc2:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8004fc6:	e001      	b.n	8004fcc <osThreadNew+0x68>
    stack = configMINIMAL_STACK_SIZE;
 8004fc8:	f04f 0c80 	mov.w	ip, #128	; 0x80
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004fcc:	6896      	ldr	r6, [r2, #8]
 8004fce:	b18e      	cbz	r6, 8004ff4 <osThreadNew+0x90>
 8004fd0:	68d7      	ldr	r7, [r2, #12]
 8004fd2:	2fbb      	cmp	r7, #187	; 0xbb
 8004fd4:	d9e8      	bls.n	8004fa8 <osThreadNew+0x44>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004fd6:	6912      	ldr	r2, [r2, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004fd8:	2a00      	cmp	r2, #0
 8004fda:	d0e5      	beq.n	8004fa8 <osThreadNew+0x44>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d0e3      	beq.n	8004fa8 <osThreadNew+0x44>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004fe0:	9602      	str	r6, [sp, #8]
 8004fe2:	9201      	str	r2, [sp, #4]
 8004fe4:	9500      	str	r5, [sp, #0]
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	4662      	mov	r2, ip
 8004fea:	4621      	mov	r1, r4
 8004fec:	f000 feac 	bl	8005d48 <xTaskCreateStatic>
 8004ff0:	9004      	str	r0, [sp, #16]
 8004ff2:	e7d9      	b.n	8004fa8 <osThreadNew+0x44>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004ff4:	68d3      	ldr	r3, [r2, #12]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1d6      	bne.n	8004fa8 <osThreadNew+0x44>
      if (mem == 0) {
 8004ffa:	6913      	ldr	r3, [r2, #16]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d1d3      	bne.n	8004fa8 <osThreadNew+0x44>
 8005000:	e004      	b.n	800500c <osThreadNew+0xa8>
    prio  = (UBaseType_t)osPriorityNormal;
 8005002:	2518      	movs	r5, #24
    stack = configMINIMAL_STACK_SIZE;
 8005004:	f04f 0c80 	mov.w	ip, #128	; 0x80
    name  = &empty;
 8005008:	f10d 0417 	add.w	r4, sp, #23
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800500c:	ab04      	add	r3, sp, #16
 800500e:	9301      	str	r3, [sp, #4]
 8005010:	9500      	str	r5, [sp, #0]
 8005012:	460b      	mov	r3, r1
 8005014:	fa1f f28c 	uxth.w	r2, ip
 8005018:	4621      	mov	r1, r4
 800501a:	f000 fecf 	bl	8005dbc <xTaskCreate>
 800501e:	2801      	cmp	r0, #1
          hTask = NULL;
 8005020:	bf1c      	itt	ne
 8005022:	2300      	movne	r3, #0
 8005024:	9304      	strne	r3, [sp, #16]
 8005026:	e7bf      	b.n	8004fa8 <osThreadNew+0x44>
        return (NULL);
 8005028:	2000      	movs	r0, #0
 800502a:	e7be      	b.n	8004faa <osThreadNew+0x46>
 800502c:	20001cbc 	.word	0x20001cbc

08005030 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005030:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005032:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8005036:	b9a3      	cbnz	r3, 8005062 <osDelay+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005038:	f3ef 8310 	mrs	r3, PRIMASK
 800503c:	b9a3      	cbnz	r3, 8005068 <osDelay+0x38>
 800503e:	4b0c      	ldr	r3, [pc, #48]	; (8005070 <osDelay+0x40>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2b02      	cmp	r3, #2
 8005044:	d002      	beq.n	800504c <osDelay+0x1c>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8005046:	b940      	cbnz	r0, 800505a <osDelay+0x2a>
    stat = osOK;
 8005048:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 800504a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800504c:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8005050:	2b00      	cmp	r3, #0
 8005052:	d0f8      	beq.n	8005046 <osDelay+0x16>
    stat = osErrorISR;
 8005054:	f06f 0005 	mvn.w	r0, #5
 8005058:	e7f7      	b.n	800504a <osDelay+0x1a>
      vTaskDelay(ticks);
 800505a:	f001 f859 	bl	8006110 <vTaskDelay>
    stat = osOK;
 800505e:	2000      	movs	r0, #0
 8005060:	e7f3      	b.n	800504a <osDelay+0x1a>
    stat = osErrorISR;
 8005062:	f06f 0005 	mvn.w	r0, #5
 8005066:	e7f0      	b.n	800504a <osDelay+0x1a>
 8005068:	f06f 0005 	mvn.w	r0, #5
 800506c:	e7ed      	b.n	800504a <osDelay+0x1a>
 800506e:	bf00      	nop
 8005070:	20001cbc 	.word	0x20001cbc

08005074 <osEventFlagsNew>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005074:	f3ef 8205 	mrs	r2, IPSR
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;

  if (!IS_IRQ()) {
 8005078:	b9f2      	cbnz	r2, 80050b8 <osEventFlagsNew+0x44>
osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800507a:	b508      	push	{r3, lr}
 800507c:	4603      	mov	r3, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800507e:	f3ef 8210 	mrs	r2, PRIMASK
  if (!IS_IRQ()) {
 8005082:	b9da      	cbnz	r2, 80050bc <osEventFlagsNew+0x48>
 8005084:	4a0e      	ldr	r2, [pc, #56]	; (80050c0 <osEventFlagsNew+0x4c>)
 8005086:	6812      	ldr	r2, [r2, #0]
 8005088:	2a02      	cmp	r2, #2
 800508a:	d007      	beq.n	800509c <osEventFlagsNew+0x28>
    mem = -1;

    if (attr != NULL) {
 800508c:	b173      	cbz	r3, 80050ac <osEventFlagsNew+0x38>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800508e:	6898      	ldr	r0, [r3, #8]
 8005090:	b150      	cbz	r0, 80050a8 <osEventFlagsNew+0x34>
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	2b1f      	cmp	r3, #31
 8005096:	d80c      	bhi.n	80050b2 <osEventFlagsNew+0x3e>
  hEventGroup = NULL;
 8005098:	2000      	movs	r0, #0
 800509a:	e009      	b.n	80050b0 <osEventFlagsNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800509c:	f3ef 8211 	mrs	r2, BASEPRI
  if (!IS_IRQ()) {
 80050a0:	2a00      	cmp	r2, #0
 80050a2:	d0f3      	beq.n	800508c <osEventFlagsNew+0x18>
  hEventGroup = NULL;
 80050a4:	2000      	movs	r0, #0
        hEventGroup = xEventGroupCreate();
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80050a6:	e003      	b.n	80050b0 <osEventFlagsNew+0x3c>
      if (mem == 0) {
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	b90b      	cbnz	r3, 80050b0 <osEventFlagsNew+0x3c>
        hEventGroup = xEventGroupCreate();
 80050ac:	f000 f847 	bl	800513e <xEventGroupCreate>
}
 80050b0:	bd08      	pop	{r3, pc}
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80050b2:	f000 f81f 	bl	80050f4 <xEventGroupCreateStatic>
 80050b6:	e7fb      	b.n	80050b0 <osEventFlagsNew+0x3c>
  hEventGroup = NULL;
 80050b8:	2000      	movs	r0, #0
}
 80050ba:	4770      	bx	lr
  hEventGroup = NULL;
 80050bc:	2000      	movs	r0, #0
 80050be:	e7f7      	b.n	80050b0 <osEventFlagsNew+0x3c>
 80050c0:	20001cbc 	.word	0x20001cbc

080050c4 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80050c4:	4b03      	ldr	r3, [pc, #12]	; (80050d4 <vApplicationGetIdleTaskMemory+0x10>)
 80050c6:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80050c8:	4b03      	ldr	r3, [pc, #12]	; (80050d8 <vApplicationGetIdleTaskMemory+0x14>)
 80050ca:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80050cc:	2380      	movs	r3, #128	; 0x80
 80050ce:	6013      	str	r3, [r2, #0]
}
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	20001c00 	.word	0x20001c00
 80050d8:	20001a00 	.word	0x20001a00

080050dc <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80050dc:	4b03      	ldr	r3, [pc, #12]	; (80050ec <vApplicationGetTimerTaskMemory+0x10>)
 80050de:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80050e0:	4b03      	ldr	r3, [pc, #12]	; (80050f0 <vApplicationGetTimerTaskMemory+0x14>)
 80050e2:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80050e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050e8:	6013      	str	r3, [r2, #0]
}
 80050ea:	4770      	bx	lr
 80050ec:	200020c0 	.word	0x200020c0
 80050f0:	20001cc0 	.word	0x20001cc0

080050f4 <xEventGroupCreateStatic>:
	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80050f4:	b180      	cbz	r0, 8005118 <xEventGroupCreateStatic+0x24>
	{
 80050f6:	b510      	push	{r4, lr}
 80050f8:	b082      	sub	sp, #8
 80050fa:	4604      	mov	r4, r0
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80050fc:	2320      	movs	r3, #32
 80050fe:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8005100:	9b01      	ldr	r3, [sp, #4]
 8005102:	2b20      	cmp	r3, #32
 8005104:	d011      	beq.n	800512a <xEventGroupCreateStatic+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800510a:	f383 8811 	msr	BASEPRI, r3
 800510e:	f3bf 8f6f 	isb	sy
 8005112:	f3bf 8f4f 	dsb	sy
 8005116:	e7fe      	b.n	8005116 <xEventGroupCreateStatic+0x22>
 8005118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511c:	f383 8811 	msr	BASEPRI, r3
 8005120:	f3bf 8f6f 	isb	sy
 8005124:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventGroupBuffer );
 8005128:	e7fe      	b.n	8005128 <xEventGroupCreateStatic+0x34>
		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 EventGroup_t and StaticEventGroup_t are guaranteed to have the same size and alignment requirement - checked by configASSERT(). */

		if( pxEventBits != NULL )
		{
			pxEventBits->uxEventBits = 0;
 800512a:	2300      	movs	r3, #0
 800512c:	f840 3b04 	str.w	r3, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005130:	f000 f8f6 	bl	8005320 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8005134:	2301      	movs	r3, #1
 8005136:	7723      	strb	r3, [r4, #28]
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
	}
 8005138:	4620      	mov	r0, r4
 800513a:	b002      	add	sp, #8
 800513c:	bd10      	pop	{r4, pc}

0800513e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800513e:	b538      	push	{r3, r4, r5, lr}
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 8005140:	2020      	movs	r0, #32
 8005142:	f001 fdc1 	bl	8006cc8 <pvPortMalloc>

		if( pxEventBits != NULL )
 8005146:	4604      	mov	r4, r0
 8005148:	b128      	cbz	r0, 8005156 <xEventGroupCreate+0x18>
		{
			pxEventBits->uxEventBits = 0;
 800514a:	2500      	movs	r5, #0
 800514c:	f840 5b04 	str.w	r5, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005150:	f000 f8e6 	bl	8005320 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8005154:	7725      	strb	r5, [r4, #28]
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
	}
 8005156:	4620      	mov	r0, r4
 8005158:	bd38      	pop	{r3, r4, r5, pc}

0800515a <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800515a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800515e:	b178      	cbz	r0, 8005180 <xEventGroupWaitBits+0x26>
 8005160:	460c      	mov	r4, r1
 8005162:	4616      	mov	r6, r2
 8005164:	461d      	mov	r5, r3
 8005166:	4607      	mov	r7, r0
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005168:	f011 487f 	ands.w	r8, r1, #4278190080	; 0xff000000
 800516c:	d011      	beq.n	8005192 <xEventGroupWaitBits+0x38>
 800516e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005172:	f383 8811 	msr	BASEPRI, r3
 8005176:	f3bf 8f6f 	isb	sy
 800517a:	f3bf 8f4f 	dsb	sy
 800517e:	e7fe      	b.n	800517e <xEventGroupWaitBits+0x24>
 8005180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005184:	f383 8811 	msr	BASEPRI, r3
 8005188:	f3bf 8f6f 	isb	sy
 800518c:	f3bf 8f4f 	dsb	sy
	configASSERT( xEventGroup );
 8005190:	e7fe      	b.n	8005190 <xEventGroupWaitBits+0x36>
	configASSERT( uxBitsToWaitFor != 0 );
 8005192:	b941      	cbnz	r1, 80051a6 <xEventGroupWaitBits+0x4c>
 8005194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005198:	f383 8811 	msr	BASEPRI, r3
 800519c:	f3bf 8f6f 	isb	sy
 80051a0:	f3bf 8f4f 	dsb	sy
 80051a4:	e7fe      	b.n	80051a4 <xEventGroupWaitBits+0x4a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051a6:	f001 f96d 	bl	8006484 <xTaskGetSchedulerState>
 80051aa:	b950      	cbnz	r0, 80051c2 <xEventGroupWaitBits+0x68>
 80051ac:	9b08      	ldr	r3, [sp, #32]
 80051ae:	b143      	cbz	r3, 80051c2 <xEventGroupWaitBits+0x68>
 80051b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b4:	f383 8811 	msr	BASEPRI, r3
 80051b8:	f3bf 8f6f 	isb	sy
 80051bc:	f3bf 8f4f 	dsb	sy
 80051c0:	e7fe      	b.n	80051c0 <xEventGroupWaitBits+0x66>
	}
	#endif

	vTaskSuspendAll();
 80051c2:	f000 fe7b 	bl	8005ebc <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80051c6:	f8d7 9000 	ldr.w	r9, [r7]

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
BaseType_t xWaitConditionMet = pdFALSE;

	if( xWaitForAllBits == pdFALSE )
 80051ca:	bb55      	cbnz	r5, 8005222 <xEventGroupWaitBits+0xc8>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80051cc:	ea14 0f09 	tst.w	r4, r9
 80051d0:	bf14      	ite	ne
 80051d2:	2001      	movne	r0, #1
 80051d4:	2000      	moveq	r0, #0
		if( xWaitConditionMet != pdFALSE )
 80051d6:	bb50      	cbnz	r0, 800522e <xEventGroupWaitBits+0xd4>
		else if( xTicksToWait == ( TickType_t ) 0 )
 80051d8:	9b08      	ldr	r3, [sp, #32]
 80051da:	b363      	cbz	r3, 8005236 <xEventGroupWaitBits+0xdc>
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80051dc:	2e00      	cmp	r6, #0
 80051de:	bf18      	it	ne
 80051e0:	f04f 7880 	movne.w	r8, #16777216	; 0x1000000
			if( xWaitForAllBits != pdFALSE )
 80051e4:	b10d      	cbz	r5, 80051ea <xEventGroupWaitBits+0x90>
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80051e6:	f048 6880 	orr.w	r8, r8, #67108864	; 0x4000000
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80051ea:	9a08      	ldr	r2, [sp, #32]
 80051ec:	ea48 0104 	orr.w	r1, r8, r4
 80051f0:	1d38      	adds	r0, r7, #4
 80051f2:	f001 f821 	bl	8006238 <vTaskPlaceOnUnorderedEventList>
	xAlreadyYielded = xTaskResumeAll();
 80051f6:	f000 ff09 	bl	800600c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80051fa:	b948      	cbnz	r0, 8005210 <xEventGroupWaitBits+0xb6>
			portYIELD_WITHIN_API();
 80051fc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005200:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005204:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	f3bf 8f6f 	isb	sy
		uxReturn = uxTaskResetEventItemValue();
 8005210:	f001 f990 	bl	8006534 <uxTaskResetEventItemValue>
 8005214:	4681      	mov	r9, r0
		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8005216:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 800521a:	d011      	beq.n	8005240 <xEventGroupWaitBits+0xe6>
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800521c:	f029 497f 	bic.w	r9, r9, #4278190080	; 0xff000000
	return uxReturn;
 8005220:	e00b      	b.n	800523a <xEventGroupWaitBits+0xe0>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8005222:	ea34 0309 	bics.w	r3, r4, r9
 8005226:	bf0c      	ite	eq
 8005228:	2001      	moveq	r0, #1
 800522a:	2000      	movne	r0, #0
 800522c:	e7d3      	b.n	80051d6 <xEventGroupWaitBits+0x7c>
			if( xClearOnExit != pdFALSE )
 800522e:	b116      	cbz	r6, 8005236 <xEventGroupWaitBits+0xdc>
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005230:	ea29 0404 	bic.w	r4, r9, r4
 8005234:	603c      	str	r4, [r7, #0]
	xAlreadyYielded = xTaskResumeAll();
 8005236:	f000 fee9 	bl	800600c <xTaskResumeAll>
}
 800523a:	4648      	mov	r0, r9
 800523c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			taskENTER_CRITICAL();
 8005240:	f001 fbf8 	bl	8006a34 <vPortEnterCritical>
				uxReturn = pxEventBits->uxEventBits;
 8005244:	f8d7 9000 	ldr.w	r9, [r7]
	if( xWaitForAllBits == pdFALSE )
 8005248:	b965      	cbnz	r5, 8005264 <xEventGroupWaitBits+0x10a>
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800524a:	ea14 0f09 	tst.w	r4, r9
 800524e:	bf14      	ite	ne
 8005250:	2301      	movne	r3, #1
 8005252:	2300      	moveq	r3, #0
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8005254:	b11b      	cbz	r3, 800525e <xEventGroupWaitBits+0x104>
					if( xClearOnExit != pdFALSE )
 8005256:	b116      	cbz	r6, 800525e <xEventGroupWaitBits+0x104>
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005258:	ea29 0404 	bic.w	r4, r9, r4
 800525c:	603c      	str	r4, [r7, #0]
			taskEXIT_CRITICAL();
 800525e:	f001 fc0b 	bl	8006a78 <vPortExitCritical>
 8005262:	e7db      	b.n	800521c <xEventGroupWaitBits+0xc2>
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8005264:	ea34 0309 	bics.w	r3, r4, r9
 8005268:	bf0c      	ite	eq
 800526a:	2301      	moveq	r3, #1
 800526c:	2300      	movne	r3, #0
 800526e:	e7f1      	b.n	8005254 <xEventGroupWaitBits+0xfa>

08005270 <xEventGroupSetBits>:
	configASSERT( xEventGroup );
 8005270:	b178      	cbz	r0, 8005292 <xEventGroupSetBits+0x22>
{
 8005272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005276:	460e      	mov	r6, r1
 8005278:	4605      	mov	r5, r0
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800527a:	f011 487f 	ands.w	r8, r1, #4278190080	; 0xff000000
 800527e:	d011      	beq.n	80052a4 <xEventGroupSetBits+0x34>
 8005280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005284:	f383 8811 	msr	BASEPRI, r3
 8005288:	f3bf 8f6f 	isb	sy
 800528c:	f3bf 8f4f 	dsb	sy
 8005290:	e7fe      	b.n	8005290 <xEventGroupSetBits+0x20>
 8005292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005296:	f383 8811 	msr	BASEPRI, r3
 800529a:	f3bf 8f6f 	isb	sy
 800529e:	f3bf 8f4f 	dsb	sy
	configASSERT( xEventGroup );
 80052a2:	e7fe      	b.n	80052a2 <xEventGroupSetBits+0x32>
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052a4:	f100 070c 	add.w	r7, r0, #12
	vTaskSuspendAll();
 80052a8:	f000 fe08 	bl	8005ebc <vTaskSuspendAll>
		pxListItem = listGET_HEAD_ENTRY( pxList );
 80052ac:	692c      	ldr	r4, [r5, #16]
		pxEventBits->uxEventBits |= uxBitsToSet;
 80052ae:	682b      	ldr	r3, [r5, #0]
 80052b0:	4333      	orrs	r3, r6
 80052b2:	602b      	str	r3, [r5, #0]
		while( pxListItem != pxListEnd )
 80052b4:	42a7      	cmp	r7, r4
 80052b6:	d118      	bne.n	80052ea <xEventGroupSetBits+0x7a>
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80052b8:	682b      	ldr	r3, [r5, #0]
 80052ba:	ea23 0308 	bic.w	r3, r3, r8
 80052be:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 80052c0:	f000 fea4 	bl	800600c <xTaskResumeAll>
}
 80052c4:	6828      	ldr	r0, [r5, #0]
 80052c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80052ca:	6829      	ldr	r1, [r5, #0]
 80052cc:	ea32 0101 	bics.w	r1, r2, r1
 80052d0:	d109      	bne.n	80052e6 <xEventGroupSetBits+0x76>
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80052d2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
					uxBitsToClear |= uxBitsWaitedFor;
 80052d6:	bf18      	it	ne
 80052d8:	ea48 0802 	orrne.w	r8, r8, r2
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80052dc:	6829      	ldr	r1, [r5, #0]
 80052de:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 80052e2:	f001 f837 	bl	8006354 <vTaskRemoveFromUnorderedEventList>
		while( pxListItem != pxListEnd )
 80052e6:	42a7      	cmp	r7, r4
 80052e8:	d0e6      	beq.n	80052b8 <xEventGroupSetBits+0x48>
			pxNext = listGET_NEXT( pxListItem );
 80052ea:	4620      	mov	r0, r4
 80052ec:	6864      	ldr	r4, [r4, #4]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80052ee:	6803      	ldr	r3, [r0, #0]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80052f0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80052f4:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 80052f8:	d1e7      	bne.n	80052ca <xEventGroupSetBits+0x5a>
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80052fa:	6829      	ldr	r1, [r5, #0]
 80052fc:	420a      	tst	r2, r1
 80052fe:	d1e8      	bne.n	80052d2 <xEventGroupSetBits+0x62>
 8005300:	e7f1      	b.n	80052e6 <xEventGroupSetBits+0x76>

08005302 <vEventGroupSetBitsCallback>:
{
 8005302:	b508      	push	{r3, lr}
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 8005304:	f7ff ffb4 	bl	8005270 <xEventGroupSetBits>
}
 8005308:	bd08      	pop	{r3, pc}
	...

0800530c <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800530c:	b508      	push	{r3, lr}
 800530e:	4613      	mov	r3, r2
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken );
 8005310:	460a      	mov	r2, r1
 8005312:	4601      	mov	r1, r0
 8005314:	4801      	ldr	r0, [pc, #4]	; (800531c <xEventGroupSetBitsFromISR+0x10>)
 8005316:	f001 fb1f 	bl	8006958 <xTimerPendFunctionCallFromISR>

		return xReturn;
	}
 800531a:	bd08      	pop	{r3, pc}
 800531c:	08005303 	.word	0x08005303

08005320 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005320:	f100 0308 	add.w	r3, r0, #8
 8005324:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005326:	f04f 32ff 	mov.w	r2, #4294967295
 800532a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800532c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800532e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005330:	2300      	movs	r3, #0
 8005332:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005334:	4770      	bx	lr

08005336 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005336:	2300      	movs	r3, #0
 8005338:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800533a:	4770      	bx	lr

0800533c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800533c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800533e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005340:	689a      	ldr	r2, [r3, #8]
 8005342:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005344:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005346:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005348:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800534a:	6803      	ldr	r3, [r0, #0]
 800534c:	3301      	adds	r3, #1
 800534e:	6003      	str	r3, [r0, #0]
}
 8005350:	4770      	bx	lr

08005352 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005352:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005354:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005356:	f1b5 3fff 	cmp.w	r5, #4294967295
 800535a:	d011      	beq.n	8005380 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800535c:	f100 0308 	add.w	r3, r0, #8
 8005360:	461c      	mov	r4, r3
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	42aa      	cmp	r2, r5
 8005368:	d9fa      	bls.n	8005360 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800536a:	6863      	ldr	r3, [r4, #4]
 800536c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800536e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005370:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8005372:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005374:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8005376:	6803      	ldr	r3, [r0, #0]
 8005378:	3301      	adds	r3, #1
 800537a:	6003      	str	r3, [r0, #0]
}
 800537c:	bc30      	pop	{r4, r5}
 800537e:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8005380:	6904      	ldr	r4, [r0, #16]
 8005382:	e7f2      	b.n	800536a <vListInsert+0x18>

08005384 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005384:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005386:	6841      	ldr	r1, [r0, #4]
 8005388:	6882      	ldr	r2, [r0, #8]
 800538a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800538c:	6841      	ldr	r1, [r0, #4]
 800538e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005390:	685a      	ldr	r2, [r3, #4]
 8005392:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005394:	bf04      	itt	eq
 8005396:	6882      	ldreq	r2, [r0, #8]
 8005398:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800539a:	2200      	movs	r2, #0
 800539c:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	3a01      	subs	r2, #1
 80053a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80053a4:	6818      	ldr	r0, [r3, #0]
}
 80053a6:	4770      	bx	lr

080053a8 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80053a8:	b510      	push	{r4, lr}
 80053aa:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80053ac:	f001 fb42 	bl	8006a34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80053b0:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80053b2:	f001 fb61 	bl	8006a78 <vPortExitCritical>

	return xReturn;
}
 80053b6:	fab4 f084 	clz	r0, r4
 80053ba:	0940      	lsrs	r0, r0, #5
 80053bc:	bd10      	pop	{r4, pc}

080053be <prvCopyDataToQueue>:
{
 80053be:	b570      	push	{r4, r5, r6, lr}
 80053c0:	4604      	mov	r4, r0
 80053c2:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053c4:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80053c6:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80053c8:	b95a      	cbnz	r2, 80053e2 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80053ca:	6803      	ldr	r3, [r0, #0]
 80053cc:	b11b      	cbz	r3, 80053d6 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 80053ce:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80053d0:	3601      	adds	r6, #1
 80053d2:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80053d4:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80053d6:	6840      	ldr	r0, [r0, #4]
 80053d8:	f001 f864 	bl	80064a4 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 80053dc:	2300      	movs	r3, #0
 80053de:	6063      	str	r3, [r4, #4]
 80053e0:	e7f6      	b.n	80053d0 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 80053e2:	b96d      	cbnz	r5, 8005400 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80053e4:	6880      	ldr	r0, [r0, #8]
 80053e6:	f001 fd61 	bl	8006eac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80053ea:	68a3      	ldr	r3, [r4, #8]
 80053ec:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80053ee:	4413      	add	r3, r2
 80053f0:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80053f2:	6862      	ldr	r2, [r4, #4]
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d319      	bcc.n	800542c <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80053f8:	6823      	ldr	r3, [r4, #0]
 80053fa:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 80053fc:	4628      	mov	r0, r5
 80053fe:	e7e7      	b.n	80053d0 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005400:	68c0      	ldr	r0, [r0, #12]
 8005402:	f001 fd53 	bl	8006eac <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005406:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005408:	4251      	negs	r1, r2
 800540a:	68e3      	ldr	r3, [r4, #12]
 800540c:	1a9b      	subs	r3, r3, r2
 800540e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005410:	6822      	ldr	r2, [r4, #0]
 8005412:	4293      	cmp	r3, r2
 8005414:	d202      	bcs.n	800541c <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005416:	6863      	ldr	r3, [r4, #4]
 8005418:	440b      	add	r3, r1
 800541a:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800541c:	2d02      	cmp	r5, #2
 800541e:	d001      	beq.n	8005424 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8005420:	2000      	movs	r0, #0
 8005422:	e7d5      	b.n	80053d0 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005424:	b126      	cbz	r6, 8005430 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8005426:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8005428:	2000      	movs	r0, #0
 800542a:	e7d1      	b.n	80053d0 <prvCopyDataToQueue+0x12>
 800542c:	4628      	mov	r0, r5
 800542e:	e7cf      	b.n	80053d0 <prvCopyDataToQueue+0x12>
 8005430:	2000      	movs	r0, #0
 8005432:	e7cd      	b.n	80053d0 <prvCopyDataToQueue+0x12>

08005434 <prvCopyDataFromQueue>:
{
 8005434:	b508      	push	{r3, lr}
 8005436:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005438:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800543a:	b162      	cbz	r2, 8005456 <prvCopyDataFromQueue+0x22>
 800543c:	4608      	mov	r0, r1
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800543e:	68d9      	ldr	r1, [r3, #12]
 8005440:	4411      	add	r1, r2
 8005442:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005444:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8005448:	4561      	cmp	r1, ip
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800544a:	bf24      	itt	cs
 800544c:	6819      	ldrcs	r1, [r3, #0]
 800544e:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005450:	68d9      	ldr	r1, [r3, #12]
 8005452:	f001 fd2b 	bl	8006eac <memcpy>
}
 8005456:	bd08      	pop	{r3, pc}

08005458 <prvUnlockQueue>:
{
 8005458:	b570      	push	{r4, r5, r6, lr}
 800545a:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 800545c:	f001 faea 	bl	8006a34 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8005460:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8005464:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005466:	2c00      	cmp	r4, #0
 8005468:	dd0f      	ble.n	800548a <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800546a:	f105 0624 	add.w	r6, r5, #36	; 0x24
 800546e:	e002      	b.n	8005476 <prvUnlockQueue+0x1e>
			--cTxLock;
 8005470:	3c01      	subs	r4, #1
 8005472:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005474:	b14c      	cbz	r4, 800548a <prvUnlockQueue+0x32>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005476:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005478:	b13b      	cbz	r3, 800548a <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800547a:	4630      	mov	r0, r6
 800547c:	f000 ff26 	bl	80062cc <xTaskRemoveFromEventList>
 8005480:	2800      	cmp	r0, #0
 8005482:	d0f5      	beq.n	8005470 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 8005484:	f000 fff8 	bl	8006478 <vTaskMissedYield>
 8005488:	e7f2      	b.n	8005470 <prvUnlockQueue+0x18>
		pxQueue->cTxLock = queueUNLOCKED;
 800548a:	23ff      	movs	r3, #255	; 0xff
 800548c:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8005490:	f001 faf2 	bl	8006a78 <vPortExitCritical>
	taskENTER_CRITICAL();
 8005494:	f001 face 	bl	8006a34 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8005498:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 800549c:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800549e:	2c00      	cmp	r4, #0
 80054a0:	dd0f      	ble.n	80054c2 <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054a2:	f105 0610 	add.w	r6, r5, #16
 80054a6:	e002      	b.n	80054ae <prvUnlockQueue+0x56>
				--cRxLock;
 80054a8:	3c01      	subs	r4, #1
 80054aa:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80054ac:	b14c      	cbz	r4, 80054c2 <prvUnlockQueue+0x6a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054ae:	692b      	ldr	r3, [r5, #16]
 80054b0:	b13b      	cbz	r3, 80054c2 <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054b2:	4630      	mov	r0, r6
 80054b4:	f000 ff0a 	bl	80062cc <xTaskRemoveFromEventList>
 80054b8:	2800      	cmp	r0, #0
 80054ba:	d0f5      	beq.n	80054a8 <prvUnlockQueue+0x50>
					vTaskMissedYield();
 80054bc:	f000 ffdc 	bl	8006478 <vTaskMissedYield>
 80054c0:	e7f2      	b.n	80054a8 <prvUnlockQueue+0x50>
		pxQueue->cRxLock = queueUNLOCKED;
 80054c2:	23ff      	movs	r3, #255	; 0xff
 80054c4:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 80054c8:	f001 fad6 	bl	8006a78 <vPortExitCritical>
}
 80054cc:	bd70      	pop	{r4, r5, r6, pc}

080054ce <xQueueGenericReset>:
{
 80054ce:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 80054d0:	b1e0      	cbz	r0, 800550c <xQueueGenericReset+0x3e>
 80054d2:	460d      	mov	r5, r1
 80054d4:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80054d6:	f001 faad 	bl	8006a34 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80054da:	6822      	ldr	r2, [r4, #0]
 80054dc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80054de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80054e0:	fb01 f303 	mul.w	r3, r1, r3
 80054e4:	18d0      	adds	r0, r2, r3
 80054e6:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80054e8:	2000      	movs	r0, #0
 80054ea:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80054ec:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80054ee:	1a5b      	subs	r3, r3, r1
 80054f0:	4413      	add	r3, r2
 80054f2:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80054f4:	23ff      	movs	r3, #255	; 0xff
 80054f6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80054fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 80054fe:	b9fd      	cbnz	r5, 8005540 <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005500:	6923      	ldr	r3, [r4, #16]
 8005502:	b963      	cbnz	r3, 800551e <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 8005504:	f001 fab8 	bl	8006a78 <vPortExitCritical>
}
 8005508:	2001      	movs	r0, #1
 800550a:	bd38      	pop	{r3, r4, r5, pc}
 800550c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005510:	f383 8811 	msr	BASEPRI, r3
 8005514:	f3bf 8f6f 	isb	sy
 8005518:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800551c:	e7fe      	b.n	800551c <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800551e:	f104 0010 	add.w	r0, r4, #16
 8005522:	f000 fed3 	bl	80062cc <xTaskRemoveFromEventList>
 8005526:	2800      	cmp	r0, #0
 8005528:	d0ec      	beq.n	8005504 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 800552a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800552e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005532:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005536:	f3bf 8f4f 	dsb	sy
 800553a:	f3bf 8f6f 	isb	sy
 800553e:	e7e1      	b.n	8005504 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005540:	f104 0010 	add.w	r0, r4, #16
 8005544:	f7ff feec 	bl	8005320 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005548:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800554c:	f7ff fee8 	bl	8005320 <vListInitialise>
 8005550:	e7d8      	b.n	8005504 <xQueueGenericReset+0x36>

08005552 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005552:	b940      	cbnz	r0, 8005566 <xQueueGenericCreateStatic+0x14>
 8005554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005558:	f383 8811 	msr	BASEPRI, r3
 800555c:	f3bf 8f6f 	isb	sy
 8005560:	f3bf 8f4f 	dsb	sy
 8005564:	e7fe      	b.n	8005564 <xQueueGenericCreateStatic+0x12>
	{
 8005566:	b510      	push	{r4, lr}
 8005568:	b082      	sub	sp, #8
 800556a:	461c      	mov	r4, r3
 800556c:	4603      	mov	r3, r0
		configASSERT( pxStaticQueue != NULL );
 800556e:	b154      	cbz	r4, 8005586 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005570:	b192      	cbz	r2, 8005598 <xQueueGenericCreateStatic+0x46>
 8005572:	b9d9      	cbnz	r1, 80055ac <xQueueGenericCreateStatic+0x5a>
 8005574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005578:	f383 8811 	msr	BASEPRI, r3
 800557c:	f3bf 8f6f 	isb	sy
 8005580:	f3bf 8f4f 	dsb	sy
 8005584:	e7fe      	b.n	8005584 <xQueueGenericCreateStatic+0x32>
 8005586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800558a:	f383 8811 	msr	BASEPRI, r3
 800558e:	f3bf 8f6f 	isb	sy
 8005592:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8005596:	e7fe      	b.n	8005596 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005598:	b339      	cbz	r1, 80055ea <xQueueGenericCreateStatic+0x98>
 800559a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800559e:	f383 8811 	msr	BASEPRI, r3
 80055a2:	f3bf 8f6f 	isb	sy
 80055a6:	f3bf 8f4f 	dsb	sy
 80055aa:	e7fe      	b.n	80055aa <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80055ac:	2050      	movs	r0, #80	; 0x50
 80055ae:	9001      	str	r0, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80055b0:	9801      	ldr	r0, [sp, #4]
 80055b2:	2850      	cmp	r0, #80	; 0x50
 80055b4:	d008      	beq.n	80055c8 <xQueueGenericCreateStatic+0x76>
 80055b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ba:	f383 8811 	msr	BASEPRI, r3
 80055be:	f3bf 8f6f 	isb	sy
 80055c2:	f3bf 8f4f 	dsb	sy
 80055c6:	e7fe      	b.n	80055c6 <xQueueGenericCreateStatic+0x74>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80055c8:	2001      	movs	r0, #1
 80055ca:	f884 0046 	strb.w	r0, [r4, #70]	; 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 80055ce:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80055d0:	63e3      	str	r3, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80055d2:	6421      	str	r1, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80055d4:	2101      	movs	r1, #1
 80055d6:	4620      	mov	r0, r4
 80055d8:	f7ff ff79 	bl	80054ce <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 80055dc:	f89d 3010 	ldrb.w	r3, [sp, #16]
 80055e0:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	}
 80055e4:	4620      	mov	r0, r4
 80055e6:	b002      	add	sp, #8
 80055e8:	bd10      	pop	{r4, pc}
			volatile size_t xSize = sizeof( StaticQueue_t );
 80055ea:	2250      	movs	r2, #80	; 0x50
 80055ec:	9201      	str	r2, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80055ee:	9a01      	ldr	r2, [sp, #4]
 80055f0:	2a50      	cmp	r2, #80	; 0x50
 80055f2:	d1e0      	bne.n	80055b6 <xQueueGenericCreateStatic+0x64>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80055f4:	2201      	movs	r2, #1
 80055f6:	f884 2046 	strb.w	r2, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80055fa:	4622      	mov	r2, r4
 80055fc:	e7e7      	b.n	80055ce <xQueueGenericCreateStatic+0x7c>

080055fe <xQueueGenericSend>:
{
 80055fe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005602:	b085      	sub	sp, #20
 8005604:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8005606:	b188      	cbz	r0, 800562c <xQueueGenericSend+0x2e>
 8005608:	460e      	mov	r6, r1
 800560a:	461d      	mov	r5, r3
 800560c:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800560e:	b1b1      	cbz	r1, 800563e <xQueueGenericSend+0x40>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005610:	2d02      	cmp	r5, #2
 8005612:	d120      	bne.n	8005656 <xQueueGenericSend+0x58>
 8005614:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005616:	2b01      	cmp	r3, #1
 8005618:	d01d      	beq.n	8005656 <xQueueGenericSend+0x58>
 800561a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800561e:	f383 8811 	msr	BASEPRI, r3
 8005622:	f3bf 8f6f 	isb	sy
 8005626:	f3bf 8f4f 	dsb	sy
 800562a:	e7fe      	b.n	800562a <xQueueGenericSend+0x2c>
 800562c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005630:	f383 8811 	msr	BASEPRI, r3
 8005634:	f3bf 8f6f 	isb	sy
 8005638:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800563c:	e7fe      	b.n	800563c <xQueueGenericSend+0x3e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800563e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005640:	2b00      	cmp	r3, #0
 8005642:	d0e5      	beq.n	8005610 <xQueueGenericSend+0x12>
 8005644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005648:	f383 8811 	msr	BASEPRI, r3
 800564c:	f3bf 8f6f 	isb	sy
 8005650:	f3bf 8f4f 	dsb	sy
 8005654:	e7fe      	b.n	8005654 <xQueueGenericSend+0x56>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005656:	f000 ff15 	bl	8006484 <xTaskGetSchedulerState>
 800565a:	b950      	cbnz	r0, 8005672 <xQueueGenericSend+0x74>
 800565c:	9b01      	ldr	r3, [sp, #4]
 800565e:	b163      	cbz	r3, 800567a <xQueueGenericSend+0x7c>
 8005660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005664:	f383 8811 	msr	BASEPRI, r3
 8005668:	f3bf 8f6f 	isb	sy
 800566c:	f3bf 8f4f 	dsb	sy
 8005670:	e7fe      	b.n	8005670 <xQueueGenericSend+0x72>
 8005672:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 8005676:	2700      	movs	r7, #0
 8005678:	e03a      	b.n	80056f0 <xQueueGenericSend+0xf2>
 800567a:	f04f 0800 	mov.w	r8, #0
 800567e:	e7fa      	b.n	8005676 <xQueueGenericSend+0x78>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005680:	462a      	mov	r2, r5
 8005682:	4631      	mov	r1, r6
 8005684:	4620      	mov	r0, r4
 8005686:	f7ff fe9a 	bl	80053be <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800568a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800568c:	b983      	cbnz	r3, 80056b0 <xQueueGenericSend+0xb2>
					else if( xYieldRequired != pdFALSE )
 800568e:	b148      	cbz	r0, 80056a4 <xQueueGenericSend+0xa6>
						queueYIELD_IF_USING_PREEMPTION();
 8005690:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005694:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005698:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800569c:	f3bf 8f4f 	dsb	sy
 80056a0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80056a4:	f001 f9e8 	bl	8006a78 <vPortExitCritical>
				return pdPASS;
 80056a8:	2001      	movs	r0, #1
}
 80056aa:	b005      	add	sp, #20
 80056ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056b0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80056b4:	f000 fe0a 	bl	80062cc <xTaskRemoveFromEventList>
 80056b8:	2800      	cmp	r0, #0
 80056ba:	d0f3      	beq.n	80056a4 <xQueueGenericSend+0xa6>
							queueYIELD_IF_USING_PREEMPTION();
 80056bc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80056c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056c4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80056c8:	f3bf 8f4f 	dsb	sy
 80056cc:	f3bf 8f6f 	isb	sy
 80056d0:	e7e8      	b.n	80056a4 <xQueueGenericSend+0xa6>
					taskEXIT_CRITICAL();
 80056d2:	f001 f9d1 	bl	8006a78 <vPortExitCritical>
					return errQUEUE_FULL;
 80056d6:	2000      	movs	r0, #0
 80056d8:	e7e7      	b.n	80056aa <xQueueGenericSend+0xac>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80056da:	a802      	add	r0, sp, #8
 80056dc:	f000 fe7e 	bl	80063dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056e0:	e014      	b.n	800570c <xQueueGenericSend+0x10e>
				prvUnlockQueue( pxQueue );
 80056e2:	4620      	mov	r0, r4
 80056e4:	f7ff feb8 	bl	8005458 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80056e8:	f000 fc90 	bl	800600c <xTaskResumeAll>
 80056ec:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 80056f0:	f001 f9a0 	bl	8006a34 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056f4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80056f6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d3c1      	bcc.n	8005680 <xQueueGenericSend+0x82>
 80056fc:	2d02      	cmp	r5, #2
 80056fe:	d0bf      	beq.n	8005680 <xQueueGenericSend+0x82>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005700:	9b01      	ldr	r3, [sp, #4]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d0e5      	beq.n	80056d2 <xQueueGenericSend+0xd4>
				else if( xEntryTimeSet == pdFALSE )
 8005706:	f1b8 0f00 	cmp.w	r8, #0
 800570a:	d0e6      	beq.n	80056da <xQueueGenericSend+0xdc>
		taskEXIT_CRITICAL();
 800570c:	f001 f9b4 	bl	8006a78 <vPortExitCritical>
		vTaskSuspendAll();
 8005710:	f000 fbd4 	bl	8005ebc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005714:	f001 f98e 	bl	8006a34 <vPortEnterCritical>
 8005718:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 800571c:	b252      	sxtb	r2, r2
 800571e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005722:	bf08      	it	eq
 8005724:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8005728:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 800572c:	b252      	sxtb	r2, r2
 800572e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005732:	bf08      	it	eq
 8005734:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8005738:	f001 f99e 	bl	8006a78 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800573c:	a901      	add	r1, sp, #4
 800573e:	a802      	add	r0, sp, #8
 8005740:	f000 fe58 	bl	80063f4 <xTaskCheckForTimeOut>
 8005744:	bb00      	cbnz	r0, 8005788 <xQueueGenericSend+0x18a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005746:	f001 f975 	bl	8006a34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800574a:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
 800574e:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8005752:	f001 f991 	bl	8006a78 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005756:	45c1      	cmp	r9, r8
 8005758:	d1c3      	bne.n	80056e2 <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800575a:	9901      	ldr	r1, [sp, #4]
 800575c:	f104 0010 	add.w	r0, r4, #16
 8005760:	f000 fd52 	bl	8006208 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005764:	4620      	mov	r0, r4
 8005766:	f7ff fe77 	bl	8005458 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800576a:	f000 fc4f 	bl	800600c <xTaskResumeAll>
 800576e:	2800      	cmp	r0, #0
 8005770:	d1bc      	bne.n	80056ec <xQueueGenericSend+0xee>
					portYIELD_WITHIN_API();
 8005772:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005776:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800577a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800577e:	f3bf 8f4f 	dsb	sy
 8005782:	f3bf 8f6f 	isb	sy
 8005786:	e7b1      	b.n	80056ec <xQueueGenericSend+0xee>
			prvUnlockQueue( pxQueue );
 8005788:	4620      	mov	r0, r4
 800578a:	f7ff fe65 	bl	8005458 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800578e:	f000 fc3d 	bl	800600c <xTaskResumeAll>
			return errQUEUE_FULL;
 8005792:	2000      	movs	r0, #0
 8005794:	e789      	b.n	80056aa <xQueueGenericSend+0xac>

08005796 <xQueueGenericSendFromISR>:
{
 8005796:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800579a:	b190      	cbz	r0, 80057c2 <xQueueGenericSendFromISR+0x2c>
 800579c:	460f      	mov	r7, r1
 800579e:	4616      	mov	r6, r2
 80057a0:	461c      	mov	r4, r3
 80057a2:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057a4:	b1b1      	cbz	r1, 80057d4 <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80057a6:	2c02      	cmp	r4, #2
 80057a8:	d120      	bne.n	80057ec <xQueueGenericSendFromISR+0x56>
 80057aa:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d01d      	beq.n	80057ec <xQueueGenericSendFromISR+0x56>
 80057b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057b4:	f383 8811 	msr	BASEPRI, r3
 80057b8:	f3bf 8f6f 	isb	sy
 80057bc:	f3bf 8f4f 	dsb	sy
 80057c0:	e7fe      	b.n	80057c0 <xQueueGenericSendFromISR+0x2a>
 80057c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c6:	f383 8811 	msr	BASEPRI, r3
 80057ca:	f3bf 8f6f 	isb	sy
 80057ce:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80057d2:	e7fe      	b.n	80057d2 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057d4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d0e5      	beq.n	80057a6 <xQueueGenericSendFromISR+0x10>
 80057da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057de:	f383 8811 	msr	BASEPRI, r3
 80057e2:	f3bf 8f6f 	isb	sy
 80057e6:	f3bf 8f4f 	dsb	sy
 80057ea:	e7fe      	b.n	80057ea <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80057ec:	f001 fa0e 	bl	8006c0c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80057f0:	f3ef 8911 	mrs	r9, BASEPRI
 80057f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057f8:	f383 8811 	msr	BASEPRI, r3
 80057fc:	f3bf 8f6f 	isb	sy
 8005800:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005804:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8005806:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8005808:	429a      	cmp	r2, r3
 800580a:	d306      	bcc.n	800581a <xQueueGenericSendFromISR+0x84>
 800580c:	2c02      	cmp	r4, #2
 800580e:	d004      	beq.n	800581a <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8005810:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005812:	f389 8811 	msr	BASEPRI, r9
}
 8005816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 800581a:	f895 8045 	ldrb.w	r8, [r5, #69]	; 0x45
 800581e:	fa4f f888 	sxtb.w	r8, r8
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005822:	4622      	mov	r2, r4
 8005824:	4639      	mov	r1, r7
 8005826:	4628      	mov	r0, r5
 8005828:	f7ff fdc9 	bl	80053be <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 800582c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005830:	d006      	beq.n	8005840 <xQueueGenericSendFromISR+0xaa>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005832:	f108 0301 	add.w	r3, r8, #1
 8005836:	b25b      	sxtb	r3, r3
 8005838:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
			xReturn = pdPASS;
 800583c:	2001      	movs	r0, #1
 800583e:	e7e8      	b.n	8005812 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005840:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005842:	b90b      	cbnz	r3, 8005848 <xQueueGenericSendFromISR+0xb2>
			xReturn = pdPASS;
 8005844:	2001      	movs	r0, #1
 8005846:	e7e4      	b.n	8005812 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005848:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800584c:	f000 fd3e 	bl	80062cc <xTaskRemoveFromEventList>
 8005850:	b118      	cbz	r0, 800585a <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
 8005852:	b126      	cbz	r6, 800585e <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005854:	2001      	movs	r0, #1
 8005856:	6030      	str	r0, [r6, #0]
 8005858:	e7db      	b.n	8005812 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 800585a:	2001      	movs	r0, #1
 800585c:	e7d9      	b.n	8005812 <xQueueGenericSendFromISR+0x7c>
 800585e:	2001      	movs	r0, #1
 8005860:	e7d7      	b.n	8005812 <xQueueGenericSendFromISR+0x7c>

08005862 <xQueueReceive>:
{
 8005862:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 800586a:	b180      	cbz	r0, 800588e <xQueueReceive+0x2c>
 800586c:	460e      	mov	r6, r1
 800586e:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005870:	b1b1      	cbz	r1, 80058a0 <xQueueReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005872:	f000 fe07 	bl	8006484 <xTaskGetSchedulerState>
 8005876:	b9f8      	cbnz	r0, 80058b8 <xQueueReceive+0x56>
 8005878:	9b01      	ldr	r3, [sp, #4]
 800587a:	b30b      	cbz	r3, 80058c0 <xQueueReceive+0x5e>
	__asm volatile
 800587c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005880:	f383 8811 	msr	BASEPRI, r3
 8005884:	f3bf 8f6f 	isb	sy
 8005888:	f3bf 8f4f 	dsb	sy
 800588c:	e7fe      	b.n	800588c <xQueueReceive+0x2a>
 800588e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005892:	f383 8811 	msr	BASEPRI, r3
 8005896:	f3bf 8f6f 	isb	sy
 800589a:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 800589e:	e7fe      	b.n	800589e <xQueueReceive+0x3c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058a0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d0e5      	beq.n	8005872 <xQueueReceive+0x10>
 80058a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058aa:	f383 8811 	msr	BASEPRI, r3
 80058ae:	f3bf 8f6f 	isb	sy
 80058b2:	f3bf 8f4f 	dsb	sy
 80058b6:	e7fe      	b.n	80058b6 <xQueueReceive+0x54>
 80058b8:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 80058bc:	2700      	movs	r7, #0
 80058be:	e03b      	b.n	8005938 <xQueueReceive+0xd6>
 80058c0:	f04f 0800 	mov.w	r8, #0
 80058c4:	e7fa      	b.n	80058bc <xQueueReceive+0x5a>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80058c6:	4631      	mov	r1, r6
 80058c8:	4620      	mov	r0, r4
 80058ca:	f7ff fdb3 	bl	8005434 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80058ce:	3d01      	subs	r5, #1
 80058d0:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058d2:	6923      	ldr	r3, [r4, #16]
 80058d4:	b92b      	cbnz	r3, 80058e2 <xQueueReceive+0x80>
				taskEXIT_CRITICAL();
 80058d6:	f001 f8cf 	bl	8006a78 <vPortExitCritical>
				return pdPASS;
 80058da:	2001      	movs	r0, #1
}
 80058dc:	b004      	add	sp, #16
 80058de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058e2:	f104 0010 	add.w	r0, r4, #16
 80058e6:	f000 fcf1 	bl	80062cc <xTaskRemoveFromEventList>
 80058ea:	2800      	cmp	r0, #0
 80058ec:	d0f3      	beq.n	80058d6 <xQueueReceive+0x74>
						queueYIELD_IF_USING_PREEMPTION();
 80058ee:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80058f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058f6:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80058fa:	f3bf 8f4f 	dsb	sy
 80058fe:	f3bf 8f6f 	isb	sy
 8005902:	e7e8      	b.n	80058d6 <xQueueReceive+0x74>
					taskEXIT_CRITICAL();
 8005904:	f001 f8b8 	bl	8006a78 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8005908:	2000      	movs	r0, #0
 800590a:	e7e7      	b.n	80058dc <xQueueReceive+0x7a>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800590c:	a802      	add	r0, sp, #8
 800590e:	f000 fd65 	bl	80063dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005912:	e01c      	b.n	800594e <xQueueReceive+0xec>
				prvUnlockQueue( pxQueue );
 8005914:	4620      	mov	r0, r4
 8005916:	f7ff fd9f 	bl	8005458 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800591a:	f000 fb77 	bl	800600c <xTaskResumeAll>
 800591e:	e009      	b.n	8005934 <xQueueReceive+0xd2>
			prvUnlockQueue( pxQueue );
 8005920:	4620      	mov	r0, r4
 8005922:	f7ff fd99 	bl	8005458 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005926:	f000 fb71 	bl	800600c <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800592a:	4620      	mov	r0, r4
 800592c:	f7ff fd3c 	bl	80053a8 <prvIsQueueEmpty>
 8005930:	2800      	cmp	r0, #0
 8005932:	d146      	bne.n	80059c2 <xQueueReceive+0x160>
 8005934:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 8005938:	f001 f87c 	bl	8006a34 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800593c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800593e:	2d00      	cmp	r5, #0
 8005940:	d1c1      	bne.n	80058c6 <xQueueReceive+0x64>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005942:	9b01      	ldr	r3, [sp, #4]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d0dd      	beq.n	8005904 <xQueueReceive+0xa2>
				else if( xEntryTimeSet == pdFALSE )
 8005948:	f1b8 0f00 	cmp.w	r8, #0
 800594c:	d0de      	beq.n	800590c <xQueueReceive+0xaa>
		taskEXIT_CRITICAL();
 800594e:	f001 f893 	bl	8006a78 <vPortExitCritical>
		vTaskSuspendAll();
 8005952:	f000 fab3 	bl	8005ebc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005956:	f001 f86d 	bl	8006a34 <vPortEnterCritical>
 800595a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800595e:	b25b      	sxtb	r3, r3
 8005960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005964:	bf08      	it	eq
 8005966:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 800596a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800596e:	b25b      	sxtb	r3, r3
 8005970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005974:	bf08      	it	eq
 8005976:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 800597a:	f001 f87d 	bl	8006a78 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800597e:	a901      	add	r1, sp, #4
 8005980:	a802      	add	r0, sp, #8
 8005982:	f000 fd37 	bl	80063f4 <xTaskCheckForTimeOut>
 8005986:	2800      	cmp	r0, #0
 8005988:	d1ca      	bne.n	8005920 <xQueueReceive+0xbe>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800598a:	4620      	mov	r0, r4
 800598c:	f7ff fd0c 	bl	80053a8 <prvIsQueueEmpty>
 8005990:	2800      	cmp	r0, #0
 8005992:	d0bf      	beq.n	8005914 <xQueueReceive+0xb2>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005994:	9901      	ldr	r1, [sp, #4]
 8005996:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800599a:	f000 fc35 	bl	8006208 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800599e:	4620      	mov	r0, r4
 80059a0:	f7ff fd5a 	bl	8005458 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80059a4:	f000 fb32 	bl	800600c <xTaskResumeAll>
 80059a8:	2800      	cmp	r0, #0
 80059aa:	d1c3      	bne.n	8005934 <xQueueReceive+0xd2>
					portYIELD_WITHIN_API();
 80059ac:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80059b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059b4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80059b8:	f3bf 8f4f 	dsb	sy
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	e7b8      	b.n	8005934 <xQueueReceive+0xd2>
				return errQUEUE_EMPTY;
 80059c2:	2000      	movs	r0, #0
 80059c4:	e78a      	b.n	80058dc <xQueueReceive+0x7a>
	...

080059c8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80059c8:	b410      	push	{r4}
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059ca:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80059cc:	4c07      	ldr	r4, [pc, #28]	; (80059ec <vQueueAddToRegistry+0x24>)
 80059ce:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
 80059d2:	b122      	cbz	r2, 80059de <vQueueAddToRegistry+0x16>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059d4:	3301      	adds	r3, #1
 80059d6:	2b08      	cmp	r3, #8
 80059d8:	d1f9      	bne.n	80059ce <vQueueAddToRegistry+0x6>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80059da:	bc10      	pop	{r4}
 80059dc:	4770      	bx	lr
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80059de:	4a03      	ldr	r2, [pc, #12]	; (80059ec <vQueueAddToRegistry+0x24>)
 80059e0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80059e4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80059e8:	6058      	str	r0, [r3, #4]
				break;
 80059ea:	e7f6      	b.n	80059da <vQueueAddToRegistry+0x12>
 80059ec:	2000217c 	.word	0x2000217c

080059f0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80059f0:	b570      	push	{r4, r5, r6, lr}
 80059f2:	4604      	mov	r4, r0
 80059f4:	460d      	mov	r5, r1
 80059f6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80059f8:	f001 f81c 	bl	8006a34 <vPortEnterCritical>
 80059fc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005a00:	b25b      	sxtb	r3, r3
 8005a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a06:	bf04      	itt	eq
 8005a08:	2300      	moveq	r3, #0
 8005a0a:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8005a0e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005a12:	b25b      	sxtb	r3, r3
 8005a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a18:	bf04      	itt	eq
 8005a1a:	2300      	moveq	r3, #0
 8005a1c:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8005a20:	f001 f82a 	bl	8006a78 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005a24:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005a26:	b11b      	cbz	r3, 8005a30 <vQueueWaitForMessageRestricted+0x40>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005a28:	4620      	mov	r0, r4
 8005a2a:	f7ff fd15 	bl	8005458 <prvUnlockQueue>
	}
 8005a2e:	bd70      	pop	{r4, r5, r6, pc}
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005a30:	4632      	mov	r2, r6
 8005a32:	4629      	mov	r1, r5
 8005a34:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005a38:	f000 fc2a 	bl	8006290 <vTaskPlaceOnEventListRestricted>
 8005a3c:	e7f4      	b.n	8005a28 <vQueueWaitForMessageRestricted+0x38>
	...

08005a40 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a40:	4b08      	ldr	r3, [pc, #32]	; (8005a64 <prvResetNextTaskUnblockTime+0x24>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	b923      	cbnz	r3, 8005a52 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a48:	4b07      	ldr	r3, [pc, #28]	; (8005a68 <prvResetNextTaskUnblockTime+0x28>)
 8005a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8005a4e:	601a      	str	r2, [r3, #0]
 8005a50:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005a52:	4b04      	ldr	r3, [pc, #16]	; (8005a64 <prvResetNextTaskUnblockTime+0x24>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	4b02      	ldr	r3, [pc, #8]	; (8005a68 <prvResetNextTaskUnblockTime+0x28>)
 8005a5e:	601a      	str	r2, [r3, #0]
	}
}
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop
 8005a64:	200021c0 	.word	0x200021c0
 8005a68:	20002668 	.word	0x20002668

08005a6c <prvInitialiseNewTask>:
{
 8005a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a70:	4606      	mov	r6, r0
 8005a72:	4689      	mov	r9, r1
 8005a74:	461f      	mov	r7, r3
 8005a76:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8005a7a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005a7c:	0095      	lsls	r5, r2, #2
 8005a7e:	462a      	mov	r2, r5
 8005a80:	21a5      	movs	r1, #165	; 0xa5
 8005a82:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005a84:	f001 fa20 	bl	8006ec8 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005a88:	3d04      	subs	r5, #4
 8005a8a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005a8c:	441d      	add	r5, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005a8e:	f025 0507 	bic.w	r5, r5, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a92:	f109 3cff 	add.w	ip, r9, #4294967295
 8005a96:	f104 0e33 	add.w	lr, r4, #51	; 0x33
 8005a9a:	f109 010f 	add.w	r1, r9, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005a9e:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 8005aa2:	f80e 2f01 	strb.w	r2, [lr, #1]!
		if( pcName[ x ] == 0x00 )
 8005aa6:	b10a      	cbz	r2, 8005aac <prvInitialiseNewTask+0x40>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005aa8:	458c      	cmp	ip, r1
 8005aaa:	d1f8      	bne.n	8005a9e <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005aac:	f04f 0a00 	mov.w	sl, #0
 8005ab0:	f884 a043 	strb.w	sl, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ab4:	9b08      	ldr	r3, [sp, #32]
 8005ab6:	2b37      	cmp	r3, #55	; 0x37
 8005ab8:	bf28      	it	cs
 8005aba:	2337      	movcs	r3, #55	; 0x37
 8005abc:	4699      	mov	r9, r3
	pxNewTCB->uxPriority = uxPriority;
 8005abe:	62e3      	str	r3, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8005ac0:	64e3      	str	r3, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005ac2:	f8c4 a050 	str.w	sl, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ac6:	1d20      	adds	r0, r4, #4
 8005ac8:	f7ff fc35 	bl	8005336 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005acc:	f104 0018 	add.w	r0, r4, #24
 8005ad0:	f7ff fc31 	bl	8005336 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005ad4:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ad6:	f1c9 0338 	rsb	r3, r9, #56	; 0x38
 8005ada:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005adc:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8005ade:	f8c4 a0b4 	str.w	sl, [r4, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005ae2:	f884 a0b8 	strb.w	sl, [r4, #184]	; 0xb8
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005ae6:	2260      	movs	r2, #96	; 0x60
 8005ae8:	4651      	mov	r1, sl
 8005aea:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8005aee:	f001 f9eb 	bl	8006ec8 <memset>
 8005af2:	4b09      	ldr	r3, [pc, #36]	; (8005b18 <prvInitialiseNewTask+0xac>)
 8005af4:	65a3      	str	r3, [r4, #88]	; 0x58
 8005af6:	4b09      	ldr	r3, [pc, #36]	; (8005b1c <prvInitialiseNewTask+0xb0>)
 8005af8:	65e3      	str	r3, [r4, #92]	; 0x5c
 8005afa:	4b09      	ldr	r3, [pc, #36]	; (8005b20 <prvInitialiseNewTask+0xb4>)
 8005afc:	6623      	str	r3, [r4, #96]	; 0x60
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005afe:	463a      	mov	r2, r7
 8005b00:	4631      	mov	r1, r6
 8005b02:	4628      	mov	r0, r5
 8005b04:	f000 ff6c 	bl	80069e0 <pxPortInitialiseStack>
 8005b08:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8005b0a:	f1b8 0f00 	cmp.w	r8, #0
 8005b0e:	d001      	beq.n	8005b14 <prvInitialiseNewTask+0xa8>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b10:	f8c8 4000 	str.w	r4, [r8]
}
 8005b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b18:	080075c4 	.word	0x080075c4
 8005b1c:	080075e4 	.word	0x080075e4
 8005b20:	080075a4 	.word	0x080075a4

08005b24 <prvAddNewTaskToReadyList>:
{
 8005b24:	b570      	push	{r4, r5, r6, lr}
 8005b26:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8005b28:	f000 ff84 	bl	8006a34 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8005b2c:	4a30      	ldr	r2, [pc, #192]	; (8005bf0 <prvAddNewTaskToReadyList+0xcc>)
 8005b2e:	6813      	ldr	r3, [r2, #0]
 8005b30:	3301      	adds	r3, #1
 8005b32:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005b34:	4b2f      	ldr	r3, [pc, #188]	; (8005bf4 <prvAddNewTaskToReadyList+0xd0>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d034      	beq.n	8005ba6 <prvAddNewTaskToReadyList+0x82>
			if( xSchedulerRunning == pdFALSE )
 8005b3c:	4b2e      	ldr	r3, [pc, #184]	; (8005bf8 <prvAddNewTaskToReadyList+0xd4>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	b93b      	cbnz	r3, 8005b52 <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005b42:	4b2c      	ldr	r3, [pc, #176]	; (8005bf4 <prvAddNewTaskToReadyList+0xd0>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b48:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8005b4a:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8005b4c:	bf9c      	itt	ls
 8005b4e:	4b29      	ldrls	r3, [pc, #164]	; (8005bf4 <prvAddNewTaskToReadyList+0xd0>)
 8005b50:	601d      	strls	r5, [r3, #0]
		uxTaskNumber++;
 8005b52:	4a2a      	ldr	r2, [pc, #168]	; (8005bfc <prvAddNewTaskToReadyList+0xd8>)
 8005b54:	6813      	ldr	r3, [r2, #0]
 8005b56:	3301      	adds	r3, #1
 8005b58:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005b5a:	646b      	str	r3, [r5, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8005b5c:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8005b5e:	4b28      	ldr	r3, [pc, #160]	; (8005c00 <prvAddNewTaskToReadyList+0xdc>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4298      	cmp	r0, r3
 8005b64:	bf84      	itt	hi
 8005b66:	4b26      	ldrhi	r3, [pc, #152]	; (8005c00 <prvAddNewTaskToReadyList+0xdc>)
 8005b68:	6018      	strhi	r0, [r3, #0]
 8005b6a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005b6e:	1d29      	adds	r1, r5, #4
 8005b70:	4b24      	ldr	r3, [pc, #144]	; (8005c04 <prvAddNewTaskToReadyList+0xe0>)
 8005b72:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005b76:	f7ff fbe1 	bl	800533c <vListInsertEnd>
	taskEXIT_CRITICAL();
 8005b7a:	f000 ff7d 	bl	8006a78 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8005b7e:	4b1e      	ldr	r3, [pc, #120]	; (8005bf8 <prvAddNewTaskToReadyList+0xd4>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	b17b      	cbz	r3, 8005ba4 <prvAddNewTaskToReadyList+0x80>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b84:	4b1b      	ldr	r3, [pc, #108]	; (8005bf4 <prvAddNewTaskToReadyList+0xd0>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b8a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d209      	bcs.n	8005ba4 <prvAddNewTaskToReadyList+0x80>
			taskYIELD_IF_USING_PREEMPTION();
 8005b90:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005b94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b98:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005b9c:	f3bf 8f4f 	dsb	sy
 8005ba0:	f3bf 8f6f 	isb	sy
}
 8005ba4:	bd70      	pop	{r4, r5, r6, pc}
			pxCurrentTCB = pxNewTCB;
 8005ba6:	4b13      	ldr	r3, [pc, #76]	; (8005bf4 <prvAddNewTaskToReadyList+0xd0>)
 8005ba8:	601d      	str	r5, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005baa:	6813      	ldr	r3, [r2, #0]
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d1d0      	bne.n	8005b52 <prvAddNewTaskToReadyList+0x2e>
 8005bb0:	4c14      	ldr	r4, [pc, #80]	; (8005c04 <prvAddNewTaskToReadyList+0xe0>)
 8005bb2:	f504 668c 	add.w	r6, r4, #1120	; 0x460
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	f7ff fbb2 	bl	8005320 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005bbc:	3414      	adds	r4, #20
 8005bbe:	42b4      	cmp	r4, r6
 8005bc0:	d1f9      	bne.n	8005bb6 <prvAddNewTaskToReadyList+0x92>
	vListInitialise( &xDelayedTaskList1 );
 8005bc2:	4e11      	ldr	r6, [pc, #68]	; (8005c08 <prvAddNewTaskToReadyList+0xe4>)
 8005bc4:	4630      	mov	r0, r6
 8005bc6:	f7ff fbab 	bl	8005320 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005bca:	4c10      	ldr	r4, [pc, #64]	; (8005c0c <prvAddNewTaskToReadyList+0xe8>)
 8005bcc:	4620      	mov	r0, r4
 8005bce:	f7ff fba7 	bl	8005320 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005bd2:	480f      	ldr	r0, [pc, #60]	; (8005c10 <prvAddNewTaskToReadyList+0xec>)
 8005bd4:	f7ff fba4 	bl	8005320 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8005bd8:	480e      	ldr	r0, [pc, #56]	; (8005c14 <prvAddNewTaskToReadyList+0xf0>)
 8005bda:	f7ff fba1 	bl	8005320 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8005bde:	480e      	ldr	r0, [pc, #56]	; (8005c18 <prvAddNewTaskToReadyList+0xf4>)
 8005be0:	f7ff fb9e 	bl	8005320 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8005be4:	4b0d      	ldr	r3, [pc, #52]	; (8005c1c <prvAddNewTaskToReadyList+0xf8>)
 8005be6:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005be8:	4b0d      	ldr	r3, [pc, #52]	; (8005c20 <prvAddNewTaskToReadyList+0xfc>)
 8005bea:	601c      	str	r4, [r3, #0]
}
 8005bec:	e7b1      	b.n	8005b52 <prvAddNewTaskToReadyList+0x2e>
 8005bee:	bf00      	nop
 8005bf0:	20002628 	.word	0x20002628
 8005bf4:	200021bc 	.word	0x200021bc
 8005bf8:	20002684 	.word	0x20002684
 8005bfc:	20002638 	.word	0x20002638
 8005c00:	2000263c 	.word	0x2000263c
 8005c04:	200021c8 	.word	0x200021c8
 8005c08:	20002640 	.word	0x20002640
 8005c0c:	20002654 	.word	0x20002654
 8005c10:	20002670 	.word	0x20002670
 8005c14:	2000269c 	.word	0x2000269c
 8005c18:	20002688 	.word	0x20002688
 8005c1c:	200021c0 	.word	0x200021c0
 8005c20:	200021c4 	.word	0x200021c4

08005c24 <prvDeleteTCB>:
	{
 8005c24:	b510      	push	{r4, lr}
 8005c26:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005c28:	3054      	adds	r0, #84	; 0x54
 8005c2a:	f001 f963 	bl	8006ef4 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c2e:	f894 30b9 	ldrb.w	r3, [r4, #185]	; 0xb9
 8005c32:	b163      	cbz	r3, 8005c4e <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d011      	beq.n	8005c5c <prvDeleteTCB+0x38>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c38:	2b02      	cmp	r3, #2
 8005c3a:	d00e      	beq.n	8005c5a <prvDeleteTCB+0x36>
 8005c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c40:	f383 8811 	msr	BASEPRI, r3
 8005c44:	f3bf 8f6f 	isb	sy
 8005c48:	f3bf 8f4f 	dsb	sy
 8005c4c:	e7fe      	b.n	8005c4c <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 8005c4e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005c50:	f001 f8d0 	bl	8006df4 <vPortFree>
				vPortFree( pxTCB );
 8005c54:	4620      	mov	r0, r4
 8005c56:	f001 f8cd 	bl	8006df4 <vPortFree>
	}
 8005c5a:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8005c5c:	4620      	mov	r0, r4
 8005c5e:	f001 f8c9 	bl	8006df4 <vPortFree>
 8005c62:	e7fa      	b.n	8005c5a <prvDeleteTCB+0x36>

08005c64 <prvIdleTask>:
{
 8005c64:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c66:	4c15      	ldr	r4, [pc, #84]	; (8005cbc <prvIdleTask+0x58>)
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005c68:	4f15      	ldr	r7, [pc, #84]	; (8005cc0 <prvIdleTask+0x5c>)
				--uxCurrentNumberOfTasks;
 8005c6a:	4e16      	ldr	r6, [pc, #88]	; (8005cc4 <prvIdleTask+0x60>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005c6c:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8005cc8 <prvIdleTask+0x64>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c70:	6823      	ldr	r3, [r4, #0]
 8005c72:	b1a3      	cbz	r3, 8005c9e <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 8005c74:	f000 fede 	bl	8006a34 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c7c:	1d28      	adds	r0, r5, #4
 8005c7e:	f7ff fb81 	bl	8005384 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005c82:	6833      	ldr	r3, [r6, #0]
 8005c84:	3b01      	subs	r3, #1
 8005c86:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005c88:	6823      	ldr	r3, [r4, #0]
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8005c8e:	f000 fef3 	bl	8006a78 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8005c92:	4628      	mov	r0, r5
 8005c94:	f7ff ffc6 	bl	8005c24 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c98:	6823      	ldr	r3, [r4, #0]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d1ea      	bne.n	8005c74 <prvIdleTask+0x10>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005c9e:	f8d8 3000 	ldr.w	r3, [r8]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d9e4      	bls.n	8005c70 <prvIdleTask+0xc>
				taskYIELD();
 8005ca6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005caa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cae:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005cb2:	f3bf 8f4f 	dsb	sy
 8005cb6:	f3bf 8f6f 	isb	sy
 8005cba:	e7d9      	b.n	8005c70 <prvIdleTask+0xc>
 8005cbc:	2000262c 	.word	0x2000262c
 8005cc0:	2000269c 	.word	0x2000269c
 8005cc4:	20002628 	.word	0x20002628
 8005cc8:	200021c8 	.word	0x200021c8

08005ccc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005ccc:	b570      	push	{r4, r5, r6, lr}
 8005cce:	4604      	mov	r4, r0
 8005cd0:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005cd2:	4b17      	ldr	r3, [pc, #92]	; (8005d30 <prvAddCurrentTaskToDelayedList+0x64>)
 8005cd4:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005cd6:	4b17      	ldr	r3, [pc, #92]	; (8005d34 <prvAddCurrentTaskToDelayedList+0x68>)
 8005cd8:	6818      	ldr	r0, [r3, #0]
 8005cda:	3004      	adds	r0, #4
 8005cdc:	f7ff fb52 	bl	8005384 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005ce0:	f1b4 3fff 	cmp.w	r4, #4294967295
 8005ce4:	d00d      	beq.n	8005d02 <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ce6:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ce8:	4b12      	ldr	r3, [pc, #72]	; (8005d34 <prvAddCurrentTaskToDelayedList+0x68>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8005cee:	42a6      	cmp	r6, r4
 8005cf0:	d910      	bls.n	8005d14 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cf2:	4b11      	ldr	r3, [pc, #68]	; (8005d38 <prvAddCurrentTaskToDelayedList+0x6c>)
 8005cf4:	6818      	ldr	r0, [r3, #0]
 8005cf6:	4b0f      	ldr	r3, [pc, #60]	; (8005d34 <prvAddCurrentTaskToDelayedList+0x68>)
 8005cf8:	6819      	ldr	r1, [r3, #0]
 8005cfa:	3104      	adds	r1, #4
 8005cfc:	f7ff fb29 	bl	8005352 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005d00:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005d02:	2d00      	cmp	r5, #0
 8005d04:	d0ef      	beq.n	8005ce6 <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d06:	4b0b      	ldr	r3, [pc, #44]	; (8005d34 <prvAddCurrentTaskToDelayedList+0x68>)
 8005d08:	6819      	ldr	r1, [r3, #0]
 8005d0a:	3104      	adds	r1, #4
 8005d0c:	480b      	ldr	r0, [pc, #44]	; (8005d3c <prvAddCurrentTaskToDelayedList+0x70>)
 8005d0e:	f7ff fb15 	bl	800533c <vListInsertEnd>
 8005d12:	e7f5      	b.n	8005d00 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d14:	4b0a      	ldr	r3, [pc, #40]	; (8005d40 <prvAddCurrentTaskToDelayedList+0x74>)
 8005d16:	6818      	ldr	r0, [r3, #0]
 8005d18:	4b06      	ldr	r3, [pc, #24]	; (8005d34 <prvAddCurrentTaskToDelayedList+0x68>)
 8005d1a:	6819      	ldr	r1, [r3, #0]
 8005d1c:	3104      	adds	r1, #4
 8005d1e:	f7ff fb18 	bl	8005352 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005d22:	4b08      	ldr	r3, [pc, #32]	; (8005d44 <prvAddCurrentTaskToDelayedList+0x78>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	42a3      	cmp	r3, r4
					xNextTaskUnblockTime = xTimeToWake;
 8005d28:	bf84      	itt	hi
 8005d2a:	4b06      	ldrhi	r3, [pc, #24]	; (8005d44 <prvAddCurrentTaskToDelayedList+0x78>)
 8005d2c:	601c      	strhi	r4, [r3, #0]
}
 8005d2e:	e7e7      	b.n	8005d00 <prvAddCurrentTaskToDelayedList+0x34>
 8005d30:	200026b0 	.word	0x200026b0
 8005d34:	200021bc 	.word	0x200021bc
 8005d38:	200021c4 	.word	0x200021c4
 8005d3c:	20002688 	.word	0x20002688
 8005d40:	200021c0 	.word	0x200021c0
 8005d44:	20002668 	.word	0x20002668

08005d48 <xTaskCreateStatic>:
	{
 8005d48:	b530      	push	{r4, r5, lr}
 8005d4a:	b087      	sub	sp, #28
 8005d4c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 8005d4e:	b17c      	cbz	r4, 8005d70 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005d50:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005d52:	b1b5      	cbz	r5, 8005d82 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8005d54:	25bc      	movs	r5, #188	; 0xbc
 8005d56:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005d58:	9d04      	ldr	r5, [sp, #16]
 8005d5a:	2dbc      	cmp	r5, #188	; 0xbc
 8005d5c:	d01a      	beq.n	8005d94 <xTaskCreateStatic+0x4c>
 8005d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d62:	f383 8811 	msr	BASEPRI, r3
 8005d66:	f3bf 8f6f 	isb	sy
 8005d6a:	f3bf 8f4f 	dsb	sy
 8005d6e:	e7fe      	b.n	8005d6e <xTaskCreateStatic+0x26>
 8005d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d74:	f383 8811 	msr	BASEPRI, r3
 8005d78:	f3bf 8f6f 	isb	sy
 8005d7c:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8005d80:	e7fe      	b.n	8005d80 <xTaskCreateStatic+0x38>
 8005d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d86:	f383 8811 	msr	BASEPRI, r3
 8005d8a:	f3bf 8f6f 	isb	sy
 8005d8e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8005d92:	e7fe      	b.n	8005d92 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005d94:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005d96:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005d98:	2402      	movs	r4, #2
 8005d9a:	f885 40b9 	strb.w	r4, [r5, #185]	; 0xb9
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005d9e:	2400      	movs	r4, #0
 8005da0:	9403      	str	r4, [sp, #12]
 8005da2:	9502      	str	r5, [sp, #8]
 8005da4:	ac05      	add	r4, sp, #20
 8005da6:	9401      	str	r4, [sp, #4]
 8005da8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005daa:	9400      	str	r4, [sp, #0]
 8005dac:	f7ff fe5e 	bl	8005a6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005db0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005db2:	f7ff feb7 	bl	8005b24 <prvAddNewTaskToReadyList>
	}
 8005db6:	9805      	ldr	r0, [sp, #20]
 8005db8:	b007      	add	sp, #28
 8005dba:	bd30      	pop	{r4, r5, pc}

08005dbc <xTaskCreate>:
	{
 8005dbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005dc0:	b085      	sub	sp, #20
 8005dc2:	4607      	mov	r7, r0
 8005dc4:	4688      	mov	r8, r1
 8005dc6:	4614      	mov	r4, r2
 8005dc8:	461e      	mov	r6, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dca:	0090      	lsls	r0, r2, #2
 8005dcc:	f000 ff7c 	bl	8006cc8 <pvPortMalloc>
			if( pxStack != NULL )
 8005dd0:	b308      	cbz	r0, 8005e16 <xTaskCreate+0x5a>
 8005dd2:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005dd4:	20bc      	movs	r0, #188	; 0xbc
 8005dd6:	f000 ff77 	bl	8006cc8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8005dda:	4605      	mov	r5, r0
 8005ddc:	b1a8      	cbz	r0, 8005e0a <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 8005dde:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005de2:	2300      	movs	r3, #0
 8005de4:	f880 30b9 	strb.w	r3, [r0, #185]	; 0xb9
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005de8:	9303      	str	r3, [sp, #12]
 8005dea:	9002      	str	r0, [sp, #8]
 8005dec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005dee:	9301      	str	r3, [sp, #4]
 8005df0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005df2:	9300      	str	r3, [sp, #0]
 8005df4:	4633      	mov	r3, r6
 8005df6:	4622      	mov	r2, r4
 8005df8:	4641      	mov	r1, r8
 8005dfa:	4638      	mov	r0, r7
 8005dfc:	f7ff fe36 	bl	8005a6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e00:	4628      	mov	r0, r5
 8005e02:	f7ff fe8f 	bl	8005b24 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005e06:	2001      	movs	r0, #1
 8005e08:	e007      	b.n	8005e1a <xTaskCreate+0x5e>
					vPortFree( pxStack );
 8005e0a:	4648      	mov	r0, r9
 8005e0c:	f000 fff2 	bl	8006df4 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005e10:	f04f 30ff 	mov.w	r0, #4294967295
 8005e14:	e001      	b.n	8005e1a <xTaskCreate+0x5e>
 8005e16:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8005e1a:	b005      	add	sp, #20
 8005e1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08005e20 <vTaskStartScheduler>:
{
 8005e20:	b510      	push	{r4, lr}
 8005e22:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e24:	2400      	movs	r4, #0
 8005e26:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e28:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e2a:	aa07      	add	r2, sp, #28
 8005e2c:	a906      	add	r1, sp, #24
 8005e2e:	a805      	add	r0, sp, #20
 8005e30:	f7ff f948 	bl	80050c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e34:	9b05      	ldr	r3, [sp, #20]
 8005e36:	9302      	str	r3, [sp, #8]
 8005e38:	9b06      	ldr	r3, [sp, #24]
 8005e3a:	9301      	str	r3, [sp, #4]
 8005e3c:	9400      	str	r4, [sp, #0]
 8005e3e:	4623      	mov	r3, r4
 8005e40:	9a07      	ldr	r2, [sp, #28]
 8005e42:	4917      	ldr	r1, [pc, #92]	; (8005ea0 <vTaskStartScheduler+0x80>)
 8005e44:	4817      	ldr	r0, [pc, #92]	; (8005ea4 <vTaskStartScheduler+0x84>)
 8005e46:	f7ff ff7f 	bl	8005d48 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8005e4a:	b338      	cbz	r0, 8005e9c <vTaskStartScheduler+0x7c>
			xReturn = xTimerCreateTimerTask();
 8005e4c:	f000 fbda 	bl	8006604 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8005e50:	2801      	cmp	r0, #1
 8005e52:	d00b      	beq.n	8005e6c <vTaskStartScheduler+0x4c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005e54:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005e58:	d120      	bne.n	8005e9c <vTaskStartScheduler+0x7c>
 8005e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e5e:	f383 8811 	msr	BASEPRI, r3
 8005e62:	f3bf 8f6f 	isb	sy
 8005e66:	f3bf 8f4f 	dsb	sy
 8005e6a:	e7fe      	b.n	8005e6a <vTaskStartScheduler+0x4a>
 8005e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e70:	f383 8811 	msr	BASEPRI, r3
 8005e74:	f3bf 8f6f 	isb	sy
 8005e78:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005e7c:	4b0a      	ldr	r3, [pc, #40]	; (8005ea8 <vTaskStartScheduler+0x88>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	3354      	adds	r3, #84	; 0x54
 8005e82:	4a0a      	ldr	r2, [pc, #40]	; (8005eac <vTaskStartScheduler+0x8c>)
 8005e84:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8005e86:	4b0a      	ldr	r3, [pc, #40]	; (8005eb0 <vTaskStartScheduler+0x90>)
 8005e88:	f04f 32ff 	mov.w	r2, #4294967295
 8005e8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005e8e:	4b09      	ldr	r3, [pc, #36]	; (8005eb4 <vTaskStartScheduler+0x94>)
 8005e90:	2201      	movs	r2, #1
 8005e92:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005e94:	4b08      	ldr	r3, [pc, #32]	; (8005eb8 <vTaskStartScheduler+0x98>)
 8005e96:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8005e98:	f000 fe56 	bl	8006b48 <xPortStartScheduler>
}
 8005e9c:	b008      	add	sp, #32
 8005e9e:	bd10      	pop	{r4, pc}
 8005ea0:	0800758c 	.word	0x0800758c
 8005ea4:	08005c65 	.word	0x08005c65
 8005ea8:	200021bc 	.word	0x200021bc
 8005eac:	20000038 	.word	0x20000038
 8005eb0:	20002668 	.word	0x20002668
 8005eb4:	20002684 	.word	0x20002684
 8005eb8:	200026b0 	.word	0x200026b0

08005ebc <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8005ebc:	4a02      	ldr	r2, [pc, #8]	; (8005ec8 <vTaskSuspendAll+0xc>)
 8005ebe:	6813      	ldr	r3, [r2, #0]
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	6013      	str	r3, [r2, #0]
}
 8005ec4:	4770      	bx	lr
 8005ec6:	bf00      	nop
 8005ec8:	20002634 	.word	0x20002634

08005ecc <xTaskGetTickCount>:
		xTicks = xTickCount;
 8005ecc:	4b01      	ldr	r3, [pc, #4]	; (8005ed4 <xTaskGetTickCount+0x8>)
 8005ece:	6818      	ldr	r0, [r3, #0]
}
 8005ed0:	4770      	bx	lr
 8005ed2:	bf00      	nop
 8005ed4:	200026b0 	.word	0x200026b0

08005ed8 <xTaskIncrementTick>:
{
 8005ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005edc:	4b40      	ldr	r3, [pc, #256]	; (8005fe0 <xTaskIncrementTick+0x108>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d170      	bne.n	8005fc6 <xTaskIncrementTick+0xee>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ee4:	4b3f      	ldr	r3, [pc, #252]	; (8005fe4 <xTaskIncrementTick+0x10c>)
 8005ee6:	681e      	ldr	r6, [r3, #0]
 8005ee8:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8005eea:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005eec:	b9c6      	cbnz	r6, 8005f20 <xTaskIncrementTick+0x48>
			taskSWITCH_DELAYED_LISTS();
 8005eee:	4b3e      	ldr	r3, [pc, #248]	; (8005fe8 <xTaskIncrementTick+0x110>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	b143      	cbz	r3, 8005f08 <xTaskIncrementTick+0x30>
 8005ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005efa:	f383 8811 	msr	BASEPRI, r3
 8005efe:	f3bf 8f6f 	isb	sy
 8005f02:	f3bf 8f4f 	dsb	sy
 8005f06:	e7fe      	b.n	8005f06 <xTaskIncrementTick+0x2e>
 8005f08:	4a37      	ldr	r2, [pc, #220]	; (8005fe8 <xTaskIncrementTick+0x110>)
 8005f0a:	6811      	ldr	r1, [r2, #0]
 8005f0c:	4b37      	ldr	r3, [pc, #220]	; (8005fec <xTaskIncrementTick+0x114>)
 8005f0e:	6818      	ldr	r0, [r3, #0]
 8005f10:	6010      	str	r0, [r2, #0]
 8005f12:	6019      	str	r1, [r3, #0]
 8005f14:	4a36      	ldr	r2, [pc, #216]	; (8005ff0 <xTaskIncrementTick+0x118>)
 8005f16:	6813      	ldr	r3, [r2, #0]
 8005f18:	3301      	adds	r3, #1
 8005f1a:	6013      	str	r3, [r2, #0]
 8005f1c:	f7ff fd90 	bl	8005a40 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f20:	4b34      	ldr	r3, [pc, #208]	; (8005ff4 <xTaskIncrementTick+0x11c>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	42b3      	cmp	r3, r6
 8005f26:	d841      	bhi.n	8005fac <xTaskIncrementTick+0xd4>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f28:	4b2f      	ldr	r3, [pc, #188]	; (8005fe8 <xTaskIncrementTick+0x110>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	b13b      	cbz	r3, 8005f40 <xTaskIncrementTick+0x68>
BaseType_t xSwitchRequired = pdFALSE;
 8005f30:	2500      	movs	r5, #0
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005f32:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8005fe8 <xTaskIncrementTick+0x110>
					prvAddTaskToReadyList( pxTCB );
 8005f36:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8005ff8 <xTaskIncrementTick+0x120>
 8005f3a:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 8005ffc <xTaskIncrementTick+0x124>
 8005f3e:	e022      	b.n	8005f86 <xTaskIncrementTick+0xae>
BaseType_t xSwitchRequired = pdFALSE;
 8005f40:	2500      	movs	r5, #0
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f42:	4b2c      	ldr	r3, [pc, #176]	; (8005ff4 <xTaskIncrementTick+0x11c>)
 8005f44:	f04f 32ff 	mov.w	r2, #4294967295
 8005f48:	601a      	str	r2, [r3, #0]
					break;
 8005f4a:	e030      	b.n	8005fae <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = xItemValue;
 8005f4c:	4a29      	ldr	r2, [pc, #164]	; (8005ff4 <xTaskIncrementTick+0x11c>)
 8005f4e:	6013      	str	r3, [r2, #0]
						break;
 8005f50:	e02d      	b.n	8005fae <xTaskIncrementTick+0xd6>
					prvAddTaskToReadyList( pxTCB );
 8005f52:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005f54:	f8d9 3000 	ldr.w	r3, [r9]
 8005f58:	4298      	cmp	r0, r3
 8005f5a:	bf88      	it	hi
 8005f5c:	f8c9 0000 	strhi.w	r0, [r9]
 8005f60:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005f64:	4639      	mov	r1, r7
 8005f66:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8005f6a:	f7ff f9e7 	bl	800533c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f6e:	4b24      	ldr	r3, [pc, #144]	; (8006000 <xTaskIncrementTick+0x128>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8005f76:	429a      	cmp	r2, r3
 8005f78:	bf28      	it	cs
 8005f7a:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f7c:	f8d8 3000 	ldr.w	r3, [r8]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d0dd      	beq.n	8005f42 <xTaskIncrementTick+0x6a>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005f86:	f8d8 3000 	ldr.w	r3, [r8]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005f8e:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 8005f90:	429e      	cmp	r6, r3
 8005f92:	d3db      	bcc.n	8005f4c <xTaskIncrementTick+0x74>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f94:	1d27      	adds	r7, r4, #4
 8005f96:	4638      	mov	r0, r7
 8005f98:	f7ff f9f4 	bl	8005384 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f9c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d0d7      	beq.n	8005f52 <xTaskIncrementTick+0x7a>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005fa2:	f104 0018 	add.w	r0, r4, #24
 8005fa6:	f7ff f9ed 	bl	8005384 <uxListRemove>
 8005faa:	e7d2      	b.n	8005f52 <xTaskIncrementTick+0x7a>
BaseType_t xSwitchRequired = pdFALSE;
 8005fac:	2500      	movs	r5, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005fae:	4b14      	ldr	r3, [pc, #80]	; (8006000 <xTaskIncrementTick+0x128>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fb4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	4a10      	ldr	r2, [pc, #64]	; (8005ffc <xTaskIncrementTick+0x124>)
 8005fbc:	58d3      	ldr	r3, [r2, r3]
				xSwitchRequired = pdTRUE;
 8005fbe:	2b02      	cmp	r3, #2
 8005fc0:	bf28      	it	cs
 8005fc2:	2501      	movcs	r5, #1
 8005fc4:	e004      	b.n	8005fd0 <xTaskIncrementTick+0xf8>
		++uxPendedTicks;
 8005fc6:	4a0f      	ldr	r2, [pc, #60]	; (8006004 <xTaskIncrementTick+0x12c>)
 8005fc8:	6813      	ldr	r3, [r2, #0]
 8005fca:	3301      	adds	r3, #1
 8005fcc:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8005fce:	2500      	movs	r5, #0
		if( xYieldPending != pdFALSE )
 8005fd0:	4b0d      	ldr	r3, [pc, #52]	; (8006008 <xTaskIncrementTick+0x130>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8005fd4:	2b00      	cmp	r3, #0
}
 8005fd6:	bf0c      	ite	eq
 8005fd8:	4628      	moveq	r0, r5
 8005fda:	2001      	movne	r0, #1
 8005fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fe0:	20002634 	.word	0x20002634
 8005fe4:	200026b0 	.word	0x200026b0
 8005fe8:	200021c0 	.word	0x200021c0
 8005fec:	200021c4 	.word	0x200021c4
 8005ff0:	2000266c 	.word	0x2000266c
 8005ff4:	20002668 	.word	0x20002668
 8005ff8:	2000263c 	.word	0x2000263c
 8005ffc:	200021c8 	.word	0x200021c8
 8006000:	200021bc 	.word	0x200021bc
 8006004:	20002630 	.word	0x20002630
 8006008:	200026b4 	.word	0x200026b4

0800600c <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 800600c:	4b38      	ldr	r3, [pc, #224]	; (80060f0 <xTaskResumeAll+0xe4>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	b943      	cbnz	r3, 8006024 <xTaskResumeAll+0x18>
 8006012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006016:	f383 8811 	msr	BASEPRI, r3
 800601a:	f3bf 8f6f 	isb	sy
 800601e:	f3bf 8f4f 	dsb	sy
 8006022:	e7fe      	b.n	8006022 <xTaskResumeAll+0x16>
{
 8006024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	taskENTER_CRITICAL();
 8006028:	f000 fd04 	bl	8006a34 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800602c:	4b30      	ldr	r3, [pc, #192]	; (80060f0 <xTaskResumeAll+0xe4>)
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	3a01      	subs	r2, #1
 8006032:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d149      	bne.n	80060ce <xTaskResumeAll+0xc2>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800603a:	4b2e      	ldr	r3, [pc, #184]	; (80060f4 <xTaskResumeAll+0xe8>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d04b      	beq.n	80060da <xTaskResumeAll+0xce>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006042:	4b2d      	ldr	r3, [pc, #180]	; (80060f8 <xTaskResumeAll+0xec>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d04b      	beq.n	80060e2 <xTaskResumeAll+0xd6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800604a:	4e2b      	ldr	r6, [pc, #172]	; (80060f8 <xTaskResumeAll+0xec>)
					prvAddTaskToReadyList( pxTCB );
 800604c:	4f2b      	ldr	r7, [pc, #172]	; (80060fc <xTaskResumeAll+0xf0>)
 800604e:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8006100 <xTaskResumeAll+0xf4>
 8006052:	e002      	b.n	800605a <xTaskResumeAll+0x4e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006054:	6833      	ldr	r3, [r6, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d041      	beq.n	80060de <xTaskResumeAll+0xd2>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800605a:	68f3      	ldr	r3, [r6, #12]
 800605c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800605e:	f104 0018 	add.w	r0, r4, #24
 8006062:	f7ff f98f 	bl	8005384 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006066:	1d25      	adds	r5, r4, #4
 8006068:	4628      	mov	r0, r5
 800606a:	f7ff f98b 	bl	8005384 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800606e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	4298      	cmp	r0, r3
 8006074:	bf88      	it	hi
 8006076:	6038      	strhi	r0, [r7, #0]
 8006078:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800607c:	4629      	mov	r1, r5
 800607e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8006082:	f7ff f95b 	bl	800533c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006086:	4b1f      	ldr	r3, [pc, #124]	; (8006104 <xTaskResumeAll+0xf8>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800608c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800608e:	429a      	cmp	r2, r3
 8006090:	d3e0      	bcc.n	8006054 <xTaskResumeAll+0x48>
						xYieldPending = pdTRUE;
 8006092:	4b1d      	ldr	r3, [pc, #116]	; (8006108 <xTaskResumeAll+0xfc>)
 8006094:	2201      	movs	r2, #1
 8006096:	601a      	str	r2, [r3, #0]
 8006098:	e7dc      	b.n	8006054 <xTaskResumeAll+0x48>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800609a:	3c01      	subs	r4, #1
 800609c:	d005      	beq.n	80060aa <xTaskResumeAll+0x9e>
							if( xTaskIncrementTick() != pdFALSE )
 800609e:	f7ff ff1b 	bl	8005ed8 <xTaskIncrementTick>
 80060a2:	2800      	cmp	r0, #0
 80060a4:	d0f9      	beq.n	800609a <xTaskResumeAll+0x8e>
								xYieldPending = pdTRUE;
 80060a6:	6035      	str	r5, [r6, #0]
 80060a8:	e7f7      	b.n	800609a <xTaskResumeAll+0x8e>
						uxPendedTicks = 0;
 80060aa:	4b18      	ldr	r3, [pc, #96]	; (800610c <xTaskResumeAll+0x100>)
 80060ac:	2200      	movs	r2, #0
 80060ae:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
 80060b0:	4b15      	ldr	r3, [pc, #84]	; (8006108 <xTaskResumeAll+0xfc>)
 80060b2:	681c      	ldr	r4, [r3, #0]
 80060b4:	b164      	cbz	r4, 80060d0 <xTaskResumeAll+0xc4>
					taskYIELD_IF_USING_PREEMPTION();
 80060b6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80060ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060be:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80060c2:	f3bf 8f4f 	dsb	sy
 80060c6:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80060ca:	2401      	movs	r4, #1
 80060cc:	e000      	b.n	80060d0 <xTaskResumeAll+0xc4>
BaseType_t xAlreadyYielded = pdFALSE;
 80060ce:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80060d0:	f000 fcd2 	bl	8006a78 <vPortExitCritical>
}
 80060d4:	4620      	mov	r0, r4
 80060d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 80060da:	2400      	movs	r4, #0
 80060dc:	e7f8      	b.n	80060d0 <xTaskResumeAll+0xc4>
					prvResetNextTaskUnblockTime();
 80060de:	f7ff fcaf 	bl	8005a40 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80060e2:	4b0a      	ldr	r3, [pc, #40]	; (800610c <xTaskResumeAll+0x100>)
 80060e4:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80060e6:	2c00      	cmp	r4, #0
 80060e8:	d0e2      	beq.n	80060b0 <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
 80060ea:	4e07      	ldr	r6, [pc, #28]	; (8006108 <xTaskResumeAll+0xfc>)
 80060ec:	2501      	movs	r5, #1
 80060ee:	e7d6      	b.n	800609e <xTaskResumeAll+0x92>
 80060f0:	20002634 	.word	0x20002634
 80060f4:	20002628 	.word	0x20002628
 80060f8:	20002670 	.word	0x20002670
 80060fc:	2000263c 	.word	0x2000263c
 8006100:	200021c8 	.word	0x200021c8
 8006104:	200021bc 	.word	0x200021bc
 8006108:	200026b4 	.word	0x200026b4
 800610c:	20002630 	.word	0x20002630

08006110 <vTaskDelay>:
	{
 8006110:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006112:	b1a8      	cbz	r0, 8006140 <vTaskDelay+0x30>
 8006114:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 8006116:	4b10      	ldr	r3, [pc, #64]	; (8006158 <vTaskDelay+0x48>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	b143      	cbz	r3, 800612e <vTaskDelay+0x1e>
 800611c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006120:	f383 8811 	msr	BASEPRI, r3
 8006124:	f3bf 8f6f 	isb	sy
 8006128:	f3bf 8f4f 	dsb	sy
 800612c:	e7fe      	b.n	800612c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800612e:	f7ff fec5 	bl	8005ebc <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006132:	2100      	movs	r1, #0
 8006134:	4620      	mov	r0, r4
 8006136:	f7ff fdc9 	bl	8005ccc <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800613a:	f7ff ff67 	bl	800600c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800613e:	b948      	cbnz	r0, 8006154 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 8006140:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006144:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006148:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800614c:	f3bf 8f4f 	dsb	sy
 8006150:	f3bf 8f6f 	isb	sy
	}
 8006154:	bd10      	pop	{r4, pc}
 8006156:	bf00      	nop
 8006158:	20002634 	.word	0x20002634

0800615c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800615c:	4b24      	ldr	r3, [pc, #144]	; (80061f0 <vTaskSwitchContext+0x94>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	b11b      	cbz	r3, 800616a <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8006162:	4b24      	ldr	r3, [pc, #144]	; (80061f4 <vTaskSwitchContext+0x98>)
 8006164:	2201      	movs	r2, #1
 8006166:	601a      	str	r2, [r3, #0]
 8006168:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800616a:	4b22      	ldr	r3, [pc, #136]	; (80061f4 <vTaskSwitchContext+0x98>)
 800616c:	2200      	movs	r2, #0
 800616e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006170:	4b21      	ldr	r3, [pc, #132]	; (80061f8 <vTaskSwitchContext+0x9c>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8006178:	0092      	lsls	r2, r2, #2
 800617a:	4920      	ldr	r1, [pc, #128]	; (80061fc <vTaskSwitchContext+0xa0>)
 800617c:	588a      	ldr	r2, [r1, r2]
 800617e:	b98a      	cbnz	r2, 80061a4 <vTaskSwitchContext+0x48>
 8006180:	b13b      	cbz	r3, 8006192 <vTaskSwitchContext+0x36>
 8006182:	3b01      	subs	r3, #1
 8006184:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8006188:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800618c:	b952      	cbnz	r2, 80061a4 <vTaskSwitchContext+0x48>
 800618e:	2b00      	cmp	r3, #0
 8006190:	d1f7      	bne.n	8006182 <vTaskSwitchContext+0x26>
 8006192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006196:	f383 8811 	msr	BASEPRI, r3
 800619a:	f3bf 8f6f 	isb	sy
 800619e:	f3bf 8f4f 	dsb	sy
 80061a2:	e7fe      	b.n	80061a2 <vTaskSwitchContext+0x46>
 80061a4:	4a15      	ldr	r2, [pc, #84]	; (80061fc <vTaskSwitchContext+0xa0>)
 80061a6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80061aa:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 80061ae:	6848      	ldr	r0, [r1, #4]
 80061b0:	6840      	ldr	r0, [r0, #4]
 80061b2:	6048      	str	r0, [r1, #4]
 80061b4:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80061b8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80061bc:	3208      	adds	r2, #8
 80061be:	4290      	cmp	r0, r2
 80061c0:	d00f      	beq.n	80061e2 <vTaskSwitchContext+0x86>
 80061c2:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80061c6:	4a0d      	ldr	r2, [pc, #52]	; (80061fc <vTaskSwitchContext+0xa0>)
 80061c8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80061cc:	6852      	ldr	r2, [r2, #4]
 80061ce:	68d1      	ldr	r1, [r2, #12]
 80061d0:	4a0b      	ldr	r2, [pc, #44]	; (8006200 <vTaskSwitchContext+0xa4>)
 80061d2:	6011      	str	r1, [r2, #0]
 80061d4:	4908      	ldr	r1, [pc, #32]	; (80061f8 <vTaskSwitchContext+0x9c>)
 80061d6:	600b      	str	r3, [r1, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80061d8:	6813      	ldr	r3, [r2, #0]
 80061da:	3354      	adds	r3, #84	; 0x54
 80061dc:	4a09      	ldr	r2, [pc, #36]	; (8006204 <vTaskSwitchContext+0xa8>)
 80061de:	6013      	str	r3, [r2, #0]
}
 80061e0:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80061e2:	6840      	ldr	r0, [r0, #4]
 80061e4:	4a05      	ldr	r2, [pc, #20]	; (80061fc <vTaskSwitchContext+0xa0>)
 80061e6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80061ea:	6050      	str	r0, [r2, #4]
 80061ec:	e7e9      	b.n	80061c2 <vTaskSwitchContext+0x66>
 80061ee:	bf00      	nop
 80061f0:	20002634 	.word	0x20002634
 80061f4:	200026b4 	.word	0x200026b4
 80061f8:	2000263c 	.word	0x2000263c
 80061fc:	200021c8 	.word	0x200021c8
 8006200:	200021bc 	.word	0x200021bc
 8006204:	20000038 	.word	0x20000038

08006208 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8006208:	b158      	cbz	r0, 8006222 <vTaskPlaceOnEventList+0x1a>
{
 800620a:	b510      	push	{r4, lr}
 800620c:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800620e:	4a09      	ldr	r2, [pc, #36]	; (8006234 <vTaskPlaceOnEventList+0x2c>)
 8006210:	6811      	ldr	r1, [r2, #0]
 8006212:	3118      	adds	r1, #24
 8006214:	f7ff f89d 	bl	8005352 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006218:	2101      	movs	r1, #1
 800621a:	4620      	mov	r0, r4
 800621c:	f7ff fd56 	bl	8005ccc <prvAddCurrentTaskToDelayedList>
}
 8006220:	bd10      	pop	{r4, pc}
 8006222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006226:	f383 8811 	msr	BASEPRI, r3
 800622a:	f3bf 8f6f 	isb	sy
 800622e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8006232:	e7fe      	b.n	8006232 <vTaskPlaceOnEventList+0x2a>
 8006234:	200021bc 	.word	0x200021bc

08006238 <vTaskPlaceOnUnorderedEventList>:
	configASSERT( pxEventList );
 8006238:	b170      	cbz	r0, 8006258 <vTaskPlaceOnUnorderedEventList+0x20>
{
 800623a:	b510      	push	{r4, lr}
 800623c:	4614      	mov	r4, r2
 800623e:	4602      	mov	r2, r0
	configASSERT( uxSchedulerSuspended != 0 );
 8006240:	4b11      	ldr	r3, [pc, #68]	; (8006288 <vTaskPlaceOnUnorderedEventList+0x50>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	b98b      	cbnz	r3, 800626a <vTaskPlaceOnUnorderedEventList+0x32>
 8006246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800624a:	f383 8811 	msr	BASEPRI, r3
 800624e:	f3bf 8f6f 	isb	sy
 8006252:	f3bf 8f4f 	dsb	sy
 8006256:	e7fe      	b.n	8006256 <vTaskPlaceOnUnorderedEventList+0x1e>
 8006258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800625c:	f383 8811 	msr	BASEPRI, r3
 8006260:	f3bf 8f6f 	isb	sy
 8006264:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8006268:	e7fe      	b.n	8006268 <vTaskPlaceOnUnorderedEventList+0x30>
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800626a:	4b08      	ldr	r3, [pc, #32]	; (800628c <vTaskPlaceOnUnorderedEventList+0x54>)
 800626c:	6818      	ldr	r0, [r3, #0]
 800626e:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8006272:	6181      	str	r1, [r0, #24]
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006274:	6819      	ldr	r1, [r3, #0]
 8006276:	3118      	adds	r1, #24
 8006278:	4610      	mov	r0, r2
 800627a:	f7ff f85f 	bl	800533c <vListInsertEnd>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800627e:	2101      	movs	r1, #1
 8006280:	4620      	mov	r0, r4
 8006282:	f7ff fd23 	bl	8005ccc <prvAddCurrentTaskToDelayedList>
}
 8006286:	bd10      	pop	{r4, pc}
 8006288:	20002634 	.word	0x20002634
 800628c:	200021bc 	.word	0x200021bc

08006290 <vTaskPlaceOnEventListRestricted>:
	{
 8006290:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8006292:	b178      	cbz	r0, 80062b4 <vTaskPlaceOnEventListRestricted+0x24>
 8006294:	460d      	mov	r5, r1
 8006296:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006298:	4a0b      	ldr	r2, [pc, #44]	; (80062c8 <vTaskPlaceOnEventListRestricted+0x38>)
 800629a:	6811      	ldr	r1, [r2, #0]
 800629c:	3118      	adds	r1, #24
 800629e:	f7ff f84d 	bl	800533c <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 80062a2:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80062a4:	4621      	mov	r1, r4
 80062a6:	bf0c      	ite	eq
 80062a8:	4628      	moveq	r0, r5
 80062aa:	f04f 30ff 	movne.w	r0, #4294967295
 80062ae:	f7ff fd0d 	bl	8005ccc <prvAddCurrentTaskToDelayedList>
	}
 80062b2:	bd38      	pop	{r3, r4, r5, pc}
 80062b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b8:	f383 8811 	msr	BASEPRI, r3
 80062bc:	f3bf 8f6f 	isb	sy
 80062c0:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 80062c4:	e7fe      	b.n	80062c4 <vTaskPlaceOnEventListRestricted+0x34>
 80062c6:	bf00      	nop
 80062c8:	200021bc 	.word	0x200021bc

080062cc <xTaskRemoveFromEventList>:
{
 80062cc:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80062ce:	68c3      	ldr	r3, [r0, #12]
 80062d0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80062d2:	b32c      	cbz	r4, 8006320 <xTaskRemoveFromEventList+0x54>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80062d4:	f104 0518 	add.w	r5, r4, #24
 80062d8:	4628      	mov	r0, r5
 80062da:	f7ff f853 	bl	8005384 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062de:	4b17      	ldr	r3, [pc, #92]	; (800633c <xTaskRemoveFromEventList+0x70>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	bb33      	cbnz	r3, 8006332 <xTaskRemoveFromEventList+0x66>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80062e4:	1d25      	adds	r5, r4, #4
 80062e6:	4628      	mov	r0, r5
 80062e8:	f7ff f84c 	bl	8005384 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80062ec:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80062ee:	4b14      	ldr	r3, [pc, #80]	; (8006340 <xTaskRemoveFromEventList+0x74>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4298      	cmp	r0, r3
 80062f4:	bf84      	itt	hi
 80062f6:	4b12      	ldrhi	r3, [pc, #72]	; (8006340 <xTaskRemoveFromEventList+0x74>)
 80062f8:	6018      	strhi	r0, [r3, #0]
 80062fa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80062fe:	4629      	mov	r1, r5
 8006300:	4b10      	ldr	r3, [pc, #64]	; (8006344 <xTaskRemoveFromEventList+0x78>)
 8006302:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006306:	f7ff f819 	bl	800533c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800630a:	4b0f      	ldr	r3, [pc, #60]	; (8006348 <xTaskRemoveFromEventList+0x7c>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006312:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8006314:	bf83      	ittte	hi
 8006316:	2001      	movhi	r0, #1
 8006318:	4b0c      	ldrhi	r3, [pc, #48]	; (800634c <xTaskRemoveFromEventList+0x80>)
 800631a:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 800631c:	2000      	movls	r0, #0
}
 800631e:	bd38      	pop	{r3, r4, r5, pc}
 8006320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006324:	f383 8811 	msr	BASEPRI, r3
 8006328:	f3bf 8f6f 	isb	sy
 800632c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8006330:	e7fe      	b.n	8006330 <xTaskRemoveFromEventList+0x64>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006332:	4629      	mov	r1, r5
 8006334:	4806      	ldr	r0, [pc, #24]	; (8006350 <xTaskRemoveFromEventList+0x84>)
 8006336:	f7ff f801 	bl	800533c <vListInsertEnd>
 800633a:	e7e6      	b.n	800630a <xTaskRemoveFromEventList+0x3e>
 800633c:	20002634 	.word	0x20002634
 8006340:	2000263c 	.word	0x2000263c
 8006344:	200021c8 	.word	0x200021c8
 8006348:	200021bc 	.word	0x200021bc
 800634c:	200026b4 	.word	0x200026b4
 8006350:	20002670 	.word	0x20002670

08006354 <vTaskRemoveFromUnorderedEventList>:
{
 8006354:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8006356:	4b1c      	ldr	r3, [pc, #112]	; (80063c8 <vTaskRemoveFromUnorderedEventList+0x74>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	b943      	cbnz	r3, 800636e <vTaskRemoveFromUnorderedEventList+0x1a>
 800635c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006360:	f383 8811 	msr	BASEPRI, r3
 8006364:	f3bf 8f6f 	isb	sy
 8006368:	f3bf 8f4f 	dsb	sy
 800636c:	e7fe      	b.n	800636c <vTaskRemoveFromUnorderedEventList+0x18>
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800636e:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8006372:	6001      	str	r1, [r0, #0]
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8006374:	68c4      	ldr	r4, [r0, #12]
	configASSERT( pxUnblockedTCB );
 8006376:	b1f4      	cbz	r4, 80063b6 <vTaskRemoveFromUnorderedEventList+0x62>
	( void ) uxListRemove( pxEventListItem );
 8006378:	f7ff f804 	bl	8005384 <uxListRemove>
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800637c:	1d25      	adds	r5, r4, #4
 800637e:	4628      	mov	r0, r5
 8006380:	f7ff f800 	bl	8005384 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006384:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006386:	4b11      	ldr	r3, [pc, #68]	; (80063cc <vTaskRemoveFromUnorderedEventList+0x78>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4298      	cmp	r0, r3
 800638c:	bf84      	itt	hi
 800638e:	4b0f      	ldrhi	r3, [pc, #60]	; (80063cc <vTaskRemoveFromUnorderedEventList+0x78>)
 8006390:	6018      	strhi	r0, [r3, #0]
 8006392:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006396:	4629      	mov	r1, r5
 8006398:	4b0d      	ldr	r3, [pc, #52]	; (80063d0 <vTaskRemoveFromUnorderedEventList+0x7c>)
 800639a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800639e:	f7fe ffcd 	bl	800533c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80063a2:	4b0c      	ldr	r3, [pc, #48]	; (80063d4 <vTaskRemoveFromUnorderedEventList+0x80>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80063a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d902      	bls.n	80063b4 <vTaskRemoveFromUnorderedEventList+0x60>
		xYieldPending = pdTRUE;
 80063ae:	4b0a      	ldr	r3, [pc, #40]	; (80063d8 <vTaskRemoveFromUnorderedEventList+0x84>)
 80063b0:	2201      	movs	r2, #1
 80063b2:	601a      	str	r2, [r3, #0]
}
 80063b4:	bd38      	pop	{r3, r4, r5, pc}
 80063b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ba:	f383 8811 	msr	BASEPRI, r3
 80063be:	f3bf 8f6f 	isb	sy
 80063c2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 80063c6:	e7fe      	b.n	80063c6 <vTaskRemoveFromUnorderedEventList+0x72>
 80063c8:	20002634 	.word	0x20002634
 80063cc:	2000263c 	.word	0x2000263c
 80063d0:	200021c8 	.word	0x200021c8
 80063d4:	200021bc 	.word	0x200021bc
 80063d8:	200026b4 	.word	0x200026b4

080063dc <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063dc:	4b03      	ldr	r3, [pc, #12]	; (80063ec <vTaskInternalSetTimeOutState+0x10>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063e2:	4b03      	ldr	r3, [pc, #12]	; (80063f0 <vTaskInternalSetTimeOutState+0x14>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	6043      	str	r3, [r0, #4]
}
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop
 80063ec:	2000266c 	.word	0x2000266c
 80063f0:	200026b0 	.word	0x200026b0

080063f4 <xTaskCheckForTimeOut>:
{
 80063f4:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
 80063f6:	b1d0      	cbz	r0, 800642e <xTaskCheckForTimeOut+0x3a>
 80063f8:	460c      	mov	r4, r1
 80063fa:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 80063fc:	b301      	cbz	r1, 8006440 <xTaskCheckForTimeOut+0x4c>
	taskENTER_CRITICAL();
 80063fe:	f000 fb19 	bl	8006a34 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8006402:	4b1b      	ldr	r3, [pc, #108]	; (8006470 <xTaskCheckForTimeOut+0x7c>)
 8006404:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8006406:	6823      	ldr	r3, [r4, #0]
 8006408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800640c:	d029      	beq.n	8006462 <xTaskCheckForTimeOut+0x6e>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800640e:	6869      	ldr	r1, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006410:	4818      	ldr	r0, [pc, #96]	; (8006474 <xTaskCheckForTimeOut+0x80>)
 8006412:	6800      	ldr	r0, [r0, #0]
 8006414:	f8d5 c000 	ldr.w	ip, [r5]
 8006418:	4584      	cmp	ip, r0
 800641a:	d001      	beq.n	8006420 <xTaskCheckForTimeOut+0x2c>
 800641c:	4291      	cmp	r1, r2
 800641e:	d925      	bls.n	800646c <xTaskCheckForTimeOut+0x78>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006420:	1a50      	subs	r0, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006422:	4283      	cmp	r3, r0
 8006424:	d815      	bhi.n	8006452 <xTaskCheckForTimeOut+0x5e>
			*pxTicksToWait = 0;
 8006426:	2300      	movs	r3, #0
 8006428:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 800642a:	2401      	movs	r4, #1
 800642c:	e01a      	b.n	8006464 <xTaskCheckForTimeOut+0x70>
 800642e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006432:	f383 8811 	msr	BASEPRI, r3
 8006436:	f3bf 8f6f 	isb	sy
 800643a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 800643e:	e7fe      	b.n	800643e <xTaskCheckForTimeOut+0x4a>
 8006440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006444:	f383 8811 	msr	BASEPRI, r3
 8006448:	f3bf 8f6f 	isb	sy
 800644c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8006450:	e7fe      	b.n	8006450 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait -= xElapsedTime;
 8006452:	1a9b      	subs	r3, r3, r2
 8006454:	440b      	add	r3, r1
 8006456:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006458:	4628      	mov	r0, r5
 800645a:	f7ff ffbf 	bl	80063dc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800645e:	2400      	movs	r4, #0
 8006460:	e000      	b.n	8006464 <xTaskCheckForTimeOut+0x70>
				xReturn = pdFALSE;
 8006462:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006464:	f000 fb08 	bl	8006a78 <vPortExitCritical>
}
 8006468:	4620      	mov	r0, r4
 800646a:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 800646c:	2401      	movs	r4, #1
 800646e:	e7f9      	b.n	8006464 <xTaskCheckForTimeOut+0x70>
 8006470:	200026b0 	.word	0x200026b0
 8006474:	2000266c 	.word	0x2000266c

08006478 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8006478:	4b01      	ldr	r3, [pc, #4]	; (8006480 <vTaskMissedYield+0x8>)
 800647a:	2201      	movs	r2, #1
 800647c:	601a      	str	r2, [r3, #0]
}
 800647e:	4770      	bx	lr
 8006480:	200026b4 	.word	0x200026b4

08006484 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8006484:	4b05      	ldr	r3, [pc, #20]	; (800649c <xTaskGetSchedulerState+0x18>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	b133      	cbz	r3, 8006498 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800648a:	4b05      	ldr	r3, [pc, #20]	; (80064a0 <xTaskGetSchedulerState+0x1c>)
 800648c:	681b      	ldr	r3, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 800648e:	2b00      	cmp	r3, #0
 8006490:	bf0c      	ite	eq
 8006492:	2002      	moveq	r0, #2
 8006494:	2000      	movne	r0, #0
 8006496:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006498:	2001      	movs	r0, #1
	}
 800649a:	4770      	bx	lr
 800649c:	20002684 	.word	0x20002684
 80064a0:	20002634 	.word	0x20002634

080064a4 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 80064a4:	2800      	cmp	r0, #0
 80064a6:	d03b      	beq.n	8006520 <xTaskPriorityDisinherit+0x7c>
	{
 80064a8:	b538      	push	{r3, r4, r5, lr}
 80064aa:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 80064ac:	4b1e      	ldr	r3, [pc, #120]	; (8006528 <xTaskPriorityDisinherit+0x84>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4283      	cmp	r3, r0
 80064b2:	d008      	beq.n	80064c6 <xTaskPriorityDisinherit+0x22>
 80064b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b8:	f383 8811 	msr	BASEPRI, r3
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	e7fe      	b.n	80064c4 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 80064c6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80064c8:	b943      	cbnz	r3, 80064dc <xTaskPriorityDisinherit+0x38>
 80064ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ce:	f383 8811 	msr	BASEPRI, r3
 80064d2:	f3bf 8f6f 	isb	sy
 80064d6:	f3bf 8f4f 	dsb	sy
 80064da:	e7fe      	b.n	80064da <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 80064dc:	3b01      	subs	r3, #1
 80064de:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80064e0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80064e2:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80064e4:	4291      	cmp	r1, r2
 80064e6:	d01d      	beq.n	8006524 <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80064e8:	b10b      	cbz	r3, 80064ee <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 80064ea:	2000      	movs	r0, #0
	}
 80064ec:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064ee:	1d05      	adds	r5, r0, #4
 80064f0:	4628      	mov	r0, r5
 80064f2:	f7fe ff47 	bl	8005384 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80064f6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80064f8:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064fa:	f1c0 0338 	rsb	r3, r0, #56	; 0x38
 80064fe:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8006500:	4b0a      	ldr	r3, [pc, #40]	; (800652c <xTaskPriorityDisinherit+0x88>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4298      	cmp	r0, r3
 8006506:	bf84      	itt	hi
 8006508:	4b08      	ldrhi	r3, [pc, #32]	; (800652c <xTaskPriorityDisinherit+0x88>)
 800650a:	6018      	strhi	r0, [r3, #0]
 800650c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006510:	4629      	mov	r1, r5
 8006512:	4b07      	ldr	r3, [pc, #28]	; (8006530 <xTaskPriorityDisinherit+0x8c>)
 8006514:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006518:	f7fe ff10 	bl	800533c <vListInsertEnd>
					xReturn = pdTRUE;
 800651c:	2001      	movs	r0, #1
 800651e:	e7e5      	b.n	80064ec <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 8006520:	2000      	movs	r0, #0
	}
 8006522:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 8006524:	2000      	movs	r0, #0
 8006526:	e7e1      	b.n	80064ec <xTaskPriorityDisinherit+0x48>
 8006528:	200021bc 	.word	0x200021bc
 800652c:	2000263c 	.word	0x2000263c
 8006530:	200021c8 	.word	0x200021c8

08006534 <uxTaskResetEventItemValue>:
	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8006534:	4b04      	ldr	r3, [pc, #16]	; (8006548 <uxTaskResetEventItemValue+0x14>)
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	6990      	ldr	r0, [r2, #24]
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800653a:	6819      	ldr	r1, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8006540:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006544:	6193      	str	r3, [r2, #24]
}
 8006546:	4770      	bx	lr
 8006548:	200021bc 	.word	0x200021bc

0800654c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800654c:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800654e:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006550:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006552:	4291      	cmp	r1, r2
 8006554:	d80c      	bhi.n	8006570 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006556:	1ad2      	subs	r2, r2, r3
 8006558:	6983      	ldr	r3, [r0, #24]
 800655a:	429a      	cmp	r2, r3
 800655c:	d301      	bcc.n	8006562 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800655e:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8006560:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006562:	1d01      	adds	r1, r0, #4
 8006564:	4b09      	ldr	r3, [pc, #36]	; (800658c <prvInsertTimerInActiveList+0x40>)
 8006566:	6818      	ldr	r0, [r3, #0]
 8006568:	f7fe fef3 	bl	8005352 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800656c:	2000      	movs	r0, #0
 800656e:	e7f7      	b.n	8006560 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006570:	429a      	cmp	r2, r3
 8006572:	d201      	bcs.n	8006578 <prvInsertTimerInActiveList+0x2c>
 8006574:	4299      	cmp	r1, r3
 8006576:	d206      	bcs.n	8006586 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006578:	1d01      	adds	r1, r0, #4
 800657a:	4b05      	ldr	r3, [pc, #20]	; (8006590 <prvInsertTimerInActiveList+0x44>)
 800657c:	6818      	ldr	r0, [r3, #0]
 800657e:	f7fe fee8 	bl	8005352 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8006582:	2000      	movs	r0, #0
 8006584:	e7ec      	b.n	8006560 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 8006586:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8006588:	e7ea      	b.n	8006560 <prvInsertTimerInActiveList+0x14>
 800658a:	bf00      	nop
 800658c:	200026bc 	.word	0x200026bc
 8006590:	200026b8 	.word	0x200026b8

08006594 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006594:	b530      	push	{r4, r5, lr}
 8006596:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006598:	f000 fa4c 	bl	8006a34 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800659c:	4b11      	ldr	r3, [pc, #68]	; (80065e4 <prvCheckForValidListAndQueue+0x50>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	b11b      	cbz	r3, 80065aa <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80065a2:	f000 fa69 	bl	8006a78 <vPortExitCritical>
}
 80065a6:	b003      	add	sp, #12
 80065a8:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 80065aa:	4d0f      	ldr	r5, [pc, #60]	; (80065e8 <prvCheckForValidListAndQueue+0x54>)
 80065ac:	4628      	mov	r0, r5
 80065ae:	f7fe feb7 	bl	8005320 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80065b2:	4c0e      	ldr	r4, [pc, #56]	; (80065ec <prvCheckForValidListAndQueue+0x58>)
 80065b4:	4620      	mov	r0, r4
 80065b6:	f7fe feb3 	bl	8005320 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80065ba:	4b0d      	ldr	r3, [pc, #52]	; (80065f0 <prvCheckForValidListAndQueue+0x5c>)
 80065bc:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80065be:	4b0d      	ldr	r3, [pc, #52]	; (80065f4 <prvCheckForValidListAndQueue+0x60>)
 80065c0:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80065c2:	2300      	movs	r3, #0
 80065c4:	9300      	str	r3, [sp, #0]
 80065c6:	4b0c      	ldr	r3, [pc, #48]	; (80065f8 <prvCheckForValidListAndQueue+0x64>)
 80065c8:	4a0c      	ldr	r2, [pc, #48]	; (80065fc <prvCheckForValidListAndQueue+0x68>)
 80065ca:	2110      	movs	r1, #16
 80065cc:	200a      	movs	r0, #10
 80065ce:	f7fe ffc0 	bl	8005552 <xQueueGenericCreateStatic>
 80065d2:	4b04      	ldr	r3, [pc, #16]	; (80065e4 <prvCheckForValidListAndQueue+0x50>)
 80065d4:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 80065d6:	2800      	cmp	r0, #0
 80065d8:	d0e3      	beq.n	80065a2 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80065da:	4909      	ldr	r1, [pc, #36]	; (8006600 <prvCheckForValidListAndQueue+0x6c>)
 80065dc:	f7ff f9f4 	bl	80059c8 <vQueueAddToRegistry>
 80065e0:	e7df      	b.n	80065a2 <prvCheckForValidListAndQueue+0xe>
 80065e2:	bf00      	nop
 80065e4:	200027dc 	.word	0x200027dc
 80065e8:	20002760 	.word	0x20002760
 80065ec:	20002774 	.word	0x20002774
 80065f0:	200026b8 	.word	0x200026b8
 80065f4:	200026bc 	.word	0x200026bc
 80065f8:	2000278c 	.word	0x2000278c
 80065fc:	200026c0 	.word	0x200026c0
 8006600:	08007594 	.word	0x08007594

08006604 <xTimerCreateTimerTask>:
{
 8006604:	b510      	push	{r4, lr}
 8006606:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8006608:	f7ff ffc4 	bl	8006594 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800660c:	4b12      	ldr	r3, [pc, #72]	; (8006658 <xTimerCreateTimerTask+0x54>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	b1cb      	cbz	r3, 8006646 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006612:	2400      	movs	r4, #0
 8006614:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006616:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006618:	aa07      	add	r2, sp, #28
 800661a:	a906      	add	r1, sp, #24
 800661c:	a805      	add	r0, sp, #20
 800661e:	f7fe fd5d 	bl	80050dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006622:	9b05      	ldr	r3, [sp, #20]
 8006624:	9302      	str	r3, [sp, #8]
 8006626:	9b06      	ldr	r3, [sp, #24]
 8006628:	9301      	str	r3, [sp, #4]
 800662a:	2302      	movs	r3, #2
 800662c:	9300      	str	r3, [sp, #0]
 800662e:	4623      	mov	r3, r4
 8006630:	9a07      	ldr	r2, [sp, #28]
 8006632:	490a      	ldr	r1, [pc, #40]	; (800665c <xTimerCreateTimerTask+0x58>)
 8006634:	480a      	ldr	r0, [pc, #40]	; (8006660 <xTimerCreateTimerTask+0x5c>)
 8006636:	f7ff fb87 	bl	8005d48 <xTaskCreateStatic>
 800663a:	4b0a      	ldr	r3, [pc, #40]	; (8006664 <xTimerCreateTimerTask+0x60>)
 800663c:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800663e:	b110      	cbz	r0, 8006646 <xTimerCreateTimerTask+0x42>
}
 8006640:	2001      	movs	r0, #1
 8006642:	b008      	add	sp, #32
 8006644:	bd10      	pop	{r4, pc}
 8006646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800664a:	f383 8811 	msr	BASEPRI, r3
 800664e:	f3bf 8f6f 	isb	sy
 8006652:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8006656:	e7fe      	b.n	8006656 <xTimerCreateTimerTask+0x52>
 8006658:	200027dc 	.word	0x200027dc
 800665c:	0800759c 	.word	0x0800759c
 8006660:	08006775 	.word	0x08006775
 8006664:	200027e0 	.word	0x200027e0

08006668 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8006668:	b1d8      	cbz	r0, 80066a2 <xTimerGenericCommand+0x3a>
 800666a:	469c      	mov	ip, r3
 800666c:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 800666e:	4815      	ldr	r0, [pc, #84]	; (80066c4 <xTimerGenericCommand+0x5c>)
 8006670:	6800      	ldr	r0, [r0, #0]
 8006672:	b328      	cbz	r0, 80066c0 <xTimerGenericCommand+0x58>
{
 8006674:	b500      	push	{lr}
 8006676:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 8006678:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800667a:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800667c:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800667e:	2905      	cmp	r1, #5
 8006680:	dc18      	bgt.n	80066b4 <xTimerGenericCommand+0x4c>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006682:	f7ff feff 	bl	8006484 <xTaskGetSchedulerState>
 8006686:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006688:	f04f 0300 	mov.w	r3, #0
 800668c:	bf0c      	ite	eq
 800668e:	9a06      	ldreq	r2, [sp, #24]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006690:	461a      	movne	r2, r3
 8006692:	4669      	mov	r1, sp
 8006694:	480b      	ldr	r0, [pc, #44]	; (80066c4 <xTimerGenericCommand+0x5c>)
 8006696:	6800      	ldr	r0, [r0, #0]
 8006698:	f7fe ffb1 	bl	80055fe <xQueueGenericSend>
}
 800669c:	b005      	add	sp, #20
 800669e:	f85d fb04 	ldr.w	pc, [sp], #4
 80066a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066a6:	f383 8811 	msr	BASEPRI, r3
 80066aa:	f3bf 8f6f 	isb	sy
 80066ae:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 80066b2:	e7fe      	b.n	80066b2 <xTimerGenericCommand+0x4a>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80066b4:	2300      	movs	r3, #0
 80066b6:	4662      	mov	r2, ip
 80066b8:	4669      	mov	r1, sp
 80066ba:	f7ff f86c 	bl	8005796 <xQueueGenericSendFromISR>
 80066be:	e7ed      	b.n	800669c <xTimerGenericCommand+0x34>
BaseType_t xReturn = pdFAIL;
 80066c0:	2000      	movs	r0, #0
}
 80066c2:	4770      	bx	lr
 80066c4:	200027dc 	.word	0x200027dc

080066c8 <prvSampleTimeNow>:
{
 80066c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066cc:	b082      	sub	sp, #8
 80066ce:	4682      	mov	sl, r0
	xTimeNow = xTaskGetTickCount();
 80066d0:	f7ff fbfc 	bl	8005ecc <xTaskGetTickCount>
 80066d4:	4606      	mov	r6, r0
	if( xTimeNow < xLastTime )
 80066d6:	4b24      	ldr	r3, [pc, #144]	; (8006768 <prvSampleTimeNow+0xa0>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4283      	cmp	r3, r0
 80066dc:	d808      	bhi.n	80066f0 <prvSampleTimeNow+0x28>
		*pxTimerListsWereSwitched = pdFALSE;
 80066de:	2300      	movs	r3, #0
 80066e0:	f8ca 3000 	str.w	r3, [sl]
	xLastTime = xTimeNow;
 80066e4:	4b20      	ldr	r3, [pc, #128]	; (8006768 <prvSampleTimeNow+0xa0>)
 80066e6:	601e      	str	r6, [r3, #0]
}
 80066e8:	4630      	mov	r0, r6
 80066ea:	b002      	add	sp, #8
 80066ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80066f0:	4d1e      	ldr	r5, [pc, #120]	; (800676c <prvSampleTimeNow+0xa4>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80066f2:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80066f6:	682b      	ldr	r3, [r5, #0]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	b35a      	cbz	r2, 8006754 <prvSampleTimeNow+0x8c>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	681f      	ldr	r7, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006700:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006702:	f104 0904 	add.w	r9, r4, #4
 8006706:	4648      	mov	r0, r9
 8006708:	f7fe fe3c 	bl	8005384 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800670c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800670e:	4620      	mov	r0, r4
 8006710:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006712:	69e3      	ldr	r3, [r4, #28]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d1ee      	bne.n	80066f6 <prvSampleTimeNow+0x2e>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006718:	69a3      	ldr	r3, [r4, #24]
 800671a:	443b      	add	r3, r7
			if( xReloadTime > xNextExpireTime )
 800671c:	429f      	cmp	r7, r3
 800671e:	d206      	bcs.n	800672e <prvSampleTimeNow+0x66>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006720:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006722:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006724:	4649      	mov	r1, r9
 8006726:	6828      	ldr	r0, [r5, #0]
 8006728:	f7fe fe13 	bl	8005352 <vListInsert>
 800672c:	e7e3      	b.n	80066f6 <prvSampleTimeNow+0x2e>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800672e:	f8cd 8000 	str.w	r8, [sp]
 8006732:	4643      	mov	r3, r8
 8006734:	463a      	mov	r2, r7
 8006736:	4641      	mov	r1, r8
 8006738:	4620      	mov	r0, r4
 800673a:	f7ff ff95 	bl	8006668 <xTimerGenericCommand>
				configASSERT( xResult );
 800673e:	2800      	cmp	r0, #0
 8006740:	d1d9      	bne.n	80066f6 <prvSampleTimeNow+0x2e>
 8006742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006746:	f383 8811 	msr	BASEPRI, r3
 800674a:	f3bf 8f6f 	isb	sy
 800674e:	f3bf 8f4f 	dsb	sy
 8006752:	e7fe      	b.n	8006752 <prvSampleTimeNow+0x8a>
	pxCurrentTimerList = pxOverflowTimerList;
 8006754:	4a06      	ldr	r2, [pc, #24]	; (8006770 <prvSampleTimeNow+0xa8>)
 8006756:	6810      	ldr	r0, [r2, #0]
 8006758:	4904      	ldr	r1, [pc, #16]	; (800676c <prvSampleTimeNow+0xa4>)
 800675a:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 800675c:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 800675e:	2301      	movs	r3, #1
 8006760:	f8ca 3000 	str.w	r3, [sl]
 8006764:	e7be      	b.n	80066e4 <prvSampleTimeNow+0x1c>
 8006766:	bf00      	nop
 8006768:	20002788 	.word	0x20002788
 800676c:	200026b8 	.word	0x200026b8
 8006770:	200026bc 	.word	0x200026bc

08006774 <prvTimerTask>:
{
 8006774:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006778:	b089      	sub	sp, #36	; 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800677a:	4e74      	ldr	r6, [pc, #464]	; (800694c <prvTimerTask+0x1d8>)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800677c:	4d74      	ldr	r5, [pc, #464]	; (8006950 <prvTimerTask+0x1dc>)
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800677e:	4f75      	ldr	r7, [pc, #468]	; (8006954 <prvTimerTask+0x1e0>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006780:	6833      	ldr	r3, [r6, #0]
 8006782:	f8d3 8000 	ldr.w	r8, [r3]
	if( *pxListWasEmpty == pdFALSE )
 8006786:	f1b8 0f00 	cmp.w	r8, #0
 800678a:	d00f      	beq.n	80067ac <prvTimerTask+0x38>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	f8d3 8000 	ldr.w	r8, [r3]
	vTaskSuspendAll();
 8006792:	f7ff fb93 	bl	8005ebc <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006796:	a804      	add	r0, sp, #16
 8006798:	f7ff ff96 	bl	80066c8 <prvSampleTimeNow>
 800679c:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
 800679e:	9b04      	ldr	r3, [sp, #16]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d154      	bne.n	800684e <prvTimerTask+0xda>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80067a4:	4580      	cmp	r8, r0
 80067a6:	d923      	bls.n	80067f0 <prvTimerTask+0x7c>
 80067a8:	2200      	movs	r2, #0
 80067aa:	e00d      	b.n	80067c8 <prvTimerTask+0x54>
	vTaskSuspendAll();
 80067ac:	f7ff fb86 	bl	8005ebc <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80067b0:	a804      	add	r0, sp, #16
 80067b2:	f7ff ff89 	bl	80066c8 <prvSampleTimeNow>
 80067b6:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
 80067b8:	9b04      	ldr	r3, [sp, #16]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d147      	bne.n	800684e <prvTimerTask+0xda>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	fab2 f282 	clz	r2, r2
 80067c6:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80067c8:	eba8 0104 	sub.w	r1, r8, r4
 80067cc:	6828      	ldr	r0, [r5, #0]
 80067ce:	f7ff f90f 	bl	80059f0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80067d2:	f7ff fc1b 	bl	800600c <xTaskResumeAll>
 80067d6:	2800      	cmp	r0, #0
 80067d8:	d13b      	bne.n	8006852 <prvTimerTask+0xde>
					portYIELD_WITHIN_API();
 80067da:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80067de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067e2:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80067e6:	f3bf 8f4f 	dsb	sy
 80067ea:	f3bf 8f6f 	isb	sy
 80067ee:	e030      	b.n	8006852 <prvTimerTask+0xde>
				( void ) xTaskResumeAll();
 80067f0:	f7ff fc0c 	bl	800600c <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80067f4:	6833      	ldr	r3, [r6, #0]
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	f8d3 900c 	ldr.w	r9, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80067fc:	f109 0004 	add.w	r0, r9, #4
 8006800:	f7fe fdc0 	bl	8005384 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006804:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006808:	2b01      	cmp	r3, #1
 800680a:	d004      	beq.n	8006816 <prvTimerTask+0xa2>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800680c:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 8006810:	4648      	mov	r0, r9
 8006812:	4798      	blx	r3
}
 8006814:	e01d      	b.n	8006852 <prvTimerTask+0xde>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006816:	f8d9 1018 	ldr.w	r1, [r9, #24]
 800681a:	4643      	mov	r3, r8
 800681c:	4622      	mov	r2, r4
 800681e:	4441      	add	r1, r8
 8006820:	4648      	mov	r0, r9
 8006822:	f7ff fe93 	bl	800654c <prvInsertTimerInActiveList>
 8006826:	2800      	cmp	r0, #0
 8006828:	d0f0      	beq.n	800680c <prvTimerTask+0x98>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800682a:	2100      	movs	r1, #0
 800682c:	9100      	str	r1, [sp, #0]
 800682e:	460b      	mov	r3, r1
 8006830:	4642      	mov	r2, r8
 8006832:	4648      	mov	r0, r9
 8006834:	f7ff ff18 	bl	8006668 <xTimerGenericCommand>
			configASSERT( xResult );
 8006838:	2800      	cmp	r0, #0
 800683a:	d1e7      	bne.n	800680c <prvTimerTask+0x98>
 800683c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006840:	f383 8811 	msr	BASEPRI, r3
 8006844:	f3bf 8f6f 	isb	sy
 8006848:	f3bf 8f4f 	dsb	sy
 800684c:	e7fe      	b.n	800684c <prvTimerTask+0xd8>
			( void ) xTaskResumeAll();
 800684e:	f7ff fbdd 	bl	800600c <xTaskResumeAll>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006852:	2400      	movs	r4, #0
}
 8006854:	e006      	b.n	8006864 <prvTimerTask+0xf0>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006856:	9907      	ldr	r1, [sp, #28]
 8006858:	9806      	ldr	r0, [sp, #24]
 800685a:	9b05      	ldr	r3, [sp, #20]
 800685c:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800685e:	9b04      	ldr	r3, [sp, #16]
 8006860:	2b00      	cmp	r3, #0
 8006862:	da09      	bge.n	8006878 <prvTimerTask+0x104>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006864:	4622      	mov	r2, r4
 8006866:	a904      	add	r1, sp, #16
 8006868:	6828      	ldr	r0, [r5, #0]
 800686a:	f7fe fffa 	bl	8005862 <xQueueReceive>
 800686e:	2800      	cmp	r0, #0
 8006870:	d086      	beq.n	8006780 <prvTimerTask+0xc>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006872:	9b04      	ldr	r3, [sp, #16]
 8006874:	2b00      	cmp	r3, #0
 8006876:	dbee      	blt.n	8006856 <prvTimerTask+0xe2>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006878:	f8dd 8018 	ldr.w	r8, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800687c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8006880:	b11b      	cbz	r3, 800688a <prvTimerTask+0x116>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006882:	f108 0004 	add.w	r0, r8, #4
 8006886:	f7fe fd7d 	bl	8005384 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800688a:	a803      	add	r0, sp, #12
 800688c:	f7ff ff1c 	bl	80066c8 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8006890:	9b04      	ldr	r3, [sp, #16]
 8006892:	2b09      	cmp	r3, #9
 8006894:	d8e6      	bhi.n	8006864 <prvTimerTask+0xf0>
 8006896:	a201      	add	r2, pc, #4	; (adr r2, 800689c <prvTimerTask+0x128>)
 8006898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800689c:	080068c5 	.word	0x080068c5
 80068a0:	080068c5 	.word	0x080068c5
 80068a4:	080068c5 	.word	0x080068c5
 80068a8:	08006865 	.word	0x08006865
 80068ac:	08006913 	.word	0x08006913
 80068b0:	0800693b 	.word	0x0800693b
 80068b4:	080068c5 	.word	0x080068c5
 80068b8:	080068c5 	.word	0x080068c5
 80068bc:	08006865 	.word	0x08006865
 80068c0:	08006913 	.word	0x08006913
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80068c4:	9b05      	ldr	r3, [sp, #20]
 80068c6:	f8d8 1018 	ldr.w	r1, [r8, #24]
 80068ca:	4602      	mov	r2, r0
 80068cc:	4419      	add	r1, r3
 80068ce:	4640      	mov	r0, r8
 80068d0:	f7ff fe3c 	bl	800654c <prvInsertTimerInActiveList>
 80068d4:	2800      	cmp	r0, #0
 80068d6:	d0c5      	beq.n	8006864 <prvTimerTask+0xf0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80068d8:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 80068dc:	4640      	mov	r0, r8
 80068de:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80068e0:	f8d8 301c 	ldr.w	r3, [r8, #28]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d1bd      	bne.n	8006864 <prvTimerTask+0xf0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80068e8:	f8d8 2018 	ldr.w	r2, [r8, #24]
 80068ec:	9400      	str	r4, [sp, #0]
 80068ee:	4623      	mov	r3, r4
 80068f0:	9905      	ldr	r1, [sp, #20]
 80068f2:	440a      	add	r2, r1
 80068f4:	4621      	mov	r1, r4
 80068f6:	4640      	mov	r0, r8
 80068f8:	f7ff feb6 	bl	8006668 <xTimerGenericCommand>
							configASSERT( xResult );
 80068fc:	2800      	cmp	r0, #0
 80068fe:	d1b1      	bne.n	8006864 <prvTimerTask+0xf0>
 8006900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006904:	f383 8811 	msr	BASEPRI, r3
 8006908:	f3bf 8f6f 	isb	sy
 800690c:	f3bf 8f4f 	dsb	sy
 8006910:	e7fe      	b.n	8006910 <prvTimerTask+0x19c>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006912:	9905      	ldr	r1, [sp, #20]
 8006914:	f8c8 1018 	str.w	r1, [r8, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006918:	b131      	cbz	r1, 8006928 <prvTimerTask+0x1b4>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800691a:	4603      	mov	r3, r0
 800691c:	4602      	mov	r2, r0
 800691e:	4401      	add	r1, r0
 8006920:	4640      	mov	r0, r8
 8006922:	f7ff fe13 	bl	800654c <prvInsertTimerInActiveList>
					break;
 8006926:	e79d      	b.n	8006864 <prvTimerTask+0xf0>
 8006928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800692c:	f383 8811 	msr	BASEPRI, r3
 8006930:	f3bf 8f6f 	isb	sy
 8006934:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006938:	e7fe      	b.n	8006938 <prvTimerTask+0x1c4>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800693a:	f898 302c 	ldrb.w	r3, [r8, #44]	; 0x2c
 800693e:	2b00      	cmp	r3, #0
 8006940:	d190      	bne.n	8006864 <prvTimerTask+0xf0>
							vPortFree( pxTimer );
 8006942:	4640      	mov	r0, r8
 8006944:	f000 fa56 	bl	8006df4 <vPortFree>
 8006948:	e78c      	b.n	8006864 <prvTimerTask+0xf0>
 800694a:	bf00      	nop
 800694c:	200026b8 	.word	0x200026b8
 8006950:	200027dc 	.word	0x200027dc
 8006954:	200026bc 	.word	0x200026bc

08006958 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006958:	b510      	push	{r4, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	4614      	mov	r4, r2
 800695e:	461a      	mov	r2, r3
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8006960:	f06f 0301 	mvn.w	r3, #1
 8006964:	9300      	str	r3, [sp, #0]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8006966:	9001      	str	r0, [sp, #4]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8006968:	9102      	str	r1, [sp, #8]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800696a:	9403      	str	r4, [sp, #12]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800696c:	2300      	movs	r3, #0
 800696e:	4669      	mov	r1, sp
 8006970:	4802      	ldr	r0, [pc, #8]	; (800697c <xTimerPendFunctionCallFromISR+0x24>)
 8006972:	6800      	ldr	r0, [r0, #0]
 8006974:	f7fe ff0f 	bl	8005796 <xQueueGenericSendFromISR>

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
	}
 8006978:	b004      	add	sp, #16
 800697a:	bd10      	pop	{r4, pc}
 800697c:	200027dc 	.word	0x200027dc

08006980 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006980:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8006982:	2300      	movs	r3, #0
 8006984:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006986:	4b0d      	ldr	r3, [pc, #52]	; (80069bc <prvTaskExitError+0x3c>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800698e:	d008      	beq.n	80069a2 <prvTaskExitError+0x22>
 8006990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006994:	f383 8811 	msr	BASEPRI, r3
 8006998:	f3bf 8f6f 	isb	sy
 800699c:	f3bf 8f4f 	dsb	sy
 80069a0:	e7fe      	b.n	80069a0 <prvTaskExitError+0x20>
 80069a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069a6:	f383 8811 	msr	BASEPRI, r3
 80069aa:	f3bf 8f6f 	isb	sy
 80069ae:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80069b2:	9b01      	ldr	r3, [sp, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d0fc      	beq.n	80069b2 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80069b8:	b002      	add	sp, #8
 80069ba:	4770      	bx	lr
 80069bc:	20000034 	.word	0x20000034

080069c0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80069c0:	4806      	ldr	r0, [pc, #24]	; (80069dc <prvPortStartFirstTask+0x1c>)
 80069c2:	6800      	ldr	r0, [r0, #0]
 80069c4:	6800      	ldr	r0, [r0, #0]
 80069c6:	f380 8808 	msr	MSP, r0
 80069ca:	b662      	cpsie	i
 80069cc:	b661      	cpsie	f
 80069ce:	f3bf 8f4f 	dsb	sy
 80069d2:	f3bf 8f6f 	isb	sy
 80069d6:	df00      	svc	0
 80069d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80069da:	0000      	.short	0x0000
 80069dc:	e000ed08 	.word	0xe000ed08

080069e0 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80069e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80069e4:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80069e8:	f021 0101 	bic.w	r1, r1, #1
 80069ec:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80069f0:	4b03      	ldr	r3, [pc, #12]	; (8006a00 <pxPortInitialiseStack+0x20>)
 80069f2:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80069f6:	f840 2c20 	str.w	r2, [r0, #-32]
}
 80069fa:	3840      	subs	r0, #64	; 0x40
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	08006981 	.word	0x08006981
	...

08006a10 <SVC_Handler>:
	__asm volatile (
 8006a10:	4b07      	ldr	r3, [pc, #28]	; (8006a30 <pxCurrentTCBConst2>)
 8006a12:	6819      	ldr	r1, [r3, #0]
 8006a14:	6808      	ldr	r0, [r1, #0]
 8006a16:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006a1a:	f380 8809 	msr	PSP, r0
 8006a1e:	f3bf 8f6f 	isb	sy
 8006a22:	f04f 0000 	mov.w	r0, #0
 8006a26:	f380 8811 	msr	BASEPRI, r0
 8006a2a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006a2e:	4770      	bx	lr

08006a30 <pxCurrentTCBConst2>:
 8006a30:	200021bc 	.word	0x200021bc

08006a34 <vPortEnterCritical>:
 8006a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a38:	f383 8811 	msr	BASEPRI, r3
 8006a3c:	f3bf 8f6f 	isb	sy
 8006a40:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006a44:	4a0b      	ldr	r2, [pc, #44]	; (8006a74 <vPortEnterCritical+0x40>)
 8006a46:	6813      	ldr	r3, [r2, #0]
 8006a48:	3301      	adds	r3, #1
 8006a4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d000      	beq.n	8006a52 <vPortEnterCritical+0x1e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 8006a50:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006a52:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006a56:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 8006a5a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006a5e:	d0f7      	beq.n	8006a50 <vPortEnterCritical+0x1c>
 8006a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a64:	f383 8811 	msr	BASEPRI, r3
 8006a68:	f3bf 8f6f 	isb	sy
 8006a6c:	f3bf 8f4f 	dsb	sy
 8006a70:	e7fe      	b.n	8006a70 <vPortEnterCritical+0x3c>
 8006a72:	bf00      	nop
 8006a74:	20000034 	.word	0x20000034

08006a78 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8006a78:	4b09      	ldr	r3, [pc, #36]	; (8006aa0 <vPortExitCritical+0x28>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	b943      	cbnz	r3, 8006a90 <vPortExitCritical+0x18>
 8006a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a82:	f383 8811 	msr	BASEPRI, r3
 8006a86:	f3bf 8f6f 	isb	sy
 8006a8a:	f3bf 8f4f 	dsb	sy
 8006a8e:	e7fe      	b.n	8006a8e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8006a90:	3b01      	subs	r3, #1
 8006a92:	4a03      	ldr	r2, [pc, #12]	; (8006aa0 <vPortExitCritical+0x28>)
 8006a94:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006a96:	b90b      	cbnz	r3, 8006a9c <vPortExitCritical+0x24>
	__asm volatile
 8006a98:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	20000034 	.word	0x20000034
	...

08006ab0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006ab0:	f3ef 8009 	mrs	r0, PSP
 8006ab4:	f3bf 8f6f 	isb	sy
 8006ab8:	4b0d      	ldr	r3, [pc, #52]	; (8006af0 <pxCurrentTCBConst>)
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006ac0:	6010      	str	r0, [r2, #0]
 8006ac2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006ac6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006aca:	f380 8811 	msr	BASEPRI, r0
 8006ace:	f7ff fb45 	bl	800615c <vTaskSwitchContext>
 8006ad2:	f04f 0000 	mov.w	r0, #0
 8006ad6:	f380 8811 	msr	BASEPRI, r0
 8006ada:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006ade:	6819      	ldr	r1, [r3, #0]
 8006ae0:	6808      	ldr	r0, [r1, #0]
 8006ae2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006ae6:	f380 8809 	msr	PSP, r0
 8006aea:	f3bf 8f6f 	isb	sy
 8006aee:	4770      	bx	lr

08006af0 <pxCurrentTCBConst>:
 8006af0:	200021bc 	.word	0x200021bc

08006af4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006af4:	b508      	push	{r3, lr}
	__asm volatile
 8006af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006afa:	f383 8811 	msr	BASEPRI, r3
 8006afe:	f3bf 8f6f 	isb	sy
 8006b02:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006b06:	f7ff f9e7 	bl	8005ed8 <xTaskIncrementTick>
 8006b0a:	b128      	cbz	r0, 8006b18 <SysTick_Handler+0x24>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006b0c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006b10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b14:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 8006b18:	2300      	movs	r3, #0
 8006b1a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8006b1e:	bd08      	pop	{r3, pc}

08006b20 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006b20:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8006b24:	2300      	movs	r3, #0
 8006b26:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006b28:	6193      	str	r3, [r2, #24]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006b2a:	4b05      	ldr	r3, [pc, #20]	; (8006b40 <vPortSetupTimerInterrupt+0x20>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4905      	ldr	r1, [pc, #20]	; (8006b44 <vPortSetupTimerInterrupt+0x24>)
 8006b30:	fba1 1303 	umull	r1, r3, r1, r3
 8006b34:	099b      	lsrs	r3, r3, #6
 8006b36:	3b01      	subs	r3, #1
 8006b38:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006b3a:	2307      	movs	r3, #7
 8006b3c:	6113      	str	r3, [r2, #16]
}
 8006b3e:	4770      	bx	lr
 8006b40:	20000024 	.word	0x20000024
 8006b44:	10624dd3 	.word	0x10624dd3

08006b48 <xPortStartScheduler>:
{
 8006b48:	b510      	push	{r4, lr}
 8006b4a:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006b4c:	4b2b      	ldr	r3, [pc, #172]	; (8006bfc <xPortStartScheduler+0xb4>)
 8006b4e:	781a      	ldrb	r2, [r3, #0]
 8006b50:	b2d2      	uxtb	r2, r2
 8006b52:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006b54:	22ff      	movs	r2, #255	; 0xff
 8006b56:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006b60:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006b64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006b68:	4a25      	ldr	r2, [pc, #148]	; (8006c00 <xPortStartScheduler+0xb8>)
 8006b6a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006b6c:	4b25      	ldr	r3, [pc, #148]	; (8006c04 <xPortStartScheduler+0xbc>)
 8006b6e:	2207      	movs	r2, #7
 8006b70:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b72:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006b76:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006b7a:	d011      	beq.n	8006ba0 <xPortStartScheduler+0x58>
 8006b7c:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006b7e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006b82:	005b      	lsls	r3, r3, #1
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b8a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006b8e:	4611      	mov	r1, r2
 8006b90:	3a01      	subs	r2, #1
 8006b92:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006b96:	d1f2      	bne.n	8006b7e <xPortStartScheduler+0x36>
 8006b98:	4b1a      	ldr	r3, [pc, #104]	; (8006c04 <xPortStartScheduler+0xbc>)
 8006b9a:	6019      	str	r1, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006b9c:	2903      	cmp	r1, #3
 8006b9e:	d008      	beq.n	8006bb2 <xPortStartScheduler+0x6a>
	__asm volatile
 8006ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba4:	f383 8811 	msr	BASEPRI, r3
 8006ba8:	f3bf 8f6f 	isb	sy
 8006bac:	f3bf 8f4f 	dsb	sy
 8006bb0:	e7fe      	b.n	8006bb0 <xPortStartScheduler+0x68>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006bb2:	4b14      	ldr	r3, [pc, #80]	; (8006c04 <xPortStartScheduler+0xbc>)
 8006bb4:	f44f 7240 	mov.w	r2, #768	; 0x300
 8006bb8:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006bba:	9b01      	ldr	r3, [sp, #4]
 8006bbc:	b2db      	uxtb	r3, r3
 8006bbe:	4a0f      	ldr	r2, [pc, #60]	; (8006bfc <xPortStartScheduler+0xb4>)
 8006bc0:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006bc2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006bc6:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 8006bca:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8006bce:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006bd2:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 8006bd6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8006bda:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 8006bde:	f7ff ff9f 	bl	8006b20 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8006be2:	2400      	movs	r4, #0
 8006be4:	4b08      	ldr	r3, [pc, #32]	; (8006c08 <xPortStartScheduler+0xc0>)
 8006be6:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
 8006be8:	f7ff feea 	bl	80069c0 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8006bec:	f7ff fab6 	bl	800615c <vTaskSwitchContext>
	prvTaskExitError();
 8006bf0:	f7ff fec6 	bl	8006980 <prvTaskExitError>
}
 8006bf4:	4620      	mov	r0, r4
 8006bf6:	b002      	add	sp, #8
 8006bf8:	bd10      	pop	{r4, pc}
 8006bfa:	bf00      	nop
 8006bfc:	e000e400 	.word	0xe000e400
 8006c00:	200027e4 	.word	0x200027e4
 8006c04:	200027e8 	.word	0x200027e8
 8006c08:	20000034 	.word	0x20000034

08006c0c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006c0c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006c10:	2b0f      	cmp	r3, #15
 8006c12:	d90f      	bls.n	8006c34 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006c14:	4a11      	ldr	r2, [pc, #68]	; (8006c5c <vPortValidateInterruptPriority+0x50>)
 8006c16:	5c9b      	ldrb	r3, [r3, r2]
 8006c18:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006c1a:	4a11      	ldr	r2, [pc, #68]	; (8006c60 <vPortValidateInterruptPriority+0x54>)
 8006c1c:	7812      	ldrb	r2, [r2, #0]
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d908      	bls.n	8006c34 <vPortValidateInterruptPriority+0x28>
 8006c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c26:	f383 8811 	msr	BASEPRI, r3
 8006c2a:	f3bf 8f6f 	isb	sy
 8006c2e:	f3bf 8f4f 	dsb	sy
 8006c32:	e7fe      	b.n	8006c32 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006c34:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006c38:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 8006c3c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006c40:	4a08      	ldr	r2, [pc, #32]	; (8006c64 <vPortValidateInterruptPriority+0x58>)
 8006c42:	6812      	ldr	r2, [r2, #0]
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d908      	bls.n	8006c5a <vPortValidateInterruptPriority+0x4e>
 8006c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c4c:	f383 8811 	msr	BASEPRI, r3
 8006c50:	f3bf 8f6f 	isb	sy
 8006c54:	f3bf 8f4f 	dsb	sy
 8006c58:	e7fe      	b.n	8006c58 <vPortValidateInterruptPriority+0x4c>
	}
 8006c5a:	4770      	bx	lr
 8006c5c:	e000e3f0 	.word	0xe000e3f0
 8006c60:	200027e4 	.word	0x200027e4
 8006c64:	200027e8 	.word	0x200027e8

08006c68 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c68:	4b15      	ldr	r3, [pc, #84]	; (8006cc0 <prvInsertBlockIntoFreeList+0x58>)
 8006c6a:	461a      	mov	r2, r3
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4283      	cmp	r3, r0
 8006c70:	d3fb      	bcc.n	8006c6a <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c72:	6851      	ldr	r1, [r2, #4]
 8006c74:	eb02 0c01 	add.w	ip, r2, r1
 8006c78:	4560      	cmp	r0, ip
 8006c7a:	d009      	beq.n	8006c90 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006c7c:	6841      	ldr	r1, [r0, #4]
 8006c7e:	eb00 0c01 	add.w	ip, r0, r1
 8006c82:	4563      	cmp	r3, ip
 8006c84:	d009      	beq.n	8006c9a <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c86:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006c88:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006c8a:	bf18      	it	ne
 8006c8c:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 8006c8e:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c90:	6840      	ldr	r0, [r0, #4]
 8006c92:	4401      	add	r1, r0
 8006c94:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8006c96:	4610      	mov	r0, r2
 8006c98:	e7f0      	b.n	8006c7c <prvInsertBlockIntoFreeList+0x14>
{
 8006c9a:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006c9c:	4c09      	ldr	r4, [pc, #36]	; (8006cc4 <prvInsertBlockIntoFreeList+0x5c>)
 8006c9e:	6824      	ldr	r4, [r4, #0]
 8006ca0:	42a3      	cmp	r3, r4
 8006ca2:	d00a      	beq.n	8006cba <prvInsertBlockIntoFreeList+0x52>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	4419      	add	r1, r3
 8006ca8:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006caa:	6813      	ldr	r3, [r2, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8006cb0:	4290      	cmp	r0, r2
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006cb2:	bf18      	it	ne
 8006cb4:	6010      	strne	r0, [r2, #0]
	}
}
 8006cb6:	bc10      	pop	{r4}
 8006cb8:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006cba:	6004      	str	r4, [r0, #0]
 8006cbc:	e7f8      	b.n	8006cb0 <prvInsertBlockIntoFreeList+0x48>
 8006cbe:	bf00      	nop
 8006cc0:	200033fc 	.word	0x200033fc
 8006cc4:	200027ec 	.word	0x200027ec

08006cc8 <pvPortMalloc>:
{
 8006cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cca:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8006ccc:	f7ff f8f6 	bl	8005ebc <vTaskSuspendAll>
		if( pxEnd == NULL )
 8006cd0:	4b42      	ldr	r3, [pc, #264]	; (8006ddc <pvPortMalloc+0x114>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	b1b3      	cbz	r3, 8006d04 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006cd6:	4b42      	ldr	r3, [pc, #264]	; (8006de0 <pvPortMalloc+0x118>)
 8006cd8:	681d      	ldr	r5, [r3, #0]
 8006cda:	4225      	tst	r5, r4
 8006cdc:	d179      	bne.n	8006dd2 <pvPortMalloc+0x10a>
			if( xWantedSize > 0 )
 8006cde:	2c00      	cmp	r4, #0
 8006ce0:	d077      	beq.n	8006dd2 <pvPortMalloc+0x10a>
				xWantedSize += xHeapStructSize;
 8006ce2:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ce6:	f014 0f07 	tst.w	r4, #7
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006cea:	bf1c      	itt	ne
 8006cec:	f022 0207 	bicne.w	r2, r2, #7
 8006cf0:	3208      	addne	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006cf2:	2a00      	cmp	r2, #0
 8006cf4:	d06d      	beq.n	8006dd2 <pvPortMalloc+0x10a>
 8006cf6:	4b3b      	ldr	r3, [pc, #236]	; (8006de4 <pvPortMalloc+0x11c>)
 8006cf8:	681e      	ldr	r6, [r3, #0]
 8006cfa:	4296      	cmp	r6, r2
 8006cfc:	d369      	bcc.n	8006dd2 <pvPortMalloc+0x10a>
				pxBlock = xStart.pxNextFreeBlock;
 8006cfe:	493a      	ldr	r1, [pc, #232]	; (8006de8 <pvPortMalloc+0x120>)
 8006d00:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d02:	e027      	b.n	8006d54 <pvPortMalloc+0x8c>
	uxAddress = ( size_t ) ucHeap;
 8006d04:	4a39      	ldr	r2, [pc, #228]	; (8006dec <pvPortMalloc+0x124>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006d06:	f012 0f07 	tst.w	r2, #7
 8006d0a:	d007      	beq.n	8006d1c <pvPortMalloc+0x54>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006d0c:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d0e:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006d12:	f502 6340 	add.w	r3, r2, #3072	; 0xc00
 8006d16:	1a5b      	subs	r3, r3, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d18:	460a      	mov	r2, r1
 8006d1a:	e001      	b.n	8006d20 <pvPortMalloc+0x58>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006d1c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006d20:	4831      	ldr	r0, [pc, #196]	; (8006de8 <pvPortMalloc+0x120>)
 8006d22:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006d24:	2100      	movs	r1, #0
 8006d26:	6041      	str	r1, [r0, #4]
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006d28:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8006d2a:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d2c:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8006d30:	482a      	ldr	r0, [pc, #168]	; (8006ddc <pvPortMalloc+0x114>)
 8006d32:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8006d34:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006d36:	6019      	str	r1, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d38:	1a99      	subs	r1, r3, r2
 8006d3a:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d3c:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d3e:	4b2c      	ldr	r3, [pc, #176]	; (8006df0 <pvPortMalloc+0x128>)
 8006d40:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d42:	4b28      	ldr	r3, [pc, #160]	; (8006de4 <pvPortMalloc+0x11c>)
 8006d44:	6019      	str	r1, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006d46:	4b26      	ldr	r3, [pc, #152]	; (8006de0 <pvPortMalloc+0x118>)
 8006d48:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006d4c:	601a      	str	r2, [r3, #0]
}
 8006d4e:	e7c2      	b.n	8006cd6 <pvPortMalloc+0xe>
 8006d50:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8006d52:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d54:	6863      	ldr	r3, [r4, #4]
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d202      	bcs.n	8006d60 <pvPortMalloc+0x98>
 8006d5a:	6823      	ldr	r3, [r4, #0]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d1f7      	bne.n	8006d50 <pvPortMalloc+0x88>
				if( pxBlock != pxEnd )
 8006d60:	4b1e      	ldr	r3, [pc, #120]	; (8006ddc <pvPortMalloc+0x114>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	42a3      	cmp	r3, r4
 8006d66:	d034      	beq.n	8006dd2 <pvPortMalloc+0x10a>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006d68:	680f      	ldr	r7, [r1, #0]
 8006d6a:	3708      	adds	r7, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006d6c:	6823      	ldr	r3, [r4, #0]
 8006d6e:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006d70:	6863      	ldr	r3, [r4, #4]
 8006d72:	1a9b      	subs	r3, r3, r2
 8006d74:	2b10      	cmp	r3, #16
 8006d76:	d910      	bls.n	8006d9a <pvPortMalloc+0xd2>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006d78:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d7a:	f010 0f07 	tst.w	r0, #7
 8006d7e:	d008      	beq.n	8006d92 <pvPortMalloc+0xca>
 8006d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d84:	f383 8811 	msr	BASEPRI, r3
 8006d88:	f3bf 8f6f 	isb	sy
 8006d8c:	f3bf 8f4f 	dsb	sy
 8006d90:	e7fe      	b.n	8006d90 <pvPortMalloc+0xc8>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006d92:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006d94:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006d96:	f7ff ff67 	bl	8006c68 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006d9a:	6863      	ldr	r3, [r4, #4]
 8006d9c:	1af6      	subs	r6, r6, r3
 8006d9e:	4a11      	ldr	r2, [pc, #68]	; (8006de4 <pvPortMalloc+0x11c>)
 8006da0:	6016      	str	r6, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006da2:	4a13      	ldr	r2, [pc, #76]	; (8006df0 <pvPortMalloc+0x128>)
 8006da4:	6812      	ldr	r2, [r2, #0]
 8006da6:	4296      	cmp	r6, r2
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006da8:	bf3c      	itt	cc
 8006daa:	4a11      	ldrcc	r2, [pc, #68]	; (8006df0 <pvPortMalloc+0x128>)
 8006dac:	6016      	strcc	r6, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006dae:	431d      	orrs	r5, r3
 8006db0:	6065      	str	r5, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006db2:	2300      	movs	r3, #0
 8006db4:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8006db6:	f7ff f929 	bl	800600c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006dba:	f017 0f07 	tst.w	r7, #7
 8006dbe:	d00b      	beq.n	8006dd8 <pvPortMalloc+0x110>
 8006dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc4:	f383 8811 	msr	BASEPRI, r3
 8006dc8:	f3bf 8f6f 	isb	sy
 8006dcc:	f3bf 8f4f 	dsb	sy
 8006dd0:	e7fe      	b.n	8006dd0 <pvPortMalloc+0x108>
	( void ) xTaskResumeAll();
 8006dd2:	f7ff f91b 	bl	800600c <xTaskResumeAll>
 8006dd6:	2700      	movs	r7, #0
}
 8006dd8:	4638      	mov	r0, r7
 8006dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ddc:	200027ec 	.word	0x200027ec
 8006de0:	200033f0 	.word	0x200033f0
 8006de4:	200033f4 	.word	0x200033f4
 8006de8:	200033fc 	.word	0x200033fc
 8006dec:	200027f0 	.word	0x200027f0
 8006df0:	200033f8 	.word	0x200033f8

08006df4 <vPortFree>:
	if( pv != NULL )
 8006df4:	b378      	cbz	r0, 8006e56 <vPortFree+0x62>
{
 8006df6:	b510      	push	{r4, lr}
 8006df8:	4604      	mov	r4, r0
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006dfa:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8006dfe:	4a16      	ldr	r2, [pc, #88]	; (8006e58 <vPortFree+0x64>)
 8006e00:	6812      	ldr	r2, [r2, #0]
 8006e02:	4213      	tst	r3, r2
 8006e04:	d108      	bne.n	8006e18 <vPortFree+0x24>
 8006e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e0a:	f383 8811 	msr	BASEPRI, r3
 8006e0e:	f3bf 8f6f 	isb	sy
 8006e12:	f3bf 8f4f 	dsb	sy
 8006e16:	e7fe      	b.n	8006e16 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006e18:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8006e1c:	b141      	cbz	r1, 8006e30 <vPortFree+0x3c>
 8006e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e22:	f383 8811 	msr	BASEPRI, r3
 8006e26:	f3bf 8f6f 	isb	sy
 8006e2a:	f3bf 8f4f 	dsb	sy
 8006e2e:	e7fe      	b.n	8006e2e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006e30:	ea23 0302 	bic.w	r3, r3, r2
 8006e34:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8006e38:	f7ff f840 	bl	8005ebc <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006e3c:	4a07      	ldr	r2, [pc, #28]	; (8006e5c <vPortFree+0x68>)
 8006e3e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006e42:	6811      	ldr	r1, [r2, #0]
 8006e44:	440b      	add	r3, r1
 8006e46:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006e48:	f1a4 0008 	sub.w	r0, r4, #8
 8006e4c:	f7ff ff0c 	bl	8006c68 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8006e50:	f7ff f8dc 	bl	800600c <xTaskResumeAll>
}
 8006e54:	bd10      	pop	{r4, pc}
 8006e56:	4770      	bx	lr
 8006e58:	200033f0 	.word	0x200033f0
 8006e5c:	200033f4 	.word	0x200033f4

08006e60 <__libc_init_array>:
 8006e60:	b570      	push	{r4, r5, r6, lr}
 8006e62:	2600      	movs	r6, #0
 8006e64:	4d0c      	ldr	r5, [pc, #48]	; (8006e98 <__libc_init_array+0x38>)
 8006e66:	4c0d      	ldr	r4, [pc, #52]	; (8006e9c <__libc_init_array+0x3c>)
 8006e68:	1b64      	subs	r4, r4, r5
 8006e6a:	10a4      	asrs	r4, r4, #2
 8006e6c:	42a6      	cmp	r6, r4
 8006e6e:	d109      	bne.n	8006e84 <__libc_init_array+0x24>
 8006e70:	f000 f8f0 	bl	8007054 <_init>
 8006e74:	2600      	movs	r6, #0
 8006e76:	4d0a      	ldr	r5, [pc, #40]	; (8006ea0 <__libc_init_array+0x40>)
 8006e78:	4c0a      	ldr	r4, [pc, #40]	; (8006ea4 <__libc_init_array+0x44>)
 8006e7a:	1b64      	subs	r4, r4, r5
 8006e7c:	10a4      	asrs	r4, r4, #2
 8006e7e:	42a6      	cmp	r6, r4
 8006e80:	d105      	bne.n	8006e8e <__libc_init_array+0x2e>
 8006e82:	bd70      	pop	{r4, r5, r6, pc}
 8006e84:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e88:	4798      	blx	r3
 8006e8a:	3601      	adds	r6, #1
 8006e8c:	e7ee      	b.n	8006e6c <__libc_init_array+0xc>
 8006e8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e92:	4798      	blx	r3
 8006e94:	3601      	adds	r6, #1
 8006e96:	e7f2      	b.n	8006e7e <__libc_init_array+0x1e>
 8006e98:	08007604 	.word	0x08007604
 8006e9c:	08007604 	.word	0x08007604
 8006ea0:	08007604 	.word	0x08007604
 8006ea4:	08007608 	.word	0x08007608

08006ea8 <__retarget_lock_acquire_recursive>:
 8006ea8:	4770      	bx	lr

08006eaa <__retarget_lock_release_recursive>:
 8006eaa:	4770      	bx	lr

08006eac <memcpy>:
 8006eac:	440a      	add	r2, r1
 8006eae:	4291      	cmp	r1, r2
 8006eb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8006eb4:	d100      	bne.n	8006eb8 <memcpy+0xc>
 8006eb6:	4770      	bx	lr
 8006eb8:	b510      	push	{r4, lr}
 8006eba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ebe:	4291      	cmp	r1, r2
 8006ec0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ec4:	d1f9      	bne.n	8006eba <memcpy+0xe>
 8006ec6:	bd10      	pop	{r4, pc}

08006ec8 <memset>:
 8006ec8:	4603      	mov	r3, r0
 8006eca:	4402      	add	r2, r0
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d100      	bne.n	8006ed2 <memset+0xa>
 8006ed0:	4770      	bx	lr
 8006ed2:	f803 1b01 	strb.w	r1, [r3], #1
 8006ed6:	e7f9      	b.n	8006ecc <memset+0x4>

08006ed8 <cleanup_glue>:
 8006ed8:	b538      	push	{r3, r4, r5, lr}
 8006eda:	460c      	mov	r4, r1
 8006edc:	6809      	ldr	r1, [r1, #0]
 8006ede:	4605      	mov	r5, r0
 8006ee0:	b109      	cbz	r1, 8006ee6 <cleanup_glue+0xe>
 8006ee2:	f7ff fff9 	bl	8006ed8 <cleanup_glue>
 8006ee6:	4621      	mov	r1, r4
 8006ee8:	4628      	mov	r0, r5
 8006eea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006eee:	f000 b869 	b.w	8006fc4 <_free_r>
	...

08006ef4 <_reclaim_reent>:
 8006ef4:	4b2c      	ldr	r3, [pc, #176]	; (8006fa8 <_reclaim_reent+0xb4>)
 8006ef6:	b570      	push	{r4, r5, r6, lr}
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4604      	mov	r4, r0
 8006efc:	4283      	cmp	r3, r0
 8006efe:	d051      	beq.n	8006fa4 <_reclaim_reent+0xb0>
 8006f00:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006f02:	b143      	cbz	r3, 8006f16 <_reclaim_reent+0x22>
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d14a      	bne.n	8006fa0 <_reclaim_reent+0xac>
 8006f0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f0c:	6819      	ldr	r1, [r3, #0]
 8006f0e:	b111      	cbz	r1, 8006f16 <_reclaim_reent+0x22>
 8006f10:	4620      	mov	r0, r4
 8006f12:	f000 f857 	bl	8006fc4 <_free_r>
 8006f16:	6961      	ldr	r1, [r4, #20]
 8006f18:	b111      	cbz	r1, 8006f20 <_reclaim_reent+0x2c>
 8006f1a:	4620      	mov	r0, r4
 8006f1c:	f000 f852 	bl	8006fc4 <_free_r>
 8006f20:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006f22:	b111      	cbz	r1, 8006f2a <_reclaim_reent+0x36>
 8006f24:	4620      	mov	r0, r4
 8006f26:	f000 f84d 	bl	8006fc4 <_free_r>
 8006f2a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006f2c:	b111      	cbz	r1, 8006f34 <_reclaim_reent+0x40>
 8006f2e:	4620      	mov	r0, r4
 8006f30:	f000 f848 	bl	8006fc4 <_free_r>
 8006f34:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006f36:	b111      	cbz	r1, 8006f3e <_reclaim_reent+0x4a>
 8006f38:	4620      	mov	r0, r4
 8006f3a:	f000 f843 	bl	8006fc4 <_free_r>
 8006f3e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006f40:	b111      	cbz	r1, 8006f48 <_reclaim_reent+0x54>
 8006f42:	4620      	mov	r0, r4
 8006f44:	f000 f83e 	bl	8006fc4 <_free_r>
 8006f48:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006f4a:	b111      	cbz	r1, 8006f52 <_reclaim_reent+0x5e>
 8006f4c:	4620      	mov	r0, r4
 8006f4e:	f000 f839 	bl	8006fc4 <_free_r>
 8006f52:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006f54:	b111      	cbz	r1, 8006f5c <_reclaim_reent+0x68>
 8006f56:	4620      	mov	r0, r4
 8006f58:	f000 f834 	bl	8006fc4 <_free_r>
 8006f5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f5e:	b111      	cbz	r1, 8006f66 <_reclaim_reent+0x72>
 8006f60:	4620      	mov	r0, r4
 8006f62:	f000 f82f 	bl	8006fc4 <_free_r>
 8006f66:	69a3      	ldr	r3, [r4, #24]
 8006f68:	b1e3      	cbz	r3, 8006fa4 <_reclaim_reent+0xb0>
 8006f6a:	4620      	mov	r0, r4
 8006f6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006f6e:	4798      	blx	r3
 8006f70:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006f72:	b1b9      	cbz	r1, 8006fa4 <_reclaim_reent+0xb0>
 8006f74:	4620      	mov	r0, r4
 8006f76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006f7a:	f7ff bfad 	b.w	8006ed8 <cleanup_glue>
 8006f7e:	5949      	ldr	r1, [r1, r5]
 8006f80:	b941      	cbnz	r1, 8006f94 <_reclaim_reent+0xa0>
 8006f82:	3504      	adds	r5, #4
 8006f84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f86:	2d80      	cmp	r5, #128	; 0x80
 8006f88:	68d9      	ldr	r1, [r3, #12]
 8006f8a:	d1f8      	bne.n	8006f7e <_reclaim_reent+0x8a>
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	f000 f819 	bl	8006fc4 <_free_r>
 8006f92:	e7ba      	b.n	8006f0a <_reclaim_reent+0x16>
 8006f94:	680e      	ldr	r6, [r1, #0]
 8006f96:	4620      	mov	r0, r4
 8006f98:	f000 f814 	bl	8006fc4 <_free_r>
 8006f9c:	4631      	mov	r1, r6
 8006f9e:	e7ef      	b.n	8006f80 <_reclaim_reent+0x8c>
 8006fa0:	2500      	movs	r5, #0
 8006fa2:	e7ef      	b.n	8006f84 <_reclaim_reent+0x90>
 8006fa4:	bd70      	pop	{r4, r5, r6, pc}
 8006fa6:	bf00      	nop
 8006fa8:	20000038 	.word	0x20000038

08006fac <__malloc_lock>:
 8006fac:	4801      	ldr	r0, [pc, #4]	; (8006fb4 <__malloc_lock+0x8>)
 8006fae:	f7ff bf7b 	b.w	8006ea8 <__retarget_lock_acquire_recursive>
 8006fb2:	bf00      	nop
 8006fb4:	20003404 	.word	0x20003404

08006fb8 <__malloc_unlock>:
 8006fb8:	4801      	ldr	r0, [pc, #4]	; (8006fc0 <__malloc_unlock+0x8>)
 8006fba:	f7ff bf76 	b.w	8006eaa <__retarget_lock_release_recursive>
 8006fbe:	bf00      	nop
 8006fc0:	20003404 	.word	0x20003404

08006fc4 <_free_r>:
 8006fc4:	b538      	push	{r3, r4, r5, lr}
 8006fc6:	4605      	mov	r5, r0
 8006fc8:	2900      	cmp	r1, #0
 8006fca:	d040      	beq.n	800704e <_free_r+0x8a>
 8006fcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006fd0:	1f0c      	subs	r4, r1, #4
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	bfb8      	it	lt
 8006fd6:	18e4      	addlt	r4, r4, r3
 8006fd8:	f7ff ffe8 	bl	8006fac <__malloc_lock>
 8006fdc:	4a1c      	ldr	r2, [pc, #112]	; (8007050 <_free_r+0x8c>)
 8006fde:	6813      	ldr	r3, [r2, #0]
 8006fe0:	b933      	cbnz	r3, 8006ff0 <_free_r+0x2c>
 8006fe2:	6063      	str	r3, [r4, #4]
 8006fe4:	6014      	str	r4, [r2, #0]
 8006fe6:	4628      	mov	r0, r5
 8006fe8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fec:	f7ff bfe4 	b.w	8006fb8 <__malloc_unlock>
 8006ff0:	42a3      	cmp	r3, r4
 8006ff2:	d908      	bls.n	8007006 <_free_r+0x42>
 8006ff4:	6820      	ldr	r0, [r4, #0]
 8006ff6:	1821      	adds	r1, r4, r0
 8006ff8:	428b      	cmp	r3, r1
 8006ffa:	bf01      	itttt	eq
 8006ffc:	6819      	ldreq	r1, [r3, #0]
 8006ffe:	685b      	ldreq	r3, [r3, #4]
 8007000:	1809      	addeq	r1, r1, r0
 8007002:	6021      	streq	r1, [r4, #0]
 8007004:	e7ed      	b.n	8006fe2 <_free_r+0x1e>
 8007006:	461a      	mov	r2, r3
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	b10b      	cbz	r3, 8007010 <_free_r+0x4c>
 800700c:	42a3      	cmp	r3, r4
 800700e:	d9fa      	bls.n	8007006 <_free_r+0x42>
 8007010:	6811      	ldr	r1, [r2, #0]
 8007012:	1850      	adds	r0, r2, r1
 8007014:	42a0      	cmp	r0, r4
 8007016:	d10b      	bne.n	8007030 <_free_r+0x6c>
 8007018:	6820      	ldr	r0, [r4, #0]
 800701a:	4401      	add	r1, r0
 800701c:	1850      	adds	r0, r2, r1
 800701e:	4283      	cmp	r3, r0
 8007020:	6011      	str	r1, [r2, #0]
 8007022:	d1e0      	bne.n	8006fe6 <_free_r+0x22>
 8007024:	6818      	ldr	r0, [r3, #0]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	4401      	add	r1, r0
 800702a:	6011      	str	r1, [r2, #0]
 800702c:	6053      	str	r3, [r2, #4]
 800702e:	e7da      	b.n	8006fe6 <_free_r+0x22>
 8007030:	d902      	bls.n	8007038 <_free_r+0x74>
 8007032:	230c      	movs	r3, #12
 8007034:	602b      	str	r3, [r5, #0]
 8007036:	e7d6      	b.n	8006fe6 <_free_r+0x22>
 8007038:	6820      	ldr	r0, [r4, #0]
 800703a:	1821      	adds	r1, r4, r0
 800703c:	428b      	cmp	r3, r1
 800703e:	bf01      	itttt	eq
 8007040:	6819      	ldreq	r1, [r3, #0]
 8007042:	685b      	ldreq	r3, [r3, #4]
 8007044:	1809      	addeq	r1, r1, r0
 8007046:	6021      	streq	r1, [r4, #0]
 8007048:	6063      	str	r3, [r4, #4]
 800704a:	6054      	str	r4, [r2, #4]
 800704c:	e7cb      	b.n	8006fe6 <_free_r+0x22>
 800704e:	bd38      	pop	{r3, r4, r5, pc}
 8007050:	20003408 	.word	0x20003408

08007054 <_init>:
 8007054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007056:	bf00      	nop
 8007058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800705a:	bc08      	pop	{r3}
 800705c:	469e      	mov	lr, r3
 800705e:	4770      	bx	lr

08007060 <_fini>:
 8007060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007062:	bf00      	nop
 8007064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007066:	bc08      	pop	{r3}
 8007068:	469e      	mov	lr, r3
 800706a:	4770      	bx	lr
