
*** Running vivado
    with args -log RFSoC_Main_blk_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source RFSoC_Main_blk_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source RFSoC_Main_blk_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TimeController_output'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/ip 
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1162.438 ; gain = 0.000
Command: link_design -top RFSoC_Main_blk_wrapper -part xczu28dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/RFSoC_Main_blk_DAC_Controller_0_0.dcp' for cell 'RFSoC_Main_blk_i/DAC_Controller_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/RFSoC_Main_blk_DAC_Controller_1_0.dcp' for cell 'RFSoC_Main_blk_i/DAC_Controller_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/RFSoC_Main_blk_DAC_Controller_2_0.dcp' for cell 'RFSoC_Main_blk_i/DAC_Controller_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/RFSoC_Main_blk_DAC_Controller_3_0.dcp' for cell 'RFSoC_Main_blk_i/DAC_Controller_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/RFSoC_Main_blk_DAC_Controller_4_0.dcp' for cell 'RFSoC_Main_blk_i/DAC_Controller_4'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/RFSoC_Main_blk_DAC_Controller_5_0.dcp' for cell 'RFSoC_Main_blk_i/DAC_Controller_5'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/RFSoC_Main_blk_DAC_Controller_6_0.dcp' for cell 'RFSoC_Main_blk_i/DAC_Controller_6'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/RFSoC_Main_blk_DAC_Controller_7_0.dcp' for cell 'RFSoC_Main_blk_i/DAC_Controller_7'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_TimeController_0_0/RFSoC_Main_blk_TimeController_0_0.dcp' for cell 'RFSoC_Main_blk_i/TimeController_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_proc_sys_reset_0_0/RFSoC_Main_blk_proc_sys_reset_0_0.dcp' for cell 'RFSoC_Main_blk_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_usp_rf_data_converter_0_0/RFSoC_Main_blk_usp_rf_data_converter_0_0.dcp' for cell 'RFSoC_Main_blk_i/usp_rf_data_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/RFSoC_Main_blk_zynq_ultra_ps_e_0_0.dcp' for cell 'RFSoC_Main_blk_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_xbar_0/RFSoC_Main_blk_xbar_0.dcp' for cell 'RFSoC_Main_blk_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_auto_ds_0/RFSoC_Main_blk_auto_ds_0.dcp' for cell 'RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_auto_pc_0/RFSoC_Main_blk_auto_pc_0.dcp' for cell 'RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1827 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 21 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_fifo_0_generator_0/dac_controller_fifo_0_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/RTO_Core_0_FIFO0/U0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_0_0/dac_controller_fifo_0_generator_0/dac_controller_fifo_0_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/RTO_Core_0_FIFO0/U0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_fifo_1_generator_0/dac_controller_fifo_1_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_1/inst/rto_core_0/RTO_Core_1_FIFO0/U0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_1_0/dac_controller_fifo_1_generator_0/dac_controller_fifo_1_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_1/inst/rto_core_0/RTO_Core_1_FIFO0/U0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_fifo_2_generator_0/dac_controller_fifo_2_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_2/inst/rto_core_0/RTO_Core_2_FIFO0/U0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_2_0/dac_controller_fifo_2_generator_0/dac_controller_fifo_2_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_2/inst/rto_core_0/RTO_Core_2_FIFO0/U0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_fifo_3_generator_0/dac_controller_fifo_3_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_3/inst/rto_core_0/RTO_Core_3_FIFO0/U0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_3_0/dac_controller_fifo_3_generator_0/dac_controller_fifo_3_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_3/inst/rto_core_0/RTO_Core_3_FIFO0/U0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_fifo_4_generator_0/dac_controller_fifo_4_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_4/inst/rto_core_0/RTO_Core_4_FIFO0/U0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_4_0/dac_controller_fifo_4_generator_0/dac_controller_fifo_4_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_4/inst/rto_core_0/RTO_Core_4_FIFO0/U0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_fifo_5_generator_0/dac_controller_fifo_5_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_5/inst/rto_core_0/RTO_Core_5_FIFO0/U0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_5_0/dac_controller_fifo_5_generator_0/dac_controller_fifo_5_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_5/inst/rto_core_0/RTO_Core_5_FIFO0/U0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_fifo_6_generator_0/dac_controller_fifo_6_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_6/inst/rto_core_0/RTO_Core_6_FIFO0/U0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_6_0/dac_controller_fifo_6_generator_0/dac_controller_fifo_6_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_6/inst/rto_core_0/RTO_Core_6_FIFO0/U0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_fifo_7_generator_0/dac_controller_fifo_7_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_7/inst/rto_core_0/RTO_Core_7_FIFO0/U0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_DAC_Controller_7_0/dac_controller_fifo_7_generator_0/dac_controller_fifo_7_generator_0.xdc] for cell 'RFSoC_Main_blk_i/DAC_Controller_7/inst/rto_core_0/RTO_Core_7_FIFO0/U0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_proc_sys_reset_0_0/RFSoC_Main_blk_proc_sys_reset_0_0_board.xdc] for cell 'RFSoC_Main_blk_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_proc_sys_reset_0_0/RFSoC_Main_blk_proc_sys_reset_0_0_board.xdc] for cell 'RFSoC_Main_blk_i/proc_sys_reset_0/U0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_proc_sys_reset_0_0/RFSoC_Main_blk_proc_sys_reset_0_0.xdc] for cell 'RFSoC_Main_blk_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_proc_sys_reset_0_0/RFSoC_Main_blk_proc_sys_reset_0_0.xdc] for cell 'RFSoC_Main_blk_i/proc_sys_reset_0/U0'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_usp_rf_data_converter_0_0/synth/RFSoC_Main_blk_usp_rf_data_converter_0_0_clocks.xdc] for cell 'RFSoC_Main_blk_i/usp_rf_data_converter_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_usp_rf_data_converter_0_0/synth/RFSoC_Main_blk_usp_rf_data_converter_0_0_clocks.xdc:59]
get_clocks: Time (s): cpu = 00:01:31 ; elapsed = 00:00:50 . Memory (MB): peak = 3587.070 ; gain = 1041.848
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_usp_rf_data_converter_0_0/synth/RFSoC_Main_blk_usp_rf_data_converter_0_0_clocks.xdc] for cell 'RFSoC_Main_blk_i/usp_rf_data_converter_0/inst'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/RFSoC_Main_blk_zynq_ultra_ps_e_0_0.xdc] for cell 'RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_zynq_ultra_ps_e_0_0/RFSoC_Main_blk_zynq_ultra_ps_e_0_0.xdc] for cell 'RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CKE'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CKE'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_RESET_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_RESET_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CAS_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CAS_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CS_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CS_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_WE_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_WE_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_ALERT_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_ALERT_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_BG0'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_BG0'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_0_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_0_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_ACT_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_ACT_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_ODT'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_ODT'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_RAS_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_RAS_B'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A0'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A0'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_PARITY'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_PARITY'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A1'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A1'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A2'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A2'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A3'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A3'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A4'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A4'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A5'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A5'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A6'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A6'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A7'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A7'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A8'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A8'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A9'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A9'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A10'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A10'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A11'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A11'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CK0_C'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CK0_C'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CK0_T'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_CK0_T'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USER_SI570_N'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USER_SI570_N'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USER_SI570_P'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USER_SI570_P'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_2_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_2_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_3_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_3_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_BA0'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_BA0'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_BA1'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_BA1'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_4_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_4_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_5_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_5_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A12'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A12'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A13'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_DDR4_A13'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_6_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_6_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_7_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_7_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_1_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_1_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VRP_69'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VRP_69'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_0_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_0_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_1_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_1_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_2_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_2_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_3_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_3_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_0_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_0_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_1_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_1_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_2_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_2_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_3_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_3_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_4_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_4_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_5_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_5_LS'. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:115]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc:115]
Finished Parsing XDC File [E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc]
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_auto_ds_0/RFSoC_Main_blk_auto_ds_0_clocks.xdc] for cell 'RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_auto_ds_0/RFSoC_Main_blk_auto_ds_0_clocks.xdc] for cell 'RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_usp_rf_data_converter_0_0/synth/RFSoC_Main_blk_usp_rf_data_converter_0_0.xdc] for cell 'RFSoC_Main_blk_i/usp_rf_data_converter_0/inst'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_usp_rf_data_converter_0_0/synth/RFSoC_Main_blk_usp_rf_data_converter_0_0.xdc] for cell 'RFSoC_Main_blk_i/usp_rf_data_converter_0/inst'
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 3605.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1415 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1408 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 7 instances

37 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:02:46 ; elapsed = 00:02:09 . Memory (MB): peak = 3605.773 ; gain = 2443.336
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3605.773 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17a55fe22

Time (s): cpu = 00:01:29 ; elapsed = 00:00:48 . Memory (MB): peak = 3605.773 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 28 inverter(s) to 3726 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 118bc96ba

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3785.621 ; gain = 61.688
INFO: [Opt 31-389] Phase Retarget created 1176 cells and removed 2008 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f5137a2c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3785.621 ; gain = 61.688
INFO: [Opt 31-389] Phase Constant propagation created 136 cells and removed 4268 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1513207d3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3785.621 ; gain = 61.688
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1593 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1513207d3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 3785.621 ; gain = 61.688
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1513207d3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 3785.621 ; gain = 61.688
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1513207d3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3785.621 ; gain = 61.688
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1176  |            2008  |                                             24  |
|  Constant propagation         |             136  |            4268  |                                             24  |
|  Sweep                        |               0  |            1593  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3785.621 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18adfead4

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 3785.621 ; gain = 61.688

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 256 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 512
Ending PowerOpt Patch Enables Task | Checksum: 18adfead4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5817.133 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18adfead4

Time (s): cpu = 00:02:21 ; elapsed = 00:01:20 . Memory (MB): peak = 5817.133 ; gain = 2031.512

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18adfead4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5817.133 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 5817.133 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18adfead4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 5817.133 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:49 ; elapsed = 00:02:56 . Memory (MB): peak = 5817.133 ; gain = 2211.359
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 5817.133 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/impl_1/RFSoC_Main_blk_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:10 ; elapsed = 00:01:18 . Memory (MB): peak = 5817.133 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file RFSoC_Main_blk_wrapper_drc_opted.rpt -pb RFSoC_Main_blk_wrapper_drc_opted.pb -rpx RFSoC_Main_blk_wrapper_drc_opted.rpx
Command: report_drc -file RFSoC_Main_blk_wrapper_drc_opted.rpt -pb RFSoC_Main_blk_wrapper_drc_opted.pb -rpx RFSoC_Main_blk_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/impl_1/RFSoC_Main_blk_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:39 ; elapsed = 00:01:06 . Memory (MB): peak = 5817.133 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 5817.133 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ee2b0bfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 5817.133 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 5817.133 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d909e0c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5817.133 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10b0ea230

Time (s): cpu = 00:01:30 ; elapsed = 00:00:58 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10b0ea230

Time (s): cpu = 00:01:30 ; elapsed = 00:00:58 . Memory (MB): peak = 6842.750 ; gain = 1025.617
Phase 1 Placer Initialization | Checksum: 10b0ea230

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1c251d7d9

Time (s): cpu = 00:02:01 ; elapsed = 00:01:18 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 15f0e35a5

Time (s): cpu = 00:02:05 ; elapsed = 00:01:22 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 15f0e35a5

Time (s): cpu = 00:02:06 ; elapsed = 00:01:23 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 11621304e

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 11621304e

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 6842.750 ; gain = 1025.617
Phase 2.1.1 Partition Driven Placement | Checksum: 11621304e

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 6842.750 ; gain = 1025.617
Phase 2.1 Floorplanning | Checksum: 19cb80d61

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19cb80d61

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1912 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 671 nets or cells. Created 0 new cell, deleted 671 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 8 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 8 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 6842.750 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 13 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[6]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[7]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[5]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[4]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[9]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[8]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[3]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[10]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[11]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter[12]. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 13 nets. Created 92 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 92 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.501 . Memory (MB): peak = 6842.750 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 6842.750 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            671  |                   671  |           0  |           1  |  00:00:02  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           92  |              0  |                    13  |           0  |           1  |  00:00:43  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           92  |            671  |                   685  |           0  |           5  |  00:00:46  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 194b745a5

Time (s): cpu = 00:04:43 ; elapsed = 00:03:37 . Memory (MB): peak = 6842.750 ; gain = 1025.617
Phase 2.3 Global Placement Core | Checksum: 118356790

Time (s): cpu = 00:05:15 ; elapsed = 00:04:07 . Memory (MB): peak = 6842.750 ; gain = 1025.617
Phase 2 Global Placement | Checksum: 118356790

Time (s): cpu = 00:05:16 ; elapsed = 00:04:08 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13c41414a

Time (s): cpu = 00:05:23 ; elapsed = 00:04:14 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eb2245bb

Time (s): cpu = 00:05:28 ; elapsed = 00:04:17 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: a1a00c2f

Time (s): cpu = 00:05:35 ; elapsed = 00:04:23 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 10cb25c45

Time (s): cpu = 00:05:38 ; elapsed = 00:04:27 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 7a9d3f1e

Time (s): cpu = 00:05:41 ; elapsed = 00:04:29 . Memory (MB): peak = 6842.750 ; gain = 1025.617
Phase 3.3 Small Shape DP | Checksum: 118ee3515

Time (s): cpu = 00:05:53 ; elapsed = 00:04:37 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 138d65326

Time (s): cpu = 00:05:56 ; elapsed = 00:04:41 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1e866c6de

Time (s): cpu = 00:05:57 ; elapsed = 00:04:42 . Memory (MB): peak = 6842.750 ; gain = 1025.617
Phase 3 Detail Placement | Checksum: 1e866c6de

Time (s): cpu = 00:05:58 ; elapsed = 00:04:43 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 207f5a64d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.517 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20a8f20ed

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6842.750 ; gain = 0.000
INFO: [Place 46-35] Processed net RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 2909 loads.
INFO: [Place 46-45] Replicated bufg driver RFSoC_Main_blk_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15c5faf77

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 6842.750 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 12c5e8396

Time (s): cpu = 00:08:22 ; elapsed = 00:06:44 . Memory (MB): peak = 6842.750 ; gain = 1025.617
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.517. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:08:23 ; elapsed = 00:06:44 . Memory (MB): peak = 6842.750 ; gain = 1025.617
Phase 4.1 Post Commit Optimization | Checksum: 1098d5b9b

Time (s): cpu = 00:08:24 ; elapsed = 00:06:45 . Memory (MB): peak = 6842.750 ; gain = 1025.617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 6842.750 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2013c5e07

Time (s): cpu = 00:08:35 ; elapsed = 00:06:57 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                4x4|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                2x2|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2013c5e07

Time (s): cpu = 00:08:36 ; elapsed = 00:06:58 . Memory (MB): peak = 6842.750 ; gain = 1025.617
Phase 4.3 Placer Reporting | Checksum: 2013c5e07

Time (s): cpu = 00:08:37 ; elapsed = 00:06:59 . Memory (MB): peak = 6842.750 ; gain = 1025.617

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 6842.750 ; gain = 0.000

Time (s): cpu = 00:08:37 ; elapsed = 00:06:59 . Memory (MB): peak = 6842.750 ; gain = 1025.617
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17a4fdd45

Time (s): cpu = 00:08:38 ; elapsed = 00:07:00 . Memory (MB): peak = 6842.750 ; gain = 1025.617
Ending Placer Task | Checksum: 12e080d25

Time (s): cpu = 00:08:38 ; elapsed = 00:07:00 . Memory (MB): peak = 6842.750 ; gain = 1025.617
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:48 ; elapsed = 00:07:06 . Memory (MB): peak = 6842.750 ; gain = 1025.617
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 6842.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/impl_1/RFSoC_Main_blk_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 6842.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file RFSoC_Main_blk_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 6842.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file RFSoC_Main_blk_wrapper_utilization_placed.rpt -pb RFSoC_Main_blk_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file RFSoC_Main_blk_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 6842.750 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 6842.750 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 6842.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/impl_1/RFSoC_Main_blk_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 6842.750 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1ea45937 ConstDB: 0 ShapeSum: 17b4b182 RouteDB: f7af026c

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6842.750 ; gain = 0.000
Phase 1 Build RT Design | Checksum: 173290324

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 6842.750 ; gain = 0.000
Post Restoration Checksum: NetGraph: 67bdfa2 NumContArr: 516de003 Constraints: b936284b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1111fe7f0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 6842.750 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1111fe7f0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 6842.750 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1111fe7f0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 6842.750 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1cfa7165d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 6842.750 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 27f9dcb23

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 6842.750 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.610  | TNS=0.000  | WHS=-0.053 | THS=-2.381 |

Phase 2 Router Initialization | Checksum: 24d60c5c4

Time (s): cpu = 00:03:19 ; elapsed = 00:02:02 . Memory (MB): peak = 6842.750 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 72447
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 67080
  Number of Partially Routed Nets     = 5367
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24d60c5c4

Time (s): cpu = 00:03:22 ; elapsed = 00:02:05 . Memory (MB): peak = 6842.750 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 25e045260

Time (s): cpu = 00:03:59 ; elapsed = 00:02:27 . Memory (MB): peak = 6941.402 ; gain = 98.652

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4405
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.355  | TNS=0.000  | WHS=-0.013 | THS=-0.025 |

Phase 4.1 Global Iteration 0 | Checksum: 2200cabd6

Time (s): cpu = 00:06:03 ; elapsed = 00:03:43 . Memory (MB): peak = 6941.402 ; gain = 98.652

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.355  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cb4c6018

Time (s): cpu = 00:06:24 ; elapsed = 00:03:55 . Memory (MB): peak = 6941.402 ; gain = 98.652
Phase 4 Rip-up And Reroute | Checksum: 1cb4c6018

Time (s): cpu = 00:06:24 ; elapsed = 00:03:55 . Memory (MB): peak = 6941.402 ; gain = 98.652

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f6f75e2c

Time (s): cpu = 00:06:59 ; elapsed = 00:04:17 . Memory (MB): peak = 6941.402 ; gain = 98.652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.355  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1f6f75e2c

Time (s): cpu = 00:07:00 ; elapsed = 00:04:17 . Memory (MB): peak = 6941.402 ; gain = 98.652

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f6f75e2c

Time (s): cpu = 00:07:00 ; elapsed = 00:04:17 . Memory (MB): peak = 6941.402 ; gain = 98.652
Phase 5 Delay and Skew Optimization | Checksum: 1f6f75e2c

Time (s): cpu = 00:07:00 ; elapsed = 00:04:18 . Memory (MB): peak = 6941.402 ; gain = 98.652

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 208dccb59

Time (s): cpu = 00:07:26 ; elapsed = 00:04:32 . Memory (MB): peak = 6941.402 ; gain = 98.652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.355  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2509dfbc7

Time (s): cpu = 00:07:27 ; elapsed = 00:04:33 . Memory (MB): peak = 6941.402 ; gain = 98.652
Phase 6 Post Hold Fix | Checksum: 2509dfbc7

Time (s): cpu = 00:07:27 ; elapsed = 00:04:33 . Memory (MB): peak = 6941.402 ; gain = 98.652

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.55701 %
  Global Horizontal Routing Utilization  = 4.1313 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1efa07c49

Time (s): cpu = 00:07:29 ; elapsed = 00:04:35 . Memory (MB): peak = 6941.402 ; gain = 98.652

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1efa07c49

Time (s): cpu = 00:07:30 ; elapsed = 00:04:35 . Memory (MB): peak = 6941.402 ; gain = 98.652

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1efa07c49

Time (s): cpu = 00:07:35 ; elapsed = 00:04:41 . Memory (MB): peak = 6941.402 ; gain = 98.652

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.355  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1efa07c49

Time (s): cpu = 00:07:36 ; elapsed = 00:04:42 . Memory (MB): peak = 6941.402 ; gain = 98.652
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:36 ; elapsed = 00:04:42 . Memory (MB): peak = 6941.402 ; gain = 98.652

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:24 ; elapsed = 00:05:42 . Memory (MB): peak = 6941.402 ; gain = 98.652
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 6941.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/impl_1/RFSoC_Main_blk_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 6941.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file RFSoC_Main_blk_wrapper_drc_routed.rpt -pb RFSoC_Main_blk_wrapper_drc_routed.pb -rpx RFSoC_Main_blk_wrapper_drc_routed.rpx
Command: report_drc -file RFSoC_Main_blk_wrapper_drc_routed.rpt -pb RFSoC_Main_blk_wrapper_drc_routed.pb -rpx RFSoC_Main_blk_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/impl_1/RFSoC_Main_blk_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:54 ; elapsed = 00:01:01 . Memory (MB): peak = 6941.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file RFSoC_Main_blk_wrapper_methodology_drc_routed.rpt -pb RFSoC_Main_blk_wrapper_methodology_drc_routed.pb -rpx RFSoC_Main_blk_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file RFSoC_Main_blk_wrapper_methodology_drc_routed.rpt -pb RFSoC_Main_blk_wrapper_methodology_drc_routed.pb -rpx RFSoC_Main_blk_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/impl_1/RFSoC_Main_blk_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:05 ; elapsed = 00:01:08 . Memory (MB): peak = 6941.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file RFSoC_Main_blk_wrapper_power_routed.rpt -pb RFSoC_Main_blk_wrapper_power_summary_routed.pb -rpx RFSoC_Main_blk_wrapper_power_routed.rpx
Command: report_power -file RFSoC_Main_blk_wrapper_power_routed.rpt -pb RFSoC_Main_blk_wrapper_power_summary_routed.pb -rpx RFSoC_Main_blk_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
157 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:21 ; elapsed = 00:00:50 . Memory (MB): peak = 6941.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file RFSoC_Main_blk_wrapper_route_status.rpt -pb RFSoC_Main_blk_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file RFSoC_Main_blk_wrapper_timing_summary_routed.rpt -pb RFSoC_Main_blk_wrapper_timing_summary_routed.pb -rpx RFSoC_Main_blk_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6941.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file RFSoC_Main_blk_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file RFSoC_Main_blk_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6941.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file RFSoC_Main_blk_wrapper_bus_skew_routed.rpt -pb RFSoC_Main_blk_wrapper_bus_skew_routed.pb -rpx RFSoC_Main_blk_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force RFSoC_Main_blk_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[0] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[0]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[0]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[10] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[10]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[10]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[11] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[11]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[11]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[12] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[12]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[12]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[12]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[13] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[13]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[13]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[13]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[14] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[14]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[14]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[14]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[15] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[15]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[15]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[15]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[1] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[1]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[1]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[2] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[2]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[2]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[3] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[3]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[3]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[4] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[4]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[4]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[5] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[5]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[5]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[6] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[6]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[6]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[7] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[7]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[7]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[8] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[8]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[8]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[9] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[9]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[9]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[9]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__1 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__10 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__10/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__11 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__11/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__12 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__12/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__13 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__13/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__14 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__14/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__2 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__3 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__4 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__4/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__5 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__5/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__6 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__7 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__7/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__8 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__8/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__9 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/m_axis_data_tdata_wire0__9/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__1 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__10 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__10/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__11 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__11/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__12 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__12/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__13 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__13/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__2 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__3 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__4 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__4/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__5 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__5/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__6 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__7 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__7/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__8 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__8/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__9 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__9/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_1_out input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_1_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__1 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__1 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__2 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__2 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__3 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__3 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__4 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__4 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__1 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__1 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__3 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__3 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11] input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__0 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__1 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__1 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__2 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__2 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__3 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__3 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__4 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__4 input RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[0] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[0]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[0]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[0]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[10] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[10]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[10]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[10]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[11] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[11]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[11]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[11]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[12] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[12]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[12]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[12]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[13] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[13]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[13]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[13]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[14] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[14]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[14]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[14]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[15] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[15]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[15]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[15]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[1] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[1]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[1]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[2] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[2]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[2]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[2]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[3] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[3]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[3]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[3]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[4] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[4]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[4]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[4]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[5] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[5]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[5]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[5]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[6] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[6]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[6]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[6]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[7] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[7]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[7]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[7]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[8] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[8]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[8]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[8]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[9] output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[9]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[9]__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[9]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__0 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__10 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__11 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__12 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__13 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__2 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__3 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__5 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__6 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__7 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__8 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__9 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_0_out__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_1_out output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[12]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[12]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[12]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[12]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[13]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[13]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[13]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[13]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[14]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[14]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[14]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[14]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[1]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[1]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[1]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[1]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[2]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[2]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[2]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[2]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[3]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[3]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[3]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[3]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[5]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[5]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[5]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[5]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[6]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[6]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[6]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[6]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[8]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[8]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[8]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[8]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__4 output RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[0] output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[0]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[0]__0 output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[0]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[10] output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[10]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[10]__0 output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[10]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[11] output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[11]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[11]__0 output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[11]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[12] output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[12]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[12]__0 output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[12]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[13] output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[13]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[13]__0 output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[13]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[14] output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[14]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[14]__0 output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[14]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[15] output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[15]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[15]__0 output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[15]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[1] output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[1]__0 output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[1]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[2] output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[2]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[2]__0 output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[2]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[3] output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[3]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[3]__0 output RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[3]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[0] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[0]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[0]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[10] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[10]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[10]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[10]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[11] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[11]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[11]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[11]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[12] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[12]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[12]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[12]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[13] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[13]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[13]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[13]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[14] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[14]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[14]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[15] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[15]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[15]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[15]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[1] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[1]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[1]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[2] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[2]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[2]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[3] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[3]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[3]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[4] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[4]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[4]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[4]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[5] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[5]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[5]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[5]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[6] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[6]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[6]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[6]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[7] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[7]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[7]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[8] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[8]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[8]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[8]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[9] multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[9]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[9]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/amp_full_product[9]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[0]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[11]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[12]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[12]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[12]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[12]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[13]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[13]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[13]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[13]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[14]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[14]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[14]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[14]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[1]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[1]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[1]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[1]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[2]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[2]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[2]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[2]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[3]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[3]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[3]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[3]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[5]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[5]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[5]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[5]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[6]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[6]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[6]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[6]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[8]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[8]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[8]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[8]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[0] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[0]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[0]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[10] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[10]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[10]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[10]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[11] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[11]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[11]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[11]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[12] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[12]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[12]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[12]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[13] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[13]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[13]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[13]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[14] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[14]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[14]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[15] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[15]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[15]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[15]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[1] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[1]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[1]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[2] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[2]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[2]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[3] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[3]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[3]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[4] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[4]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[4]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[4]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[5] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[5]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[5]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[5]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[6] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[6]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[6]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[6]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[7] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[7]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[7]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[8] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[8]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[8]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[8]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[9] multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[9]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[9]__0 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/amp_full_product[9]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/phase_full_product[0]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/phase_full_product[0]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/phase_full_product[0]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/phase_full_product[0]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/phase_full_product[10]__1 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/phase_full_product[10]__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/phase_full_product[10]__4 multiplier stage RFSoC_Main_blk_i/DAC_Controller_1/inst/rfdc_dds/phase_full_product[10]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3329 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./RFSoC_Main_blk_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 301 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:45 ; elapsed = 00:01:13 . Memory (MB): peak = 7258.172 ; gain = 316.770
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 21:45:02 2023...
