INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 13.4 - Xilinx CORE Generator IP GUI Launcher O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
ERROR:coreutil - ERROR:sim - Unable to find
   /home/mellor/ProfessionalArchives/Teaching/Class/csse232_csse_svn/trunk/scrat
      ch/mem16x1k_block/memory_small.coe
      Coregen is looking for
   /home/mellor/ProfessionalArchives/Teaching/Class/csse232_csse_svn/trunk/scrat
      ch/mem16x1k_block/memory_small.coe
   ERROR:sim - Unable to find
   /home/mellor/ProfessionalArchives/Teaching/Class/csse232_csse_svn/trunk/scrat
      ch/mem16x1k_block/memory_small.coe
      Coregen is looking for
   /home/mellor/ProfessionalArchives/Teaching/Class/csse232_csse_svn/trunk/scrat
      ch/mem16x1k_block/memory_small.coe
   ERROR:sim:781 - An invalid core configuration has been detected during
      Customization. Core parameters will be reset to their default values.
WARNING:coreutil - WARNING:sim:192 - Xco Parameter changed from
   (Component_Name,mem16x1k_block) to
      (Component_Name,blk_mem_gen_v4_2) during Recustomization.
   WARNING:sim:192 - Xco Parameter changed from (Write_Depth_A,1024) to
      (Write_Depth_A,16) during Recustomization.
   WARNING:sim:192 - Xco Parameter changed from (Load_Init_File,true) to
      (Load_Init_File,false) during Recustomization.
   WARNING:sim:192 - Xco Parameter changed from
   (Coe_File,/home/mellor/ProfessionalArchives/Teaching/Class/csse232_csse_svn/t
      runk/scratch/mem16x1k_block/memory_small.coe) to
      (Coe_File,no_coe_file_loaded) during Recustomization.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <blk_mem_gen_v4_2> already exists in the output
   directory. Output products for this core may be overwritten.
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'blk_mem_gen_v4_2'...
Generating metadata file...
Generating ISE project...
XCO file found: blk_mem_gen_v4_2.xco
XMDF file found: blk_mem_gen_v4_2_xmdf.tcl
Adding
/home/xniccum/projects/csse232/1415a-csse232-niccumas/CSSE232_processor/memory/i
pcore_dir/tmp/_cg/blk_mem_gen_readme.txt -view all -origin_type imported
Adding
/home/xniccum/projects/csse232/1415a-csse232-niccumas/CSSE232_processor/memory/i
pcore_dir/tmp/_cg/blk_mem_gen_v4_2.asy -view all -origin_type imported
Adding
/home/xniccum/projects/csse232/1415a-csse232-niccumas/CSSE232_processor/memory/i
pcore_dir/tmp/_cg/blk_mem_gen_v4_2.ngc -view all -origin_type created
Checking file
"/home/xniccum/projects/csse232/1415a-csse232-niccumas/CSSE232_processor/memory/
ipcore_dir/tmp/_cg/blk_mem_gen_v4_2.ngc" for project device match ...
File
"/home/xniccum/projects/csse232/1415a-csse232-niccumas/CSSE232_processor/memory/
ipcore_dir/tmp/_cg/blk_mem_gen_v4_2.ngc" device information matches project
device.
Adding
/home/xniccum/projects/csse232/1415a-csse232-niccumas/CSSE232_processor/memory/i
pcore_dir/tmp/_cg/blk_mem_gen_v4_2.sym -view all -origin_type imported
Adding
/home/xniccum/projects/csse232/1415a-csse232-niccumas/CSSE232_processor/memory/i
pcore_dir/tmp/_cg/blk_mem_gen_v4_2.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/xniccum/projects/csse232/1415a-csse232-niccumas/CSSE232_processor/memo
   ry/ipcore_dir/tmp/_cg/blk_mem_gen_v4_2.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/xniccum/projects/csse232/1415a-csse232-niccumas/CSSE232_processor/memory/i
pcore_dir/tmp/_cg/blk_mem_gen_v4_2.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/blk_mem_gen_v4_2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'mem16x1k_block'.
