{"details": {"issn": [{"value": "0018-9529", "format": "Print ISSN"}, {"value": "1558-1721", "format": "Online ISSN"}], "htmlAbstractLink": "/document/1044336/", "pubLink": "/xpl/RecentIssue.jsp?punumber=24", "title": "Interaction of interface-traps located at various sites in MOSFETs under stress", "doi": "10.1109/TR.2002.804485", "isSMPTE": false, "xplore-pub-id": "24", "articleNumber": "1044336", "endPage": "391", "isPromo": false, "mediaPath": "/mediastore/IEEE/content/media/24/22383/1044336", "isNotDynamicOrStatic": true, "isJournal": true, "ephemeraFlag": "false", "isNumber": "22383", "persistentLink": "http://ieeexplore.ieee.org/servlet/opac?punumber=24", "startPage": "387", "standardTitle": "Interaction of interface-traps located at various sites in MOSFETs under stress", "publicationDate": "Dec. 2002", "pdfPath": "/iel5/24/22383/01044336.pdf", "mlTime": "PT0.092972S", "publicationNumber": "24", "copyrightYear": "2002", "isOpenAccess": false, "isCustomDenial": false, "conferenceDate": " ", "isBook": false, "contentType": "periodicals", "openAccessFlag": "no", "displayPublicationTitle": "IEEE Transactions on Reliability", "authors": [{"bio": {"p": ["Gang Chen is a Ph.D. student in the Department of Electrical and Computer Engineering, National University of Singapore, and is an IEEE Student Member He received his B.E. in 1991 from Tsinghua University. His field of study is reliability of MOS devices, with a particular interest in hot carrier effects and degradation of gate dielectrics."]}, "affiliation": "Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore", "name": " Gang Chen"}, {"bio": {"p": ["M. F. Li is a Senior Member of IEEE, and graduated in 1960 from the Department of Physics, Fudan University, Shanghai. He joined the faculty of University of Science and Technology of China, and then joined the Graduate School of the same university, where he became a professor in 1986. He was a visiting scholar (1979\u20131981) at the University of Illinois at Urbana-Champain, and a visiting scientist (1986\u20131987, 1990\u20131991) at University of Californiaat Berkeley. In 1991, he joined the Department of Electrical Engineering, National University of Singapore, and became a Professor in 1996. His current research interests arein reliability and quantum modeling of deep sub-micron CMOS devices, and analog CMOS ICdesign. He has published over 180 research papers and 2 books, including ModernSemiconductor Quantum Physics, 1994, World Scientific."]}, "affiliation": "Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore", "name": "M.F. Li"}, {"bio": {"p": ["Y. Jin received his Ph.D. in semiconductor physics from Peking University, Beijing, and has worked as a research fellow at City University of Hong Kong. He is a principal engineer in the R&D diffusion module at Chartered Semiconductor Manufacturing Ltd., Singapore."]}, "name": "Y. Jin"}], "isEphemera": false, "isEarlyAccess": false, "lastupdate": "2016-08-04T10:02:53", "abstract": "Interaction of interface traps at different sites in p-MOS transistors under electrical stresses was observed. We report the following phenomenon: generation of interface traps in the basewell-channel (BC) region under Fowler-Nordheim (FN) stress causes reduction and migration of interface traps in the drain junction space charge (JSC) region induced by hot carrier (HC) stress. This phenomenon is tentatively interpreted by a 3-cell difference model of hydrogen release and absorption during interface trap generation and passivation. This effect is important in hot carrier degradation and lifetime projection in MOS transistors.", "subType": "IEEE IEEE Transaction", "sections": {"multimedia": "false", "abstract": "true", "footnotes": "true", "disclaimer": "false", "keywords": "true", "citedby": "true", "references": "true", "figures": "true", "authors": "true"}, "copyrightOwner": "IEEE", "isStandard": false, "articleId": "1044336", "xplore-issue": "22383", "publisher": "IEEE", "issueLink": "/xpl/tocresult.jsp?isnumber=22383", "isACM": false, "allowComments": false, "isStaticHtml": false, "rightsLink": "http://s100.copyright.com/AppDispatchServlet?publisherName=ieee&publication=0018-9529&title=Interaction+of+interface-traps+located+at+various+sites+in+MOSFETs+under+stress&isbn=&publicationDate=Dec.+2002&author=+Gang+Chen&ContentID=10.1109/TR.2002.804485&orderBeanReset=true&startPage=387&endPage=391&volumeNum=51&issueNum=4", "citationCount": "3", "keywords": [{"kwd": ["MOSFET circuits", "Hot carriers", "Space charge", "Hydrogen", "Electron traps", "Degradation", "Residual stresses", "Testing", "Absorption", "Passivation"], "type": "IEEE Keywords"}, {"kwd": ["p-n junctions", "MOSFET", "semiconductor device reliability", "interface states", "space charge", "passivation", "semiconductor device testing", "hot carriers", "semiconductor-insulator boundaries", "annealing"], "type": "INSPEC: Controlled Indexing"}, {"kwd": ["lifetime projection", "annealing", "hot carrier", "MOSFET", "semiconductor device reliability", "semiconductor-insulator interface", "interface-traps interaction", "p-MOS transistors", "electrical stresses", "interface traps", "basewell-channel region", "Fowler-Nordheim stress", "drain junction space charge region", "hot carrier stress", "3-cell difference model", "hydrogen release", "hydrogen absorption", "interface trap generation", "passivation", "hot carrier degradation"], "type": "INSPEC: Non-Controlled Indexing"}], "issue": "4", "chronOrPublicationDate": "Dec. 2002", "isFreeDocument": false, "userInfo": {"subscribedContent": false, "fileCabinetUser": false, "showGet802Link": false, "member": false, "individual": false, "showPatentCitations": true, "showOpenUrlLink": false, "institute": false, "guest": false, "fileCabinetContent": false}, "formulaStrippedArticleTitle": "Interaction of interface-traps located at various sites in MOSFETs under stress", "publicationTitle": "IEEE Transactions on Reliability", "isConference": false, "isDynamicHtml": false, "volume": "51", "accessionNumber": "7458931"}, "citations": {"mediaPath": "/mediastore/IEEE/content/media/24/22383/1044336", "publisher": "IEEE", "patentCitationCount": "0", "publicationNumber": "24", "contentType": "periodicals", "formulaStrippedArticleTitle": "Interaction of interface-traps located at various sites in MOSFETs under stress", "isEarlyAccess": false, "paperCitations": {"nonIeee": [{"title": "A spice-like reliability model for deep-submicron CMOS technology", "displayText": "Z. Cui, J.J. Liou, \"A spice-like reliability model for deep-submicron CMOS technology\", <em>Solid-State Electronics</em>, vol. 49, pp. 1702, 2005, ISSN 00381101.", "order": "1", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "crossRefLink": "http://dx.doi.org/10.1016/j.sse.2005.09.003"}}], "ieee": [{"title": "A Compact Model for Reliability Simulation of Deep-Submicron MOS Devices and Circuits", "displayText": "Zhi Cui, J.J. Liou, \"A Compact Model for Reliability Simulation of Deep-Submicron MOS Devices and Circuits\", <em>Electron Devices and Solid-State Circuits 2005 IEEE Conference on</em>, pp. 391-396, 2005.", "order": "1", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=1635289", "pdfSize": "993KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/1635289"}}, {"title": "New insights into threshold voltage shifts for ultrathin gate oxides [MOSFETs]", "displayText": "D. Heh, E.M. Vogel, J.B. Bernstein, \"New insights into threshold voltage shifts for ultrathin gate oxides [MOSFETs]\", <em>Integrated Reliability Workshop Final Report 2004 IEEE International</em>, pp. 99-101, 2004.", "order": "2", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=1422748", "pdfSize": "186KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/1422748"}}]}, "mlTime": "PT0.066564S", "title": "Interaction of interface-traps located at various sites in MOSFETs under stress", "lastupdate": "2016-08-04T10:02:53", "ieeeCitationCount": "2", "nonIeeeCitationCount": "1"}, "references": [{"id": "ref1", "refType": "biblio", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "crossRefLink": "http://dx.doi.org/10.1142/3300"}, "context": [{"sec": "sec1", "part": "1", "text": "INTERFACE trap generation under stress is one of the most important problems in degradation of deep sub-micron MOSFETs [1] [2] [3]."}, {"sec": "sec1", "part": "1", "text": "\nHowever, the nature of interface traps and the mechanism of their generation are still not clear, and debates are still going on, although a huge amount of research work has been done [1]\u2013[3], [8]\u2013[10]."}, {"sec": "sec4", "part": "1", "text": " As first proposed in 1965 [8], and now widely accepted, interface trap is related to silicon or silicon\u2013oxygen dangling bond [1], [2], [8], [10], [11] (and in these references) and the dangling bond can be passivated by absorbing a hydrogen atom."}], "title": "Transistor reliability", "order": "1", "text": "C.-T. Sah, \"Transistor reliability\" in Fundamentals of Solid-State Electronics Solution Manual, pp. 101-200, 1996, World Scientific."}, {"id": "ref2", "refType": "biblio", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=1484699", "pdfSize": "1150KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "Evidence suggests that MOSFET degradation is due to interface-states generation by electrons having 3.7 eV and higher energies. This critical energy and the observed time dependence is explained with physical model involving the breaking of the &#8801; Si<inf>s</inf>H bonds. The device lifetime &#964; is proportional to<tex>I_{sub}^{-2.9}I_{d}^{1.9}\\Delta V_{t}^{1.5}</tex>. If I<inf>sub</inf>is large because of small<tex>L</tex>or large V<inf>d</inf>, etc., &#964; will be small. I<inf>sub</inf>(...", "documentLink": "/document/1484699"}, "context": [{"sec": "sec1", "part": "1", "text": "INTERFACE trap generation under stress is one of the most important problems in degradation of deep sub-micron MOSFETs [1] [2] [3]."}, {"sec": "sec1", "part": "1", "text": " It is responsible for, e.g.:\n\n\u2022reducing transistor transconductance in the linear or saturation region [2],\n\u2022shift of the subthreshold current swing [4],\n\u2022increase of GIDL [5],\n\u2022possible oxide quasibreakdown [6],\n\u2022hard breakdown [7]."}, {"sec": "sec1", "part": "1", "text": "\nHowever, the nature of interface traps and the mechanism of their generation are still not clear, and debates are still going on, although a huge amount of research work has been done [1]\u2013[2][3], [8]\u2013[10]."}, {"sec": "sec1", "part": "1", "text": "reducing transistor transconductance in the linear or saturation region [2],."}, {"sec": "sec4", "part": "1", "text": " As first proposed in 1965 [8], and now widely accepted, interface trap is related to silicon or silicon\u2013oxygen dangling bond [1], [2], [8], [10], [11] (and in these references) and the dangling bond can be passivated by absorbing a hydrogen atom."}, {"sec": "sec4", "part": "1", "text": " The net rate of interface trap generation is [2]:the first term, BN\\$_{{\\rm it}}(z,\\,t)\\$, in the r.h.s. corresponds to the interface traps annihilation rate by Si\u2022 and H\u2022recombination,\n\n\u2022the second term in the r.h.s corresponds to the interface trap generation rate by the Si\\$\\bullet \\bullet\\$ H bond breakage under stress field \\$E_m\\$,\n\u2022\\$N_H(z,\\,0,\\,t)\\$ is the concentration of H\u2022 at the interface \\$y=0\\$,\n\u2022\\$E_m\\$ is \\$z\\$ dependent oxide electric field."}, {"sec": "sec4", "part": "1", "text": " This can be explained because the strength of the passivated Si\\$\\bullet \\bullet\\$ H bond is only 0.3 eV [2], compared to the original Si\\$\\bullet \\bullet\\$ H bond strength of 3 eV [8]."}], "title": "Hot-electron-induced MOSFET degradation model, monitor, and improvement", "order": "2", "text": "C. Hu, S. C. Tam, F.-C. Hsu, \"Hot-electron-induced MOSFET degradation model monitor and improvement\", <em>IEEE Trans. Electron Devices</em>, vol. ED-32, pp. 375-385, Feb. 1985."}, {"id": "ref3", "refType": "biblio", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "crossRefLink": "http://dx.doi.org/10.1088/0268-1242/10/9/002"}, "context": [{"sec": "sec1", "part": "1", "text": "INTERFACE trap generation under stress is one of the most important problems in degradation of deep sub-micron MOSFETs [1] [2] [3]."}, {"sec": "sec1", "part": "1", "text": "\nHowever, the nature of interface traps and the mechanism of their generation are still not clear, and debates are still going on, although a huge amount of research work has been done [1]\u2013[3], [8]\u2013[10]."}], "title": "Hot-carrier degradation in submicrometer MOSFETs", "order": "3", "text": "G. Groeseneken, R. Bellens, G. Van den Bosch, H. E. Maes, \"Hot-carrier degradation in submicrometer MOSFETs\", vol. 10, pp. 1208-1220, Oct. 1995."}, {"id": "ref4", "refType": "biblio", "context": [{"sec": "sec1", "part": "1", "text": "shift of the subthreshold current swing [4],."}], "title": "Physics of Semiconductor Devices", "order": "4", "text": "S. M. Sze, Physics of Semiconductor Devices, 1981, Wiley."}, {"id": "ref5", "refType": "biblio", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=372079", "pdfSize": "549KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "An interface trap-assisted tunneling and thermionic emission model has been developed to study an increased drain leakage current in off-state n-MOSFET's after hot carrier stress. In the model, a complete band-trap-band leakage path is formed at the Si/SiO/sub 2/ interface by hole emission from interface traps to a valence band and electron emission from interface traps to a conduction band. Both hole and electron emissions are carried out via quantum tunneling or thermal excitation. In this exp...", "documentLink": "/document/372079"}, "context": [{"sec": "sec1", "part": "1", "text": "increase of GIDL [5],."}], "title": "Mechanisms of interface trap-induced drain leakage current in off-state n-MOSFETs", "order": "5", "text": "T.-E. Chang, C. Huang, T. Wang, \"Mechanisms of interface trap-induced drain leakage current in off-state n-MOSFETs\", <em>IEEE Trans. Electron Devices</em>, vol. 42, pp. 738-743, Apr. 1995."}, {"id": "ref6", "refType": "biblio", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=918254", "pdfSize": "118KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "The quasi-breakdown (QB) mechanism of thin gate oxide was investigated through observation of defects generation during stress. It has been found that the amount of interface traps reaches the same critical value at the onset point of QB regardless of stress conditions, implying that QB in thin oxide is triggered by a critical amount of interface traps.", "documentLink": "/document/918254"}, "context": [{"sec": "sec1", "part": "1", "text": "possible oxide quasibreakdown [6],."}], "title": "Experimental evidence of interface-controlled mechanism of quasibreakdown in ultrathin gate oxide", "order": "6", "text": "H. Guan, B. J. Cho, M. F. Li, \"Experimental evidence of interface-controlled mechanism of quasibreakdown in ultrathin gate oxide\", <em>IEEE Trans. Electron Devices</em>, vol. 48, pp. 1010-1013, May 2001."}, {"id": "ref7", "refType": "biblio", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=852832", "pdfSize": "210KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "We present a new method to predict oxide breakdown from measurements at low voltage and room temperature. The method is based on tunneling into interface states (TEDit). We show that TEDit correlates to breakdown. Then we exploit this correlation to predict oxide lifetime.", "documentLink": "/document/852832"}, "context": [{"sec": "sec1", "part": "1", "text": "hard breakdown [7]."}], "title": "\n            ", "order": "7", "text": "A. Ghetti, J. Bude, G. Weber, \"\n            \n              \\$T_{{rm BD}}\\$\n            \n            prediction from measurements at low field and room temperature using a new estimator\n          \", <em>Symp. VLSI Technol. 2000 Digest Tech. Papers</em>, pp. 218-219."}, {"id": "ref8", "refType": "biblio", "context": [{"sec": "sec1", "part": "1", "text": "\nHowever, the nature of interface traps and the mechanism of their generation are still not clear, and debates are still going on, although a huge amount of research work has been done [1]\u2013[3], [8]\u2013[10]."}, {"sec": "sec4", "part": "1", "text": " As first proposed in 1965 [8], and now widely accepted, interface trap is related to silicon or silicon\u2013oxygen dangling bond [1], [2], [8], [10], [11] (and in these references) and the dangling bond can be passivated by absorbing a hydrogen atom."}, {"sec": "sec4", "part": "1", "text": " This can be explained because the strength of the passivated Si\\$\\bullet \\bullet\\$ H bond is only 0.3 eV [2], compared to the original Si\\$\\bullet \\bullet\\$ H bond strength of 3 eV [8]."}], "title": "Effects of hydrogen annealing on silicon surfaces", "order": "8", "text": "P. Balk, \"Effects of hydrogen annealing on silicon surfaces\" in Electrochemical Society Spring Meeting, vol. 14, no. 1, abstract #109, pp. 237-240, May 1965."}, {"id": "ref9", "refType": "biblio", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "crossRefLink": "http://dx.doi.org/10.1063/1.332323"}, "context": [{"sec": "sec1", "part": "1", "text": "\nHowever, the nature of interface traps and the mechanism of their generation are still not clear, and debates are still going on, although a huge amount of research work has been done [1]\u2013[3], [8]\u2013[9][10]."}], "title": "Interface trap generation in silicon dioxide when electrons are captured by trapped holes", "order": "9", "text": "S. K. Lai, \"Interface trap generation in silicon dioxide when electrons are captured by trapped holes\", <em>J. Appl. Phys.</em>, vol. 54, pp. 2540-2546, May 1983."}, {"id": "ref10", "refType": "biblio", "context": [{"sec": "sec1", "part": "1", "text": "\nHowever, the nature of interface traps and the mechanism of their generation are still not clear, and debates are still going on, although a huge amount of research work has been done [1]\u2013[3], [8]\u2013[10]."}, {"sec": "sec4", "part": "1", "text": " As first proposed in 1965 [8], and now widely accepted, interface trap is related to silicon or silicon\u2013oxygen dangling bond [1], [2], [8], [10], [11] (and in these references) and the dangling bond can be passivated by absorbing a hydrogen atom."}], "title": "Instabilities in Silicon Devices", "order": "10", "text": "G. Barbottin, A. Vapaille, Instabilities in Silicon Devices, 1986, North-Holland."}, {"id": "ref11", "refType": "biblio", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=678584", "pdfSize": "99KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "Reduction of the interface trap density over the p-channel of MOS transistors during channel hot hole stress is observed from DCIV measurements. A proposed model consists of hydrogenation of the residual interfacial bonds by hydrogen and the hydrogen is released from the hydrogenated boron in the p/sup +/drain region by the channel hot holes.", "documentLink": "/document/678584"}, "context": [{"sec": "sec1", "part": "1", "text": " This research is motivated by [11], which reports the reduction of process residual interface traps in the BC region of a p-MOSFET when HC stress is applied and the interface traps in the JSC region are generated."}, {"sec": "sec2b", "part": "1", "text": "Drain\u2013emitter DCIV configuration [11]\u2013[13] was used to measure the interface traps."}, {"sec": "sec2b", "part": "1", "text": " One of the unique advantages of DCIV method is that its spectra can detect and clearly distinguish the interface traps located at various sites of the MOSFET [11]\u2013[16], because the different site in the MOSFET can have different surface potential and therefore different DCIV peak gate voltage."}, {"sec": "sec2b", "part": "1", "text": " Peak BC in Fig. 2(b) corresponds to the interface traps at the BC region in Fig. 2(a), and peak JSC in Fig. 2(b) corresponds to the interface traps at the drain JSC region in Fig. 2(a) [11]\u2013\n[16]."}, {"sec": "sec3", "part": "1", "text": " This is the reverse procedure to the electric annealing effect [11], where HC stress electrically annealed the process residual BC interface traps."}, {"sec": "sec4", "part": "1", "text": "The observation that interface traps at BC region were reduced by HC stress was reported and explained by hydrogen release model [11]."}, {"sec": "sec4", "part": "1", "text": " As first proposed in 1965 [8], and now widely accepted, interface trap is related to silicon or silicon\u2013oxygen dangling bond [1], [2], [8], [10], [11] (and in these references) and the dangling bond can be passivated by absorbing a hydrogen atom."}], "title": "Reduction of interface traps in p-channel MOS transistors during channel-hot-hole stress", "order": "11", "text": "K. M. Han, C.-T. Sah, \"Reduction of interface traps in p-channel MOS transistors during channel-hot-hole stress\", <em>IEEE Trans. Electron Devices</em>, vol. 45, pp. 1380-1382, June 1998."}, {"id": "ref12", "refType": "biblio", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=405281", "pdfSize": "680KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "A direct-current current-voltage (DCIV) measurement technique of interface and oxide traps on oxidized silicon is demonstrated. It uses the gate-controlled parasitic bipolar junction transistor of a metal-oxide-silicon field-effect transistor in a p/n junction isolation well to monitor the change of the oxide and interface trap density. The dc base and collector currents are the monitors, hence, this technique is more sensitive and reliable than the traditional ac methods for determination of fu...", "documentLink": "/document/405281"}, "context": [{"sec": "sec2a", "part": "1", "text": " The reason for using 0.6 \\$\\mu\\$ m p-MOSFETs is that one can use the newly developed DCIV method [12] with very sharp peak signal to detect and distinguish the interface traps located at various sites."}, {"sec": "sec2b", "part": "1", "text": "Drain\u2013emitter DCIV configuration [11]\u2013[12][13] was used to measure the interface traps."}, {"sec": "sec2b", "part": "1", "text": " The principle of the DCIV method is described in [12], [13]."}, {"sec": "sec2b", "part": "1", "text": " One of the unique advantages of DCIV method is that its spectra can detect and clearly distinguish the interface traps located at various sites of the MOSFET [11]\u2013[12][16], because the different site in the MOSFET can have different surface potential and therefore different DCIV peak gate voltage."}, {"sec": "sec2b", "part": "1", "text": " Peak BC in Fig. 2(b) corresponds to the interface traps at the BC region in Fig. 2(a), and peak JSC in Fig. 2(b) corresponds to the interface traps at the drain JSC region in Fig. 2(a) [11]\u2013[12]\n[16]."}], "title": "Direct-current measurement of oxide and interface traps on oxidized silicon", "order": "12", "text": "A. Neugroschel, C. T. Sah, K. M. Han, \"Direct-current measurement of oxide and interface traps on oxidized silicon\", <em>IEEE Trans. Electron Devices</em>, vol. 42, pp. 1657-1662, Sept. 1995."}, {"id": "ref13", "refType": "biblio", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=824733", "pdfSize": "289KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "Carrier recombination at interfacial electronic traps under a surface controlling gate electrode is analyzed using the Shockley-Reed-Hall steady-state recombination kinetics to provide a theoretical basis for quantifying the direct-current current-voltage (DCIV) method for monitoring and diagnosis of MOS transistor reliability, design, and manufacturing processes. Analytical expressions for DCIV lineshape, linewidth, peak gate-voltage and peak amplitude are derived for the determination of inter...", "documentLink": "/document/824733"}, "context": [{"sec": "sec2b", "part": "1", "text": "Drain\u2013emitter DCIV configuration [11]\u2013[13] was used to measure the interface traps."}, {"sec": "sec2b", "part": "1", "text": " The principle of the DCIV method is described in [12], [13]."}, {"sec": "sec2b", "part": "1", "text": " When the Fermi level coincides with the middle of the energy gap at this specific surface site, the recombination rate at this site and therefore the measured base current reaches a maximum or a peak current [13]."}, {"sec": "sec2b", "part": "1", "text": " One of the unique advantages of DCIV method is that its spectra can detect and clearly distinguish the interface traps located at various sites of the MOSFET [11]\u2013[13][16], because the different site in the MOSFET can have different surface potential and therefore different DCIV peak gate voltage."}, {"sec": "sec2b", "part": "1", "text": " Peak BC in Fig. 2(b) corresponds to the interface traps at the BC region in Fig. 2(a), and peak JSC in Fig. 2(b) corresponds to the interface traps at the drain JSC region in Fig. 2(a) [11]\u2013[13]\n[16]."}, {"sec": "sec2b", "part": "1", "text": " As analyzed in [13], for a p-MOSFET, the BC peak has a peak gate voltage \\$V_g^{{\\rm BC}}\\$ located at a \\$V_g\\$ that drives the Fermi level of the silicon surface from flat-band to intrinsic, but lower than the threshold voltage, so that the middle of energy gap at the Si surface of the basewell channel region coincides with the Fermi level (more accurately, the average of electron quasi Fermi level, \\$E_{{\\rm Fn}}\\$, and hole quasi Fermi level, \\$E_{{\\rm Fp}}\\$, denoted by \\$E_F^{{\\rm Av}}\\$)."}], "title": "Interfacial electronic traps in surface controlled transistors", "order": "13", "text": "J. Cai, C. T. Sah, \"Interfacial electronic traps in surface controlled transistors\", <em>IEEE Trans. Electronic Devices</em>, vol. 47, pp. 576-583, Mar. 2000."}, {"id": "ref14", "refType": "biblio", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=644078", "pdfSize": "75KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "Interface traps in submicron buried-channel LDD pMOSTs, generated under different stress conditions, are investigated by the direct-current current-voltage (DCIV) technique. Two peaks C and D in the DCIV spectrum are found corresponding to interface traps generated in the channel region and in the LDD region respectively. The new DCIV results clarify certain issues of the underlying mechanisms involved on hot-carrier degradation in LDD pMOSTs. Under channel hot-carrier stress conditions, the hot...", "documentLink": "/document/644078"}, "context": [{"sec": "sec2b", "part": "1", "text": " The set-up for the drain\u2013emitter DCIV measurement is shown in Fig. 1 [14], [15]."}, {"sec": "sec2b", "part": "1", "text": " One of the unique advantages of DCIV method is that its spectra can detect and clearly distinguish the interface traps located at various sites of the MOSFET [11]\u2013[14][16], because the different site in the MOSFET can have different surface potential and therefore different DCIV peak gate voltage."}, {"sec": "sec2b", "part": "1", "text": " Peak BC in Fig. 2(b) corresponds to the interface traps at the BC region in Fig. 2(a), and peak JSC in Fig. 2(b) corresponds to the interface traps at the drain JSC region in Fig. 2(a) [11]\u2013[14]\n[16]."}, {"sec": "sec2b", "part": "1", "text": " This argument is shown and verified by changing \\$V_g\\$ from low to high during the HC stress [14], [15], where the \\$V_g^{{\\rm JSC}}\\$ in DCIV spectra left shifts from high positive \\$V_g\\$ to low accordingly, corresponding to the fact that the very narrow interface trap location left shifts in the JSC region until reaching the BC region."}, {"sec": "sec3", "part": "1", "text": " In Fig. 3(a), for a fresh device, there is a very small BC peak due to the residual interface traps from fabrication processes [14]\u2013[17]."}, {"sec": "sec3", "part": "1", "text": " There is a large JSC peak at \\$V_g^{{\\rm JSC}} = 3.2\\$ V which corresponds to the generation of interface traps in the JSC region under HC stress [14]\u2013[16]."}, {"sec": "sec3", "part": "1", "text": " At step #2 [Fig. 3(b) and (c)], FN stress was applied and the BC peak increased accordingly, due to the generation of interface traps at the BC region under FN stress [14]\u2013[16]."}], "title": "Investigation of interface traps in LDD p-MOSFET by the DCIV method", "order": "14", "text": "B. B. Jie, M. F. Li, C. L. Lou, \"Investigation of interface traps in LDD p-MOSFET by the DCIV method\", <em>IEEE Electron Devices Lett.</em>, vol. 18, no. 2997, pp. 583-585."}, {"id": "ref15", "refType": "biblio", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=918239", "pdfSize": "221KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "This paper presents the effects of Fowler-Nordheim (FN) and hot-carrier (HC) stress in the direct-current current voltage (DCIV) measurements. The effect of interface trapped charge on DCIV curves is reported. Stress-induced oxide charge shifts the DCIV peaks, while stress-induced interface trapped charge causes a spread in the DCIV peaks. It is found that under HC stress, when the absolute value of stress gate voltage changes from low to high, the interface trap spatial location moves from the ...", "documentLink": "/document/918239"}, "context": [{"sec": "sec2b", "part": "1", "text": " The set-up for the drain\u2013emitter DCIV measurement is shown in Fig. 1 [14], [15]."}, {"sec": "sec2b", "part": "1", "text": " One of the unique advantages of DCIV method is that its spectra can detect and clearly distinguish the interface traps located at various sites of the MOSFET [11]\u2013[15][16], because the different site in the MOSFET can have different surface potential and therefore different DCIV peak gate voltage."}, {"sec": "sec2b", "part": "1", "text": " Peak BC in Fig. 2(b) corresponds to the interface traps at the BC region in Fig. 2(a), and peak JSC in Fig. 2(b) corresponds to the interface traps at the drain JSC region in Fig. 2(a) [11]\u2013[15]\n[16]."}, {"sec": "sec2b", "part": "1", "text": " This argument is shown and verified by changing \\$V_g\\$ from low to high during the HC stress [14], [15], where the \\$V_g^{{\\rm JSC}}\\$ in DCIV spectra left shifts from high positive \\$V_g\\$ to low accordingly, corresponding to the fact that the very narrow interface trap location left shifts in the JSC region until reaching the BC region."}, {"sec": "sec2b", "part": "1", "text": " DCIV spectra can test and separate the oxide charge at the BC region and JSC region clearly by observing the shifts of \\$V_g^{{\\rm BC}}\\$ and \\$V_g^{{\\rm JSC}}\\$, respectively [15], [16]."}, {"sec": "sec3", "part": "1", "text": " In Fig. 3(a), for a fresh device, there is a very small BC peak due to the residual interface traps from fabrication processes [14]\u2013[15][17]."}, {"sec": "sec3", "part": "1", "text": " There is a large JSC peak at \\$V_g^{{\\rm JSC}} = 3.2\\$ V which corresponds to the generation of interface traps in the JSC region under HC stress [14]\u2013[15][16]."}, {"sec": "sec3", "part": "1", "text": " At step #2 [Fig. 3(b) and (c)], FN stress was applied and the BC peak increased accordingly, due to the generation of interface traps at the BC region under FN stress [14]\u2013[15][16]."}, {"sec": "sec3", "part": "1", "text": " In Fig. 6(b), at step #1, when applying HC stress for 100 sec, the \\$V_g^{{\\rm JSC}}\\$ shifted from 2.8 V to 3.6 V, due to negative oxide charge formation [15], [16]."}, {"sec": "sec4", "part": "1", "text": " As explained in [15], for an HC stress with large \\$V_d\\$ and small \\$V_g\\$ around \\$V_T\\$, the damage created is mainly concentrated in a very narrow space in the drain JSC region, apart from the BC region."}], "title": "Analysis of the DCIV peaks in electrically-stressed pMOSFETs", "order": "15", "text": "B. B. Jie, W. K. Chim, M. F. Li, K. F. Lo, \"Analysis of the DCIV peaks in electrically-stressed pMOSFETs\", <em>IEEE Trans. Electron Devices</em>, vol. 48, pp. 913-920, May 2001."}, {"id": "ref16", "refType": "biblio", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "crossRefLink": "http://dx.doi.org/10.1143/JJAP.38.4696"}, "context": [{"sec": "sec2b", "part": "1", "text": " One of the unique advantages of DCIV method is that its spectra can detect and clearly distinguish the interface traps located at various sites of the MOSFET [11]\u2013[16], because the different site in the MOSFET can have different surface potential and therefore different DCIV peak gate voltage."}, {"sec": "sec2b", "part": "1", "text": " Peak BC in Fig. 2(b) corresponds to the interface traps at the BC region in Fig. 2(a), and peak JSC in Fig. 2(b) corresponds to the interface traps at the drain JSC region in Fig. 2(a) [11]\u2013\n[16]."}, {"sec": "sec2b", "part": "1", "text": " The second factor which can cause the DCIV peak shift is the change of oxide charge [16]."}, {"sec": "sec2b", "part": "1", "text": " DCIV spectra can test and separate the oxide charge at the BC region and JSC region clearly by observing the shifts of \\$V_g^{{\\rm BC}}\\$ and \\$V_g^{{\\rm JSC}}\\$, respectively [15], [16]."}, {"sec": "sec3", "part": "1", "text": " In Fig. 3(a), for a fresh device, there is a very small BC peak due to the residual interface traps from fabrication processes [14]\u2013[16][17]."}, {"sec": "sec3", "part": "1", "text": " There is a large JSC peak at \\$V_g^{{\\rm JSC}} = 3.2\\$ V which corresponds to the generation of interface traps in the JSC region under HC stress [14]\u2013[16]."}, {"sec": "sec3", "part": "1", "text": " At step #2 [Fig. 3(b) and (c)], FN stress was applied and the BC peak increased accordingly, due to the generation of interface traps at the BC region under FN stress [14]\u2013[16]."}, {"sec": "sec3", "part": "1", "text": " In Fig. 6(b), at step #1, when applying HC stress for 100 sec, the \\$V_g^{{\\rm JSC}}\\$ shifted from 2.8 V to 3.6 V, due to negative oxide charge formation [15], [16]."}], "title": "Correlation between charge pumping method and direct-current current voltage method in p-type metal&#821oxide-semiconductor field-effect transistors", "order": "16", "text": "B. B. Jie, K. H. Ng, M. F. Li, K. F. Lo, \"Correlation between charge pumping method and direct-current current voltage method in p-type metal&#821oxide-semiconductor field-effect transistors\", <em>Jpn. J. Appl. Phys.</em>, vol. 38, pp. 4696-4698, Aug. 1999."}, {"id": "ref17", "refType": "biblio", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=737574", "pdfSize": "117KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "DCIV method is demonstrated as a production monitoring tool for process-residue interface traps. The high sensitivity of the methodology attained from forward-biasing a p-n junction allows routine detection of as few as 100 active interface traps in small area MOS transistors. Examples are given for MOST's from five different sub-half-micron production technologies. The body recombination current shows peaks around the intrinsic surface condition whose amplitude is proportional to the number of ...", "documentLink": "/document/737574"}, "context": [{"sec": "sec3", "part": "1", "text": " In Fig. 3(a), for a fresh device, there is a very small BC peak due to the residual interface traps from fabrication processes [14]\u2013[17]."}], "title": "Monitoring interface traps by DCIV method", "order": "17", "text": "J. Cai, C. T. Sah, \"Monitoring interface traps by DCIV method\", <em>IEEE Electron Devices Lett.</em>, vol. 20, pp. 60-62, Jan. 1999."}, {"id": "ref18", "refType": "biblio", "links": {"pdfLink": "/stamp/stamp.jsp?tp=&arnumber=919239", "pdfSize": "88KB", "openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "A huge bulk (or drain) current I/sub b/ (or I/sub d/) peak versus gate voltage was observed for the 0.25-/spl mu/m or sub-0.25-/spl mu/m metal-oxide-semiconductor field effect transistors (MOSTs) with high doping concentration source/drain extension, when the drain-bulk p-n junction is forward biased. This current is increased under Fowler-Nordheim (FN) or channel hot carrier (CHC) stress and is identified as thermal-trap-tunneling electron current at the drain extension-gate overlap region. It ...", "documentLink": "/document/919239"}, "context": [{"sec": "sec2b", "part": "1", "text": " In (b), the increase of \\$I_b\\$ at high \\$V_g\\$ (\\$> 1\\$ V) for the curve after 10 sec FN stress (triangle) is due to another effect ascribed to the thermal-trap-tunneling process in the drain extension region [18]\n\n\n."}], "title": "\n            Interface traps at high doping drain extension region in sub-0.25-\n            ", "order": "18", "text": "G. Chen, M. F. Li, X. Yu, \"\n            Interface traps at high doping drain extension region in sub-0.25-\n            \n              \\$mu\\$\n            \n            m MOSTs\n          \", <em>IEEE Electron Devices Lett.</em>, vol. 22, pp. 233-235, May 2001."}], "arnumber": "1044336"}