{
  "Top": "bilateralFilterKernel",
  "RtlTop": "bilateralFilterKernel",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-i"
  },
  "HlsSolution": {"Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=0",
      "config_schedule -relax_ii_for_timing=0",
      "config_schedule -verbose=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_bind -effort=medium",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.11",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.389"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.110 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "bilateralFilterKernel",
    "Version": "1.0",
    "DisplayName": "Bilateralfilterkernel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/bilateralFilterKernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/bilateralFilterKernel_control_s_axi.vhd",
      "impl\/vhdl\/bilateralFilterKernel_fadd_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/bilateralFilterKernel_faddfsub_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/bilateralFilterKernel_fcmp_32ns_32ns_1_3_1.vhd",
      "impl\/vhdl\/bilateralFilterKernel_fdiv_32ns_32ns_32_30_1.vhd",
      "impl\/vhdl\/bilateralFilterKernel_fexp_32ns_32ns_32_18_full_dsp_1.vhd",
      "impl\/vhdl\/bilateralFilterKernel_fmul_32ns_32ns_32_6_max_dsp_1.vhd",
      "impl\/vhdl\/bilateralFilterKernel_fsub_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/bilateralFilterKernel_gaussian_array.vhd",
      "impl\/vhdl\/bilateralFilterKernel_gaussian_m_axi.vhd",
      "impl\/vhdl\/bilateralFilterKernel_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/bilateralFilterKernel_out_array.vhd",
      "impl\/vhdl\/bilateralFilterKernel_out_r_m_axi.vhd",
      "impl\/vhdl\/bilateralFilterKernel_pad_depth_array_1.vhd",
      "impl\/vhdl\/bilateralFilterKernel_pad_depth_m_axi.vhd",
      "impl\/vhdl\/bilateralFilterKernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/bilateralFilterKernel_control_s_axi.v",
      "impl\/verilog\/bilateralFilterKernel_fadd_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/bilateralFilterKernel_faddfsub_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/bilateralFilterKernel_fcmp_32ns_32ns_1_3_1.v",
      "impl\/verilog\/bilateralFilterKernel_fdiv_32ns_32ns_32_30_1.v",
      "impl\/verilog\/bilateralFilterKernel_fexp_32ns_32ns_32_18_full_dsp_1.v",
      "impl\/verilog\/bilateralFilterKernel_fmul_32ns_32ns_32_6_max_dsp_1.v",
      "impl\/verilog\/bilateralFilterKernel_fsub_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/bilateralFilterKernel_gaussian_array.v",
      "impl\/verilog\/bilateralFilterKernel_gaussian_m_axi.v",
      "impl\/verilog\/bilateralFilterKernel_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/bilateralFilterKernel_out_array.v",
      "impl\/verilog\/bilateralFilterKernel_out_r_m_axi.v",
      "impl\/verilog\/bilateralFilterKernel_pad_depth_array_1.v",
      "impl\/verilog\/bilateralFilterKernel_pad_depth_m_axi.v",
      "impl\/verilog\/bilateralFilterKernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/bilateralFilterKernel_v1_0\/data\/bilateralFilterKernel.mdd",
      "impl\/misc\/drivers\/bilateralFilterKernel_v1_0\/data\/bilateralFilterKernel.tcl",
      "impl\/misc\/drivers\/bilateralFilterKernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/bilateralFilterKernel_v1_0\/src\/xbilateralfilterkernel.c",
      "impl\/misc\/drivers\/bilateralFilterKernel_v1_0\/src\/xbilateralfilterkernel.h",
      "impl\/misc\/drivers\/bilateralFilterKernel_v1_0\/src\/xbilateralfilterkernel_hw.h",
      "impl\/misc\/drivers\/bilateralFilterKernel_v1_0\/src\/xbilateralfilterkernel_linux.c",
      "impl\/misc\/drivers\/bilateralFilterKernel_v1_0\/src\/xbilateralfilterkernel_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/bilateralFilterKernel_ap_fadd_8_full_dsp_32_ip.tcl",
      "impl\/misc\/bilateralFilterKernel_ap_faddfsub_8_full_dsp_32_ip.tcl",
      "impl\/misc\/bilateralFilterKernel_ap_fcmp_1_no_dsp_32_ip.tcl",
      "impl\/misc\/bilateralFilterKernel_ap_fdiv_28_no_dsp_32_ip.tcl",
      "impl\/misc\/bilateralFilterKernel_ap_fexp_16_full_dsp_32_ip.tcl",
      "impl\/misc\/bilateralFilterKernel_ap_fmul_4_max_dsp_32_ip.tcl",
      "impl\/misc\/bilateralFilterKernel_ap_fsub_8_full_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/pastoikos\/Documents\/bilateralFilterKernel_HLS\/solution1\/.autopilot\/db\/bilateralFilterKernel.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "bilateralFilterKernel_ap_fadd_8_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bilateralFilterKernel_ap_fadd_8_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "bilateralFilterKernel_ap_faddfsub_8_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bilateralFilterKernel_ap_faddfsub_8_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "bilateralFilterKernel_ap_fcmp_1_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name bilateralFilterKernel_ap_fcmp_1_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "bilateralFilterKernel_ap_fdiv_28_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 28 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bilateralFilterKernel_ap_fdiv_28_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "bilateralFilterKernel_ap_fexp_16_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 16 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bilateralFilterKernel_ap_fexp_16_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "bilateralFilterKernel_ap_fmul_4_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bilateralFilterKernel_ap_fmul_4_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "bilateralFilterKernel_ap_fsub_8_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bilateralFilterKernel_ap_fsub_8_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_control m_axi_out_r m_axi_pad_depth m_axi_gaussian",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_gaussian": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gaussian",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GAUSSIAN",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_control",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_out_r": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_out_r",
      "data_width": "32",
      "param_prefix": "C_M_AXI_OUT_R",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_control",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "256",
      "MAX_WRITE_BURST_LENGTH": "256",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_pad_depth": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_pad_depth",
      "data_width": "32",
      "param_prefix": "C_M_AXI_PAD_DEPTH",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_control",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "256",
      "MAX_WRITE_BURST_LENGTH": "256",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "out_offset",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of out_offset",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_offset",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of out_offset"
            }]
        },
        {
          "offset": "0x18",
          "name": "pad_depth_offset",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of pad_depth_offset",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pad_depth_offset",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of pad_depth_offset"
            }]
        },
        {
          "offset": "0x20",
          "name": "size_x",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of size_x",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size_x",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of size_x"
            }]
        },
        {
          "offset": "0x28",
          "name": "size_y",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of size_y",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size_y",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of size_y"
            }]
        },
        {
          "offset": "0x30",
          "name": "gaussian_offset",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of gaussian_offset",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "gaussian_offset",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of gaussian_offset"
            }]
        },
        {
          "offset": "0x38",
          "name": "e_d",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of e_d",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "e_d",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of e_d"
            }]
        },
        {
          "offset": "0x40",
          "name": "r",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of r"
            }]
        },
        {
          "offset": "0x48",
          "name": "start",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of start",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "start",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of start"
            }]
        },
        {
          "offset": "0x50",
          "name": "end_r",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of end_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "end_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of end_r"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_out_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_out_r_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_out_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_out_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_out_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_out_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_out_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_out_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_out_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_out_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_out_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_out_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_out_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_out_r_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_out_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_out_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_out_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_out_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_out_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_out_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_out_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_out_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_out_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_out_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_out_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_out_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_out_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_out_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_out_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_out_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pad_depth_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pad_depth_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pad_depth_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_pad_depth_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pad_depth_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_pad_depth_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_pad_depth_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_pad_depth_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_pad_depth_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pad_depth_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_pad_depth_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pad_depth_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pad_depth_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pad_depth_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pad_depth_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pad_depth_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_pad_depth_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pad_depth_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pad_depth_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pad_depth_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pad_depth_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pad_depth_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pad_depth_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_pad_depth_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pad_depth_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_pad_depth_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_pad_depth_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_pad_depth_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_pad_depth_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pad_depth_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_pad_depth_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pad_depth_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_pad_depth_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pad_depth_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pad_depth_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pad_depth_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_pad_depth_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pad_depth_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pad_depth_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pad_depth_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_pad_depth_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_pad_depth_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_pad_depth_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_pad_depth_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_pad_depth_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gaussian_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gaussian_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gaussian_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gaussian_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gaussian_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gaussian_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gaussian_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gaussian_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gaussian_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gaussian_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gaussian_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gaussian_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gaussian_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gaussian_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gaussian_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gaussian_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gaussian_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gaussian_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gaussian_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gaussian_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gaussian_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gaussian_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gaussian_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gaussian_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gaussian_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gaussian_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gaussian_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gaussian_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gaussian_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gaussian_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gaussian_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gaussian_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gaussian_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gaussian_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gaussian_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gaussian_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gaussian_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gaussian_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gaussian_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gaussian_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gaussian_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gaussian_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gaussian_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gaussian_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gaussian_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "out_offset": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_out_r",
      "dataWidth": "32"
    },
    "pad_depth_offset": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_pad_depth",
      "dataWidth": "32"
    },
    "size_x": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "size_y": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "gaussian_offset": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_gaussian",
      "dataWidth": "32"
    },
    "e_d": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "r": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "start": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "72",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "end_r": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "80",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "0"
    },
    "out_r": {
      "interfaceRef": "m_axi_out_r",
      "dir": "inout"
    },
    "pad_depth": {
      "interfaceRef": "m_axi_pad_depth",
      "dir": "inout"
    },
    "gaussian": {
      "interfaceRef": "m_axi_gaussian",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "bilateralFilterKernel"},
    "Metrics": {"bilateralFilterKernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.11",
          "Uncertainty": "0.39",
          "Estimate": "2.990"
        },
        "Loops": [
          {
            "Name": "memcpy.gaussian_array.gaussian",
            "TripCount": "5",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "3023",
            "PipelineDepthMax": "1073744847",
            "PipelineDepth": "3023 ~ 1073744847",
            "Loops": [
              {
                "Name": "memcpy.pad_depth_array_1.pad_depth",
                "TripCount": "324",
                "Latency": "325",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "memcpy.pad_depth_array_2.pad_depth",
                "TripCount": "324",
                "Latency": "325",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "memcpy.pad_depth_array_3.pad_depth",
                "TripCount": "324",
                "Latency": "325",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "memcpy.pad_depth_array_4.pad_depth",
                "TripCount": "324",
                "Latency": "325",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "memcpy.pad_depth_array_5.pad_depth",
                "TripCount": "324",
                "Latency": "325",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "Loop 2.6",
                "TripCount": "320",
                "Latency": "1341",
                "PipelineII": "3",
                "PipelineDepth": "385"
              },
              {
                "Name": "memcpy.out.out_array.gep",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1073741824",
                "Latency": "0 ~ 1073741824",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "45",
          "DSP48E": "216",
          "FF": "166387",
          "LUT": "44873",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "bilateralFilterKernel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-01-17 12:44:37 EET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
