<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab8_1_Counter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab8_1_Counter.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab8_1_Counter.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Lab8_1_Counter.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab8_1_Counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab8_1_Counter.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab8_1_Counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab8_1_Counter.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab8_1_Counter.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab8_1_Counter.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab8_1_Counter.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab8_1_Counter.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab8_1_Counter.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab8_1_Counter.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab8_1_Counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab8_1_Counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab8_1_Counter.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab8_1_Counter.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab8_1_Counter.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab8_1_Counter.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Lab8_1_Counter.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab8_1_Counter.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab8_1_Counter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab8_1_Counter_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab8_1_Counter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab8_1_Counter_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab8_1_Counter_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab8_1_Counter_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab8_1_Counter_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab8_1_Counter_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab8_1_Counter_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab8_1_Counter_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab8_1_Counter_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab8_1_Counter_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab8_1_Counter_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab8_1_Counter_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab8_1_Counter_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab8_1_Counter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mod10.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mod10.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mod2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mod2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SevenSig.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SevenSig.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab8_1_counter.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab8_1_counter.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab8_1_counter.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="time1s.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="time1s.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1695070479" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1695070479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695070521" xil_pn:in_ck="8585031704899985532" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8378318708768859836" xil_pn:start_ts="1695070518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab8_1_Counter.vf"/>
      <outfile xil_pn:name="Mod10.vf"/>
      <outfile xil_pn:name="Mod2.vf"/>
      <outfile xil_pn:name="SevenSig.vf"/>
      <outfile xil_pn:name="time1s.vf"/>
    </transform>
    <transform xil_pn:end_ts="1695070482" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6476251425242594011" xil_pn:start_ts="1695070482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695070482" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1695070482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695070482" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3803621448356761158" xil_pn:start_ts="1695070482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695070482" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1695070482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695070482" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8635994951968329253" xil_pn:start_ts="1695070482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695070528" xil_pn:in_ck="3486106977929659346" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4667870772132833373" xil_pn:start_ts="1695070521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab8_1_Counter.jhd"/>
      <outfile xil_pn:name="Lab8_1_Counter.lso"/>
      <outfile xil_pn:name="Lab8_1_Counter.ngc"/>
      <outfile xil_pn:name="Lab8_1_Counter.ngr"/>
      <outfile xil_pn:name="Lab8_1_Counter.prj"/>
      <outfile xil_pn:name="Lab8_1_Counter.stx"/>
      <outfile xil_pn:name="Lab8_1_Counter.syr"/>
      <outfile xil_pn:name="Lab8_1_Counter.xst"/>
      <outfile xil_pn:name="Lab8_1_Counter_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1695070490" xil_pn:in_ck="-209023004588945886" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2836653280456798760" xil_pn:start_ts="1695070490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695070533" xil_pn:in_ck="27604764561399294" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8533196981015900740" xil_pn:start_ts="1695070528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab8_1_Counter.bld"/>
      <outfile xil_pn:name="Lab8_1_Counter.ngd"/>
      <outfile xil_pn:name="Lab8_1_Counter_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1695070540" xil_pn:in_ck="3208380735750980671" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1695070533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab8_1_Counter.pcf"/>
      <outfile xil_pn:name="Lab8_1_Counter_map.map"/>
      <outfile xil_pn:name="Lab8_1_Counter_map.mrp"/>
      <outfile xil_pn:name="Lab8_1_Counter_map.ncd"/>
      <outfile xil_pn:name="Lab8_1_Counter_map.ngm"/>
      <outfile xil_pn:name="Lab8_1_Counter_map.xrpt"/>
      <outfile xil_pn:name="Lab8_1_Counter_summary.xml"/>
      <outfile xil_pn:name="Lab8_1_Counter_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1695070550" xil_pn:in_ck="2859219953821157912" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1695070540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab8_1_Counter.ncd"/>
      <outfile xil_pn:name="Lab8_1_Counter.pad"/>
      <outfile xil_pn:name="Lab8_1_Counter.par"/>
      <outfile xil_pn:name="Lab8_1_Counter.ptwx"/>
      <outfile xil_pn:name="Lab8_1_Counter.unroutes"/>
      <outfile xil_pn:name="Lab8_1_Counter.xpi"/>
      <outfile xil_pn:name="Lab8_1_Counter_pad.csv"/>
      <outfile xil_pn:name="Lab8_1_Counter_pad.txt"/>
      <outfile xil_pn:name="Lab8_1_Counter_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1695070557" xil_pn:in_ck="-209023004588953511" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1695070550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab8_1_Counter.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab8_1_counter.bgn"/>
      <outfile xil_pn:name="lab8_1_counter.bit"/>
      <outfile xil_pn:name="lab8_1_counter.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1695070550" xil_pn:in_ck="7621066234045926075" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1695070546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab8_1_Counter.twr"/>
      <outfile xil_pn:name="Lab8_1_Counter.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
