// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_78,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_77,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_76,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_75,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_78;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_77;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_76;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_75;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44;
output  [18:0] ap_return_0;
output  [18:0] ap_return_1;
output  [18:0] ap_return_2;
output  [18:0] ap_return_3;
output  [18:0] ap_return_4;
output  [18:0] ap_return_5;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[18:0] ap_return_0;
reg[18:0] ap_return_1;
reg[18:0] ap_return_2;
reg[18:0] ap_return_3;
reg[18:0] ap_return_4;
reg[18:0] ap_return_5;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln46_fu_1985_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] w11_address0;
wire   [536:0] w11_q0;
reg   [0:0] do_init_reg_509;
reg   [1:0] w_index3_reg_525;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
reg   [16:0] conv_i_i22_149_i14_reg_1710;
reg   [16:0] conv_i_i22_2910_i12_reg_1724;
reg   [16:0] conv_i_i22_4411_i10_reg_1738;
reg   [16:0] conv_i_i22_5912_i8_reg_1752;
reg   [16:0] conv_i_i22_7413_i6_reg_1766;
reg   [16:0] conv_i_i22_8914_i4_reg_1780;
wire   [1:0] w_index_fu_1979_p2;
reg   [1:0] w_index_reg_5331;
reg   [0:0] icmp_ln46_reg_5336;
reg   [0:0] icmp_ln46_reg_5336_pp0_iter1_reg;
wire   [14:0] add_ln58_284_fu_2651_p2;
reg   [14:0] add_ln58_284_reg_5340;
wire   [14:0] add_ln58_291_fu_2689_p2;
reg   [14:0] add_ln58_291_reg_5345;
wire   [14:0] add_ln58_299_fu_2997_p2;
reg   [14:0] add_ln58_299_reg_5350;
wire   [14:0] add_ln58_306_fu_3035_p2;
reg   [14:0] add_ln58_306_reg_5355;
wire   [14:0] add_ln58_314_fu_3343_p2;
reg   [14:0] add_ln58_314_reg_5360;
wire   [14:0] add_ln58_321_fu_3381_p2;
reg   [14:0] add_ln58_321_reg_5365;
wire   [14:0] add_ln58_329_fu_3689_p2;
reg   [14:0] add_ln58_329_reg_5370;
wire   [14:0] add_ln58_336_fu_3727_p2;
reg   [14:0] add_ln58_336_reg_5375;
wire   [14:0] add_ln58_344_fu_4035_p2;
reg   [14:0] add_ln58_344_reg_5380;
wire   [14:0] add_ln58_351_fu_4073_p2;
reg   [14:0] add_ln58_351_reg_5385;
wire   [14:0] add_ln58_359_fu_4381_p2;
reg   [14:0] add_ln58_359_reg_5390;
wire   [14:0] add_ln58_366_fu_4419_p2;
reg   [14:0] add_ln58_366_reg_5395;
wire   [16:0] empty_fu_4475_p1;
reg    ap_enable_reg_pp0_iter2;
wire   [16:0] empty_92_fu_4505_p1;
wire   [16:0] empty_93_fu_4535_p1;
wire   [16:0] empty_94_fu_4565_p1;
wire   [16:0] empty_95_fu_4595_p1;
wire   [16:0] trunc_ln46_fu_4625_p1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_do_init_phi_fu_513_p6;
wire    ap_block_pp0_stage0;
reg   [1:0] ap_phi_mux_w_index3_phi_fu_529_p6;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1174_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1186_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1198_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1210_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1222_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1234_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1246_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1258_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1270_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1282_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1294_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1306_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1318_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1330_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1342_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1354_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1366_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1378_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1390_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1402_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1414_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1426_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1438_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1450_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1462_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1474_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1486_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1498_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1510_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1522_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1534_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1546_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1558_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1570_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1582_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1594_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1606_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1618_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1630_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1642_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1654_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1666_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1678_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1690_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1702_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
wire   [63:0] zext_ln46_fu_1974_p1;
reg    w11_ce0_local;
wire   [5:0] a_fu_1991_p7;
wire   [5:0] a_fu_1991_p9;
wire  signed [5:0] w_fu_2011_p1;
wire   [5:0] a_55_fu_2023_p7;
wire   [5:0] a_55_fu_2023_p9;
wire  signed [5:0] w_276_fu_2043_p4;
wire   [5:0] mul_ln73_280_fu_2061_p1;
wire   [11:0] zext_ln73_58_fu_2053_p1;
wire  signed [11:0] mul_ln73_280_fu_2061_p2;
wire   [5:0] a_56_fu_2071_p7;
wire   [5:0] a_56_fu_2071_p9;
wire  signed [5:0] w_277_fu_2091_p4;
wire   [5:0] a_57_fu_2109_p7;
wire   [5:0] a_57_fu_2109_p9;
wire  signed [5:0] w_278_fu_2129_p4;
wire   [5:0] mul_ln73_282_fu_2147_p1;
wire   [11:0] zext_ln73_60_fu_2139_p1;
wire  signed [11:0] mul_ln73_282_fu_2147_p2;
wire   [5:0] a_58_fu_2157_p7;
wire   [5:0] a_58_fu_2157_p9;
wire  signed [5:0] w_279_fu_2177_p4;
wire   [5:0] a_59_fu_2195_p7;
wire   [5:0] a_59_fu_2195_p9;
wire  signed [5:0] w_280_fu_2215_p4;
wire   [5:0] mul_ln73_284_fu_2233_p1;
wire   [11:0] zext_ln73_62_fu_2225_p1;
wire  signed [11:0] mul_ln73_284_fu_2233_p2;
wire   [5:0] a_60_fu_2243_p7;
wire   [5:0] a_60_fu_2243_p9;
wire  signed [5:0] w_281_fu_2263_p4;
wire   [5:0] a_61_fu_2281_p7;
wire   [5:0] a_61_fu_2281_p9;
wire  signed [5:0] w_282_fu_2301_p4;
wire   [5:0] mul_ln73_286_fu_2319_p1;
wire   [11:0] zext_ln73_64_fu_2311_p1;
wire  signed [11:0] mul_ln73_286_fu_2319_p2;
wire   [5:0] a_62_fu_2329_p7;
wire   [5:0] a_62_fu_2329_p9;
wire  signed [5:0] w_283_fu_2349_p4;
wire   [5:0] a_63_fu_2367_p7;
wire   [5:0] a_63_fu_2367_p9;
wire  signed [5:0] w_284_fu_2387_p4;
wire   [5:0] mul_ln73_288_fu_2405_p1;
wire   [11:0] zext_ln73_66_fu_2397_p1;
wire  signed [11:0] mul_ln73_288_fu_2405_p2;
wire   [5:0] a_64_fu_2415_p7;
wire   [5:0] a_64_fu_2415_p9;
wire  signed [5:0] w_285_fu_2435_p4;
wire   [5:0] a_65_fu_2453_p7;
wire   [5:0] a_65_fu_2453_p9;
wire  signed [5:0] w_286_fu_2473_p4;
wire   [5:0] mul_ln73_290_fu_2491_p1;
wire   [11:0] zext_ln73_68_fu_2483_p1;
wire  signed [11:0] mul_ln73_290_fu_2491_p2;
wire   [5:0] a_66_fu_2501_p7;
wire   [5:0] a_66_fu_2501_p9;
wire  signed [5:0] w_287_fu_2521_p4;
wire   [5:0] a_67_fu_2539_p7;
wire   [5:0] a_67_fu_2539_p9;
wire  signed [5:0] w_288_fu_2559_p4;
wire   [5:0] mul_ln73_292_fu_2577_p1;
wire   [11:0] zext_ln73_70_fu_2569_p1;
wire  signed [11:0] mul_ln73_292_fu_2577_p2;
wire   [5:0] a_68_fu_2587_p7;
wire   [5:0] a_68_fu_2587_p9;
wire  signed [5:0] w_289_fu_2607_p4;
wire  signed [12:0] grp_fu_4678_p3;
wire  signed [13:0] grp_fu_4669_p3;
wire  signed [12:0] grp_fu_4687_p3;
wire  signed [12:0] grp_fu_4696_p3;
wire  signed [13:0] sext_ln58_282_fu_2638_p1;
wire  signed [13:0] sext_ln58_281_fu_2635_p1;
wire   [13:0] add_ln58_283_fu_2641_p2;
wire  signed [14:0] sext_ln58_283_fu_2647_p1;
wire  signed [14:0] sext_ln58_280_fu_2632_p1;
wire  signed [12:0] grp_fu_4705_p3;
wire  signed [12:0] grp_fu_4714_p3;
wire  signed [13:0] sext_ln58_286_fu_2660_p1;
wire  signed [13:0] sext_ln58_285_fu_2657_p1;
wire   [13:0] add_ln58_287_fu_2663_p2;
wire  signed [12:0] grp_fu_4723_p3;
wire  signed [12:0] grp_fu_4732_p3;
wire  signed [13:0] sext_ln58_289_fu_2676_p1;
wire  signed [13:0] sext_ln58_288_fu_2673_p1;
wire   [13:0] add_ln58_290_fu_2679_p2;
wire  signed [14:0] sext_ln58_290_fu_2685_p1;
wire  signed [14:0] sext_ln58_287_fu_2669_p1;
wire  signed [5:0] w_290_fu_2695_p4;
wire  signed [5:0] w_291_fu_2709_p4;
wire   [5:0] mul_ln73_295_fu_2723_p1;
wire  signed [11:0] mul_ln73_295_fu_2723_p2;
wire  signed [5:0] w_292_fu_2733_p4;
wire  signed [5:0] w_293_fu_2747_p4;
wire   [5:0] mul_ln73_297_fu_2761_p1;
wire  signed [11:0] mul_ln73_297_fu_2761_p2;
wire  signed [5:0] w_294_fu_2771_p4;
wire  signed [5:0] w_295_fu_2785_p4;
wire   [5:0] mul_ln73_299_fu_2799_p1;
wire  signed [11:0] mul_ln73_299_fu_2799_p2;
wire  signed [5:0] w_296_fu_2809_p4;
wire  signed [5:0] w_297_fu_2823_p4;
wire   [5:0] mul_ln73_301_fu_2837_p1;
wire  signed [11:0] mul_ln73_301_fu_2837_p2;
wire  signed [5:0] w_298_fu_2847_p4;
wire  signed [5:0] w_299_fu_2861_p4;
wire   [5:0] mul_ln73_303_fu_2875_p1;
wire  signed [11:0] mul_ln73_303_fu_2875_p2;
wire  signed [5:0] w_300_fu_2885_p4;
wire  signed [5:0] w_301_fu_2899_p4;
wire   [5:0] mul_ln73_305_fu_2913_p1;
wire  signed [11:0] mul_ln73_305_fu_2913_p2;
wire  signed [5:0] w_302_fu_2923_p4;
wire  signed [5:0] w_303_fu_2937_p4;
wire   [5:0] mul_ln73_307_fu_2951_p1;
wire  signed [11:0] mul_ln73_307_fu_2951_p2;
wire  signed [5:0] w_304_fu_2961_p4;
wire  signed [12:0] grp_fu_4750_p3;
wire  signed [13:0] grp_fu_4741_p3;
wire  signed [12:0] grp_fu_4759_p3;
wire  signed [12:0] grp_fu_4768_p3;
wire  signed [13:0] sext_ln58_297_fu_2984_p1;
wire  signed [13:0] sext_ln58_296_fu_2981_p1;
wire   [13:0] add_ln58_298_fu_2987_p2;
wire  signed [14:0] sext_ln58_298_fu_2993_p1;
wire  signed [14:0] sext_ln58_295_fu_2978_p1;
wire  signed [12:0] grp_fu_4777_p3;
wire  signed [12:0] grp_fu_4786_p3;
wire  signed [13:0] sext_ln58_301_fu_3006_p1;
wire  signed [13:0] sext_ln58_300_fu_3003_p1;
wire   [13:0] add_ln58_302_fu_3009_p2;
wire  signed [12:0] grp_fu_4795_p3;
wire  signed [12:0] grp_fu_4804_p3;
wire  signed [13:0] sext_ln58_304_fu_3022_p1;
wire  signed [13:0] sext_ln58_303_fu_3019_p1;
wire   [13:0] add_ln58_305_fu_3025_p2;
wire  signed [14:0] sext_ln58_305_fu_3031_p1;
wire  signed [14:0] sext_ln58_302_fu_3015_p1;
wire  signed [5:0] w_305_fu_3041_p4;
wire  signed [5:0] w_306_fu_3055_p4;
wire   [5:0] mul_ln73_310_fu_3069_p1;
wire  signed [11:0] mul_ln73_310_fu_3069_p2;
wire  signed [5:0] w_307_fu_3079_p4;
wire  signed [5:0] w_308_fu_3093_p4;
wire   [5:0] mul_ln73_312_fu_3107_p1;
wire  signed [11:0] mul_ln73_312_fu_3107_p2;
wire  signed [5:0] w_309_fu_3117_p4;
wire  signed [5:0] w_310_fu_3131_p4;
wire   [5:0] mul_ln73_314_fu_3145_p1;
wire  signed [11:0] mul_ln73_314_fu_3145_p2;
wire  signed [5:0] w_311_fu_3155_p4;
wire  signed [5:0] w_312_fu_3169_p4;
wire   [5:0] mul_ln73_316_fu_3183_p1;
wire  signed [11:0] mul_ln73_316_fu_3183_p2;
wire  signed [5:0] w_313_fu_3193_p4;
wire  signed [5:0] w_314_fu_3207_p4;
wire   [5:0] mul_ln73_318_fu_3221_p1;
wire  signed [11:0] mul_ln73_318_fu_3221_p2;
wire  signed [5:0] w_315_fu_3231_p4;
wire  signed [5:0] w_316_fu_3245_p4;
wire   [5:0] mul_ln73_320_fu_3259_p1;
wire  signed [11:0] mul_ln73_320_fu_3259_p2;
wire  signed [5:0] w_317_fu_3269_p4;
wire  signed [5:0] w_318_fu_3283_p4;
wire   [5:0] mul_ln73_322_fu_3297_p1;
wire  signed [11:0] mul_ln73_322_fu_3297_p2;
wire  signed [5:0] w_319_fu_3307_p4;
wire  signed [12:0] grp_fu_4822_p3;
wire  signed [13:0] grp_fu_4813_p3;
wire  signed [12:0] grp_fu_4831_p3;
wire  signed [12:0] grp_fu_4840_p3;
wire  signed [13:0] sext_ln58_312_fu_3330_p1;
wire  signed [13:0] sext_ln58_311_fu_3327_p1;
wire   [13:0] add_ln58_313_fu_3333_p2;
wire  signed [14:0] sext_ln58_313_fu_3339_p1;
wire  signed [14:0] sext_ln58_310_fu_3324_p1;
wire  signed [12:0] grp_fu_4849_p3;
wire  signed [12:0] grp_fu_4858_p3;
wire  signed [13:0] sext_ln58_316_fu_3352_p1;
wire  signed [13:0] sext_ln58_315_fu_3349_p1;
wire   [13:0] add_ln58_317_fu_3355_p2;
wire  signed [12:0] grp_fu_4867_p3;
wire  signed [12:0] grp_fu_4876_p3;
wire  signed [13:0] sext_ln58_319_fu_3368_p1;
wire  signed [13:0] sext_ln58_318_fu_3365_p1;
wire   [13:0] add_ln58_320_fu_3371_p2;
wire  signed [14:0] sext_ln58_320_fu_3377_p1;
wire  signed [14:0] sext_ln58_317_fu_3361_p1;
wire  signed [5:0] w_320_fu_3387_p4;
wire  signed [5:0] w_321_fu_3401_p4;
wire   [5:0] mul_ln73_325_fu_3415_p1;
wire  signed [11:0] mul_ln73_325_fu_3415_p2;
wire  signed [5:0] w_322_fu_3425_p4;
wire  signed [5:0] w_323_fu_3439_p4;
wire   [5:0] mul_ln73_327_fu_3453_p1;
wire  signed [11:0] mul_ln73_327_fu_3453_p2;
wire  signed [5:0] w_324_fu_3463_p4;
wire  signed [5:0] w_325_fu_3477_p4;
wire   [5:0] mul_ln73_329_fu_3491_p1;
wire  signed [11:0] mul_ln73_329_fu_3491_p2;
wire  signed [5:0] w_326_fu_3501_p4;
wire  signed [5:0] w_327_fu_3515_p4;
wire   [5:0] mul_ln73_331_fu_3529_p1;
wire  signed [11:0] mul_ln73_331_fu_3529_p2;
wire  signed [5:0] w_328_fu_3539_p4;
wire  signed [5:0] w_329_fu_3553_p4;
wire   [5:0] mul_ln73_333_fu_3567_p1;
wire  signed [11:0] mul_ln73_333_fu_3567_p2;
wire  signed [5:0] w_330_fu_3577_p4;
wire  signed [5:0] w_331_fu_3591_p4;
wire   [5:0] mul_ln73_335_fu_3605_p1;
wire  signed [11:0] mul_ln73_335_fu_3605_p2;
wire  signed [5:0] w_332_fu_3615_p4;
wire  signed [5:0] w_333_fu_3629_p4;
wire   [5:0] mul_ln73_337_fu_3643_p1;
wire  signed [11:0] mul_ln73_337_fu_3643_p2;
wire  signed [5:0] w_334_fu_3653_p4;
wire  signed [12:0] grp_fu_4894_p3;
wire  signed [13:0] grp_fu_4885_p3;
wire  signed [12:0] grp_fu_4903_p3;
wire  signed [12:0] grp_fu_4912_p3;
wire  signed [13:0] sext_ln58_327_fu_3676_p1;
wire  signed [13:0] sext_ln58_326_fu_3673_p1;
wire   [13:0] add_ln58_328_fu_3679_p2;
wire  signed [14:0] sext_ln58_328_fu_3685_p1;
wire  signed [14:0] sext_ln58_325_fu_3670_p1;
wire  signed [12:0] grp_fu_4921_p3;
wire  signed [12:0] grp_fu_4930_p3;
wire  signed [13:0] sext_ln58_331_fu_3698_p1;
wire  signed [13:0] sext_ln58_330_fu_3695_p1;
wire   [13:0] add_ln58_332_fu_3701_p2;
wire  signed [12:0] grp_fu_4939_p3;
wire  signed [12:0] grp_fu_4948_p3;
wire  signed [13:0] sext_ln58_334_fu_3714_p1;
wire  signed [13:0] sext_ln58_333_fu_3711_p1;
wire   [13:0] add_ln58_335_fu_3717_p2;
wire  signed [14:0] sext_ln58_335_fu_3723_p1;
wire  signed [14:0] sext_ln58_332_fu_3707_p1;
wire  signed [5:0] w_335_fu_3733_p4;
wire  signed [5:0] w_336_fu_3747_p4;
wire   [5:0] mul_ln73_340_fu_3761_p1;
wire  signed [11:0] mul_ln73_340_fu_3761_p2;
wire  signed [5:0] w_337_fu_3771_p4;
wire  signed [5:0] w_338_fu_3785_p4;
wire   [5:0] mul_ln73_342_fu_3799_p1;
wire  signed [11:0] mul_ln73_342_fu_3799_p2;
wire  signed [5:0] w_339_fu_3809_p4;
wire  signed [5:0] w_340_fu_3823_p4;
wire   [5:0] mul_ln73_344_fu_3837_p1;
wire  signed [11:0] mul_ln73_344_fu_3837_p2;
wire  signed [5:0] w_341_fu_3847_p4;
wire  signed [5:0] w_342_fu_3861_p4;
wire   [5:0] mul_ln73_346_fu_3875_p1;
wire  signed [11:0] mul_ln73_346_fu_3875_p2;
wire  signed [5:0] w_343_fu_3885_p4;
wire  signed [5:0] w_344_fu_3899_p4;
wire   [5:0] mul_ln73_348_fu_3913_p1;
wire  signed [11:0] mul_ln73_348_fu_3913_p2;
wire  signed [5:0] w_345_fu_3923_p4;
wire  signed [5:0] w_346_fu_3937_p4;
wire   [5:0] mul_ln73_350_fu_3951_p1;
wire  signed [11:0] mul_ln73_350_fu_3951_p2;
wire  signed [5:0] w_347_fu_3961_p4;
wire  signed [5:0] w_348_fu_3975_p4;
wire   [5:0] mul_ln73_352_fu_3989_p1;
wire  signed [11:0] mul_ln73_352_fu_3989_p2;
wire  signed [5:0] w_349_fu_3999_p4;
wire  signed [12:0] grp_fu_4966_p3;
wire  signed [13:0] grp_fu_4957_p3;
wire  signed [12:0] grp_fu_4975_p3;
wire  signed [12:0] grp_fu_4984_p3;
wire  signed [13:0] sext_ln58_342_fu_4022_p1;
wire  signed [13:0] sext_ln58_341_fu_4019_p1;
wire   [13:0] add_ln58_343_fu_4025_p2;
wire  signed [14:0] sext_ln58_343_fu_4031_p1;
wire  signed [14:0] sext_ln58_340_fu_4016_p1;
wire  signed [12:0] grp_fu_4993_p3;
wire  signed [12:0] grp_fu_5002_p3;
wire  signed [13:0] sext_ln58_346_fu_4044_p1;
wire  signed [13:0] sext_ln58_345_fu_4041_p1;
wire   [13:0] add_ln58_347_fu_4047_p2;
wire  signed [12:0] grp_fu_5011_p3;
wire  signed [12:0] grp_fu_5020_p3;
wire  signed [13:0] sext_ln58_349_fu_4060_p1;
wire  signed [13:0] sext_ln58_348_fu_4057_p1;
wire   [13:0] add_ln58_350_fu_4063_p2;
wire  signed [14:0] sext_ln58_350_fu_4069_p1;
wire  signed [14:0] sext_ln58_347_fu_4053_p1;
wire  signed [5:0] w_350_fu_4079_p4;
wire  signed [5:0] w_351_fu_4093_p4;
wire   [5:0] mul_ln73_355_fu_4107_p1;
wire  signed [11:0] mul_ln73_355_fu_4107_p2;
wire  signed [5:0] w_352_fu_4117_p4;
wire  signed [5:0] w_353_fu_4131_p4;
wire   [5:0] mul_ln73_357_fu_4145_p1;
wire  signed [11:0] mul_ln73_357_fu_4145_p2;
wire  signed [5:0] w_354_fu_4155_p4;
wire  signed [5:0] w_355_fu_4169_p4;
wire   [5:0] mul_ln73_359_fu_4183_p1;
wire  signed [11:0] mul_ln73_359_fu_4183_p2;
wire  signed [5:0] w_356_fu_4193_p4;
wire  signed [5:0] w_357_fu_4207_p4;
wire   [5:0] mul_ln73_361_fu_4221_p1;
wire  signed [11:0] mul_ln73_361_fu_4221_p2;
wire  signed [5:0] w_358_fu_4231_p4;
wire  signed [5:0] w_359_fu_4245_p4;
wire   [5:0] mul_ln73_363_fu_4259_p1;
wire  signed [11:0] mul_ln73_363_fu_4259_p2;
wire  signed [5:0] w_360_fu_4269_p4;
wire  signed [5:0] w_361_fu_4283_p4;
wire   [5:0] mul_ln73_365_fu_4297_p1;
wire  signed [11:0] mul_ln73_365_fu_4297_p2;
wire  signed [5:0] w_362_fu_4307_p4;
wire  signed [5:0] w_363_fu_4321_p4;
wire   [5:0] mul_ln73_367_fu_4335_p1;
wire  signed [11:0] mul_ln73_367_fu_4335_p2;
wire  signed [2:0] tmp_fu_4345_p4;
wire  signed [12:0] grp_fu_5038_p3;
wire  signed [13:0] grp_fu_5029_p3;
wire  signed [12:0] grp_fu_5047_p3;
wire  signed [12:0] grp_fu_5056_p3;
wire  signed [13:0] sext_ln58_357_fu_4368_p1;
wire  signed [13:0] sext_ln58_356_fu_4365_p1;
wire   [13:0] add_ln58_358_fu_4371_p2;
wire  signed [14:0] sext_ln58_358_fu_4377_p1;
wire  signed [14:0] sext_ln58_355_fu_4362_p1;
wire  signed [12:0] grp_fu_5065_p3;
wire  signed [12:0] grp_fu_5074_p3;
wire  signed [13:0] sext_ln58_361_fu_4390_p1;
wire  signed [13:0] sext_ln58_360_fu_4387_p1;
wire   [13:0] add_ln58_362_fu_4393_p2;
wire  signed [12:0] grp_fu_5083_p3;
wire  signed [12:0] grp_fu_5092_p3;
wire  signed [13:0] sext_ln58_364_fu_4406_p1;
wire  signed [13:0] sext_ln58_363_fu_4403_p1;
wire   [13:0] add_ln58_365_fu_4409_p2;
wire  signed [14:0] sext_ln58_365_fu_4415_p1;
wire  signed [14:0] sext_ln58_362_fu_4399_p1;
wire  signed [15:0] sext_ln58_291_fu_4452_p1;
wire  signed [15:0] sext_ln58_284_fu_4449_p1;
wire   [15:0] add_ln58_292_fu_4455_p2;
wire  signed [17:0] sext_ln46_13_fu_4445_p1;
wire  signed [17:0] sext_ln58_292_fu_4461_p1;
wire  signed [17:0] add_ln58_293_fu_4465_p2;
wire  signed [15:0] sext_ln58_306_fu_4482_p1;
wire  signed [15:0] sext_ln58_299_fu_4479_p1;
wire   [15:0] add_ln58_307_fu_4485_p2;
wire  signed [17:0] sext_ln46_12_fu_4441_p1;
wire  signed [17:0] sext_ln58_307_fu_4491_p1;
wire  signed [17:0] add_ln58_308_fu_4495_p2;
wire  signed [15:0] sext_ln58_321_fu_4512_p1;
wire  signed [15:0] sext_ln58_314_fu_4509_p1;
wire   [15:0] add_ln58_322_fu_4515_p2;
wire  signed [17:0] sext_ln46_11_fu_4437_p1;
wire  signed [17:0] sext_ln58_322_fu_4521_p1;
wire  signed [17:0] add_ln58_323_fu_4525_p2;
wire  signed [15:0] sext_ln58_336_fu_4542_p1;
wire  signed [15:0] sext_ln58_329_fu_4539_p1;
wire   [15:0] add_ln58_337_fu_4545_p2;
wire  signed [17:0] sext_ln46_10_fu_4433_p1;
wire  signed [17:0] sext_ln58_337_fu_4551_p1;
wire  signed [17:0] add_ln58_338_fu_4555_p2;
wire  signed [15:0] sext_ln58_351_fu_4572_p1;
wire  signed [15:0] sext_ln58_344_fu_4569_p1;
wire   [15:0] add_ln58_352_fu_4575_p2;
wire  signed [17:0] sext_ln46_9_fu_4429_p1;
wire  signed [17:0] sext_ln58_352_fu_4581_p1;
wire  signed [17:0] add_ln58_353_fu_4585_p2;
wire  signed [15:0] sext_ln58_366_fu_4602_p1;
wire  signed [15:0] sext_ln58_359_fu_4599_p1;
wire   [15:0] add_ln58_367_fu_4605_p2;
wire  signed [17:0] sext_ln46_fu_4425_p1;
wire  signed [17:0] sext_ln58_367_fu_4611_p1;
wire  signed [17:0] add_ln58_368_fu_4615_p2;
wire  signed [18:0] add_ln58_293_cast30_fu_4471_p1;
wire  signed [18:0] add_ln58_308_cast45_fu_4501_p1;
wire  signed [18:0] add_ln58_323_cast60_fu_4531_p1;
wire  signed [18:0] add_ln58_338_cast75_fu_4561_p1;
wire  signed [18:0] add_ln58_353_cast90_fu_4591_p1;
wire  signed [18:0] sext_ln46_14_fu_4621_p1;
wire   [5:0] grp_fu_4669_p1;
wire   [11:0] zext_ln73_fu_2015_p1;
wire   [5:0] grp_fu_4678_p1;
wire   [11:0] zext_ln73_59_fu_2101_p1;
wire   [5:0] grp_fu_4687_p1;
wire   [11:0] zext_ln73_61_fu_2187_p1;
wire   [5:0] grp_fu_4696_p1;
wire   [11:0] zext_ln73_63_fu_2273_p1;
wire   [5:0] grp_fu_4705_p1;
wire   [11:0] zext_ln73_65_fu_2359_p1;
wire   [5:0] grp_fu_4714_p1;
wire   [11:0] zext_ln73_67_fu_2445_p1;
wire   [5:0] grp_fu_4723_p1;
wire   [11:0] zext_ln73_69_fu_2531_p1;
wire   [5:0] grp_fu_4732_p1;
wire   [11:0] zext_ln73_71_fu_2617_p1;
wire   [5:0] grp_fu_4741_p1;
wire   [5:0] grp_fu_4750_p1;
wire   [5:0] grp_fu_4759_p1;
wire   [5:0] grp_fu_4768_p1;
wire   [5:0] grp_fu_4777_p1;
wire   [5:0] grp_fu_4786_p1;
wire   [5:0] grp_fu_4795_p1;
wire   [5:0] grp_fu_4804_p1;
wire   [5:0] grp_fu_4813_p1;
wire   [5:0] grp_fu_4822_p1;
wire   [5:0] grp_fu_4831_p1;
wire   [5:0] grp_fu_4840_p1;
wire   [5:0] grp_fu_4849_p1;
wire   [5:0] grp_fu_4858_p1;
wire   [5:0] grp_fu_4867_p1;
wire   [5:0] grp_fu_4876_p1;
wire   [5:0] grp_fu_4885_p1;
wire   [5:0] grp_fu_4894_p1;
wire   [5:0] grp_fu_4903_p1;
wire   [5:0] grp_fu_4912_p1;
wire   [5:0] grp_fu_4921_p1;
wire   [5:0] grp_fu_4930_p1;
wire   [5:0] grp_fu_4939_p1;
wire   [5:0] grp_fu_4948_p1;
wire   [5:0] grp_fu_4957_p1;
wire   [5:0] grp_fu_4966_p1;
wire   [5:0] grp_fu_4975_p1;
wire   [5:0] grp_fu_4984_p1;
wire   [5:0] grp_fu_4993_p1;
wire   [5:0] grp_fu_5002_p1;
wire   [5:0] grp_fu_5011_p1;
wire   [5:0] grp_fu_5020_p1;
wire   [5:0] grp_fu_5029_p1;
wire   [5:0] grp_fu_5038_p1;
wire   [5:0] grp_fu_5047_p1;
wire   [5:0] grp_fu_5056_p1;
wire   [5:0] grp_fu_5065_p1;
wire   [5:0] grp_fu_5074_p1;
wire   [5:0] grp_fu_5083_p1;
wire   [5:0] grp_fu_5092_p0;
reg   [18:0] ap_return_0_preg;
reg   [18:0] ap_return_1_preg;
reg   [18:0] ap_return_2_preg;
reg   [18:0] ap_return_3_preg;
reg   [18:0] ap_return_4_preg;
reg   [18:0] ap_return_5_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [8:0] grp_fu_5092_p00;
reg    ap_condition_453;
reg    ap_condition_37;
reg    ap_condition_447;
wire   [1:0] a_fu_1991_p1;
wire   [1:0] a_fu_1991_p3;
wire  signed [1:0] a_fu_1991_p5;
wire   [1:0] a_55_fu_2023_p1;
wire   [1:0] a_55_fu_2023_p3;
wire  signed [1:0] a_55_fu_2023_p5;
wire   [1:0] a_56_fu_2071_p1;
wire   [1:0] a_56_fu_2071_p3;
wire  signed [1:0] a_56_fu_2071_p5;
wire   [1:0] a_57_fu_2109_p1;
wire   [1:0] a_57_fu_2109_p3;
wire  signed [1:0] a_57_fu_2109_p5;
wire   [1:0] a_58_fu_2157_p1;
wire   [1:0] a_58_fu_2157_p3;
wire  signed [1:0] a_58_fu_2157_p5;
wire   [1:0] a_59_fu_2195_p1;
wire   [1:0] a_59_fu_2195_p3;
wire  signed [1:0] a_59_fu_2195_p5;
wire   [1:0] a_60_fu_2243_p1;
wire   [1:0] a_60_fu_2243_p3;
wire  signed [1:0] a_60_fu_2243_p5;
wire   [1:0] a_61_fu_2281_p1;
wire   [1:0] a_61_fu_2281_p3;
wire  signed [1:0] a_61_fu_2281_p5;
wire   [1:0] a_62_fu_2329_p1;
wire   [1:0] a_62_fu_2329_p3;
wire  signed [1:0] a_62_fu_2329_p5;
wire   [1:0] a_63_fu_2367_p1;
wire   [1:0] a_63_fu_2367_p3;
wire  signed [1:0] a_63_fu_2367_p5;
wire   [1:0] a_64_fu_2415_p1;
wire   [1:0] a_64_fu_2415_p3;
wire  signed [1:0] a_64_fu_2415_p5;
wire   [1:0] a_65_fu_2453_p1;
wire   [1:0] a_65_fu_2453_p3;
wire  signed [1:0] a_65_fu_2453_p5;
wire   [1:0] a_66_fu_2501_p1;
wire   [1:0] a_66_fu_2501_p3;
wire  signed [1:0] a_66_fu_2501_p5;
wire   [1:0] a_67_fu_2539_p1;
wire   [1:0] a_67_fu_2539_p3;
wire  signed [1:0] a_67_fu_2539_p5;
wire   [1:0] a_68_fu_2587_p1;
wire   [1:0] a_68_fu_2587_p3;
wire  signed [1:0] a_68_fu_2587_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_0_preg = 19'd0;
#0 ap_return_1_preg = 19'd0;
#0 ap_return_2_preg = 19'd0;
#0 ap_return_3_preg = 19'd0;
#0 ap_return_4_preg = 19'd0;
#0 ap_return_5_preg = 19'd0;
end

myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW #(
    .DataWidth( 537 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
w11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w11_address0),
    .ce0(w11_ce0_local),
    .q0(w11_q0)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U664(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1702_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1690_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1678_p4),
    .def(a_fu_1991_p7),
    .sel(w_index3_reg_525),
    .dout(a_fu_1991_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U665(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1666_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1654_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1642_p4),
    .def(a_55_fu_2023_p7),
    .sel(w_index3_reg_525),
    .dout(a_55_fu_2023_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U666(
    .din0(w_276_fu_2043_p4),
    .din1(mul_ln73_280_fu_2061_p1),
    .dout(mul_ln73_280_fu_2061_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U667(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1630_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1618_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1606_p4),
    .def(a_56_fu_2071_p7),
    .sel(w_index3_reg_525),
    .dout(a_56_fu_2071_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U668(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1594_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1582_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1570_p4),
    .def(a_57_fu_2109_p7),
    .sel(w_index3_reg_525),
    .dout(a_57_fu_2109_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U669(
    .din0(w_278_fu_2129_p4),
    .din1(mul_ln73_282_fu_2147_p1),
    .dout(mul_ln73_282_fu_2147_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U670(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1558_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1546_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1534_p4),
    .def(a_58_fu_2157_p7),
    .sel(w_index3_reg_525),
    .dout(a_58_fu_2157_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U671(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1522_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1510_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1498_p4),
    .def(a_59_fu_2195_p7),
    .sel(w_index3_reg_525),
    .dout(a_59_fu_2195_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U672(
    .din0(w_280_fu_2215_p4),
    .din1(mul_ln73_284_fu_2233_p1),
    .dout(mul_ln73_284_fu_2233_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U673(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1486_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1474_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1462_p4),
    .def(a_60_fu_2243_p7),
    .sel(w_index3_reg_525),
    .dout(a_60_fu_2243_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U674(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1450_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1438_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1426_p4),
    .def(a_61_fu_2281_p7),
    .sel(w_index3_reg_525),
    .dout(a_61_fu_2281_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U675(
    .din0(w_282_fu_2301_p4),
    .din1(mul_ln73_286_fu_2319_p1),
    .dout(mul_ln73_286_fu_2319_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U676(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1414_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1402_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1390_p4),
    .def(a_62_fu_2329_p7),
    .sel(w_index3_reg_525),
    .dout(a_62_fu_2329_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U677(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1378_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1366_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1354_p4),
    .def(a_63_fu_2367_p7),
    .sel(w_index3_reg_525),
    .dout(a_63_fu_2367_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U678(
    .din0(w_284_fu_2387_p4),
    .din1(mul_ln73_288_fu_2405_p1),
    .dout(mul_ln73_288_fu_2405_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U679(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1342_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1330_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1318_p4),
    .def(a_64_fu_2415_p7),
    .sel(w_index3_reg_525),
    .dout(a_64_fu_2415_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U680(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1306_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1294_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1282_p4),
    .def(a_65_fu_2453_p7),
    .sel(w_index3_reg_525),
    .dout(a_65_fu_2453_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U681(
    .din0(w_286_fu_2473_p4),
    .din1(mul_ln73_290_fu_2491_p1),
    .dout(mul_ln73_290_fu_2491_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U682(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1270_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1258_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1246_p4),
    .def(a_66_fu_2501_p7),
    .sel(w_index3_reg_525),
    .dout(a_66_fu_2501_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U683(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1234_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1222_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1210_p4),
    .def(a_67_fu_2539_p7),
    .sel(w_index3_reg_525),
    .dout(a_67_fu_2539_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U684(
    .din0(w_288_fu_2559_p4),
    .din1(mul_ln73_292_fu_2577_p1),
    .dout(mul_ln73_292_fu_2577_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U685(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1198_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1186_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1174_p4),
    .def(a_68_fu_2587_p7),
    .sel(w_index3_reg_525),
    .dout(a_68_fu_2587_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U686(
    .din0(w_291_fu_2709_p4),
    .din1(mul_ln73_295_fu_2723_p1),
    .dout(mul_ln73_295_fu_2723_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U687(
    .din0(w_293_fu_2747_p4),
    .din1(mul_ln73_297_fu_2761_p1),
    .dout(mul_ln73_297_fu_2761_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U688(
    .din0(w_295_fu_2785_p4),
    .din1(mul_ln73_299_fu_2799_p1),
    .dout(mul_ln73_299_fu_2799_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U689(
    .din0(w_297_fu_2823_p4),
    .din1(mul_ln73_301_fu_2837_p1),
    .dout(mul_ln73_301_fu_2837_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U690(
    .din0(w_299_fu_2861_p4),
    .din1(mul_ln73_303_fu_2875_p1),
    .dout(mul_ln73_303_fu_2875_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U691(
    .din0(w_301_fu_2899_p4),
    .din1(mul_ln73_305_fu_2913_p1),
    .dout(mul_ln73_305_fu_2913_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U692(
    .din0(w_303_fu_2937_p4),
    .din1(mul_ln73_307_fu_2951_p1),
    .dout(mul_ln73_307_fu_2951_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U693(
    .din0(w_306_fu_3055_p4),
    .din1(mul_ln73_310_fu_3069_p1),
    .dout(mul_ln73_310_fu_3069_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U694(
    .din0(w_308_fu_3093_p4),
    .din1(mul_ln73_312_fu_3107_p1),
    .dout(mul_ln73_312_fu_3107_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U695(
    .din0(w_310_fu_3131_p4),
    .din1(mul_ln73_314_fu_3145_p1),
    .dout(mul_ln73_314_fu_3145_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U696(
    .din0(w_312_fu_3169_p4),
    .din1(mul_ln73_316_fu_3183_p1),
    .dout(mul_ln73_316_fu_3183_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U697(
    .din0(w_314_fu_3207_p4),
    .din1(mul_ln73_318_fu_3221_p1),
    .dout(mul_ln73_318_fu_3221_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U698(
    .din0(w_316_fu_3245_p4),
    .din1(mul_ln73_320_fu_3259_p1),
    .dout(mul_ln73_320_fu_3259_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U699(
    .din0(w_318_fu_3283_p4),
    .din1(mul_ln73_322_fu_3297_p1),
    .dout(mul_ln73_322_fu_3297_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U700(
    .din0(w_321_fu_3401_p4),
    .din1(mul_ln73_325_fu_3415_p1),
    .dout(mul_ln73_325_fu_3415_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U701(
    .din0(w_323_fu_3439_p4),
    .din1(mul_ln73_327_fu_3453_p1),
    .dout(mul_ln73_327_fu_3453_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U702(
    .din0(w_325_fu_3477_p4),
    .din1(mul_ln73_329_fu_3491_p1),
    .dout(mul_ln73_329_fu_3491_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U703(
    .din0(w_327_fu_3515_p4),
    .din1(mul_ln73_331_fu_3529_p1),
    .dout(mul_ln73_331_fu_3529_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U704(
    .din0(w_329_fu_3553_p4),
    .din1(mul_ln73_333_fu_3567_p1),
    .dout(mul_ln73_333_fu_3567_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U705(
    .din0(w_331_fu_3591_p4),
    .din1(mul_ln73_335_fu_3605_p1),
    .dout(mul_ln73_335_fu_3605_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U706(
    .din0(w_333_fu_3629_p4),
    .din1(mul_ln73_337_fu_3643_p1),
    .dout(mul_ln73_337_fu_3643_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U707(
    .din0(w_336_fu_3747_p4),
    .din1(mul_ln73_340_fu_3761_p1),
    .dout(mul_ln73_340_fu_3761_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U708(
    .din0(w_338_fu_3785_p4),
    .din1(mul_ln73_342_fu_3799_p1),
    .dout(mul_ln73_342_fu_3799_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U709(
    .din0(w_340_fu_3823_p4),
    .din1(mul_ln73_344_fu_3837_p1),
    .dout(mul_ln73_344_fu_3837_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U710(
    .din0(w_342_fu_3861_p4),
    .din1(mul_ln73_346_fu_3875_p1),
    .dout(mul_ln73_346_fu_3875_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U711(
    .din0(w_344_fu_3899_p4),
    .din1(mul_ln73_348_fu_3913_p1),
    .dout(mul_ln73_348_fu_3913_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U712(
    .din0(w_346_fu_3937_p4),
    .din1(mul_ln73_350_fu_3951_p1),
    .dout(mul_ln73_350_fu_3951_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U713(
    .din0(w_348_fu_3975_p4),
    .din1(mul_ln73_352_fu_3989_p1),
    .dout(mul_ln73_352_fu_3989_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U714(
    .din0(w_351_fu_4093_p4),
    .din1(mul_ln73_355_fu_4107_p1),
    .dout(mul_ln73_355_fu_4107_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U715(
    .din0(w_353_fu_4131_p4),
    .din1(mul_ln73_357_fu_4145_p1),
    .dout(mul_ln73_357_fu_4145_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U716(
    .din0(w_355_fu_4169_p4),
    .din1(mul_ln73_359_fu_4183_p1),
    .dout(mul_ln73_359_fu_4183_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U717(
    .din0(w_357_fu_4207_p4),
    .din1(mul_ln73_361_fu_4221_p1),
    .dout(mul_ln73_361_fu_4221_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U718(
    .din0(w_359_fu_4245_p4),
    .din1(mul_ln73_363_fu_4259_p1),
    .dout(mul_ln73_363_fu_4259_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U719(
    .din0(w_361_fu_4283_p4),
    .din1(mul_ln73_365_fu_4297_p1),
    .dout(mul_ln73_365_fu_4297_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U720(
    .din0(w_363_fu_4321_p4),
    .din1(mul_ln73_367_fu_4335_p1),
    .dout(mul_ln73_367_fu_4335_p2)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U721(
    .din0(w_fu_2011_p1),
    .din1(grp_fu_4669_p1),
    .din2(grp_fu_4678_p3),
    .dout(grp_fu_4669_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U722(
    .din0(w_277_fu_2091_p4),
    .din1(grp_fu_4678_p1),
    .din2(mul_ln73_280_fu_2061_p2),
    .dout(grp_fu_4678_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U723(
    .din0(w_279_fu_2177_p4),
    .din1(grp_fu_4687_p1),
    .din2(mul_ln73_282_fu_2147_p2),
    .dout(grp_fu_4687_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U724(
    .din0(w_281_fu_2263_p4),
    .din1(grp_fu_4696_p1),
    .din2(mul_ln73_284_fu_2233_p2),
    .dout(grp_fu_4696_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U725(
    .din0(w_283_fu_2349_p4),
    .din1(grp_fu_4705_p1),
    .din2(mul_ln73_286_fu_2319_p2),
    .dout(grp_fu_4705_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U726(
    .din0(w_285_fu_2435_p4),
    .din1(grp_fu_4714_p1),
    .din2(mul_ln73_288_fu_2405_p2),
    .dout(grp_fu_4714_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U727(
    .din0(w_287_fu_2521_p4),
    .din1(grp_fu_4723_p1),
    .din2(mul_ln73_290_fu_2491_p2),
    .dout(grp_fu_4723_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U728(
    .din0(w_289_fu_2607_p4),
    .din1(grp_fu_4732_p1),
    .din2(mul_ln73_292_fu_2577_p2),
    .dout(grp_fu_4732_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U729(
    .din0(w_290_fu_2695_p4),
    .din1(grp_fu_4741_p1),
    .din2(grp_fu_4750_p3),
    .dout(grp_fu_4741_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U730(
    .din0(w_292_fu_2733_p4),
    .din1(grp_fu_4750_p1),
    .din2(mul_ln73_295_fu_2723_p2),
    .dout(grp_fu_4750_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U731(
    .din0(w_294_fu_2771_p4),
    .din1(grp_fu_4759_p1),
    .din2(mul_ln73_297_fu_2761_p2),
    .dout(grp_fu_4759_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U732(
    .din0(w_296_fu_2809_p4),
    .din1(grp_fu_4768_p1),
    .din2(mul_ln73_299_fu_2799_p2),
    .dout(grp_fu_4768_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U733(
    .din0(w_298_fu_2847_p4),
    .din1(grp_fu_4777_p1),
    .din2(mul_ln73_301_fu_2837_p2),
    .dout(grp_fu_4777_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U734(
    .din0(w_300_fu_2885_p4),
    .din1(grp_fu_4786_p1),
    .din2(mul_ln73_303_fu_2875_p2),
    .dout(grp_fu_4786_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U735(
    .din0(w_302_fu_2923_p4),
    .din1(grp_fu_4795_p1),
    .din2(mul_ln73_305_fu_2913_p2),
    .dout(grp_fu_4795_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U736(
    .din0(w_304_fu_2961_p4),
    .din1(grp_fu_4804_p1),
    .din2(mul_ln73_307_fu_2951_p2),
    .dout(grp_fu_4804_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U737(
    .din0(w_305_fu_3041_p4),
    .din1(grp_fu_4813_p1),
    .din2(grp_fu_4822_p3),
    .dout(grp_fu_4813_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U738(
    .din0(w_307_fu_3079_p4),
    .din1(grp_fu_4822_p1),
    .din2(mul_ln73_310_fu_3069_p2),
    .dout(grp_fu_4822_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U739(
    .din0(w_309_fu_3117_p4),
    .din1(grp_fu_4831_p1),
    .din2(mul_ln73_312_fu_3107_p2),
    .dout(grp_fu_4831_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U740(
    .din0(w_311_fu_3155_p4),
    .din1(grp_fu_4840_p1),
    .din2(mul_ln73_314_fu_3145_p2),
    .dout(grp_fu_4840_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U741(
    .din0(w_313_fu_3193_p4),
    .din1(grp_fu_4849_p1),
    .din2(mul_ln73_316_fu_3183_p2),
    .dout(grp_fu_4849_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U742(
    .din0(w_315_fu_3231_p4),
    .din1(grp_fu_4858_p1),
    .din2(mul_ln73_318_fu_3221_p2),
    .dout(grp_fu_4858_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U743(
    .din0(w_317_fu_3269_p4),
    .din1(grp_fu_4867_p1),
    .din2(mul_ln73_320_fu_3259_p2),
    .dout(grp_fu_4867_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U744(
    .din0(w_319_fu_3307_p4),
    .din1(grp_fu_4876_p1),
    .din2(mul_ln73_322_fu_3297_p2),
    .dout(grp_fu_4876_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U745(
    .din0(w_320_fu_3387_p4),
    .din1(grp_fu_4885_p1),
    .din2(grp_fu_4894_p3),
    .dout(grp_fu_4885_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U746(
    .din0(w_322_fu_3425_p4),
    .din1(grp_fu_4894_p1),
    .din2(mul_ln73_325_fu_3415_p2),
    .dout(grp_fu_4894_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U747(
    .din0(w_324_fu_3463_p4),
    .din1(grp_fu_4903_p1),
    .din2(mul_ln73_327_fu_3453_p2),
    .dout(grp_fu_4903_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U748(
    .din0(w_326_fu_3501_p4),
    .din1(grp_fu_4912_p1),
    .din2(mul_ln73_329_fu_3491_p2),
    .dout(grp_fu_4912_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U749(
    .din0(w_328_fu_3539_p4),
    .din1(grp_fu_4921_p1),
    .din2(mul_ln73_331_fu_3529_p2),
    .dout(grp_fu_4921_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U750(
    .din0(w_330_fu_3577_p4),
    .din1(grp_fu_4930_p1),
    .din2(mul_ln73_333_fu_3567_p2),
    .dout(grp_fu_4930_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U751(
    .din0(w_332_fu_3615_p4),
    .din1(grp_fu_4939_p1),
    .din2(mul_ln73_335_fu_3605_p2),
    .dout(grp_fu_4939_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U752(
    .din0(w_334_fu_3653_p4),
    .din1(grp_fu_4948_p1),
    .din2(mul_ln73_337_fu_3643_p2),
    .dout(grp_fu_4948_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U753(
    .din0(w_335_fu_3733_p4),
    .din1(grp_fu_4957_p1),
    .din2(grp_fu_4966_p3),
    .dout(grp_fu_4957_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U754(
    .din0(w_337_fu_3771_p4),
    .din1(grp_fu_4966_p1),
    .din2(mul_ln73_340_fu_3761_p2),
    .dout(grp_fu_4966_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U755(
    .din0(w_339_fu_3809_p4),
    .din1(grp_fu_4975_p1),
    .din2(mul_ln73_342_fu_3799_p2),
    .dout(grp_fu_4975_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U756(
    .din0(w_341_fu_3847_p4),
    .din1(grp_fu_4984_p1),
    .din2(mul_ln73_344_fu_3837_p2),
    .dout(grp_fu_4984_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U757(
    .din0(w_343_fu_3885_p4),
    .din1(grp_fu_4993_p1),
    .din2(mul_ln73_346_fu_3875_p2),
    .dout(grp_fu_4993_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U758(
    .din0(w_345_fu_3923_p4),
    .din1(grp_fu_5002_p1),
    .din2(mul_ln73_348_fu_3913_p2),
    .dout(grp_fu_5002_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U759(
    .din0(w_347_fu_3961_p4),
    .din1(grp_fu_5011_p1),
    .din2(mul_ln73_350_fu_3951_p2),
    .dout(grp_fu_5011_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U760(
    .din0(w_349_fu_3999_p4),
    .din1(grp_fu_5020_p1),
    .din2(mul_ln73_352_fu_3989_p2),
    .dout(grp_fu_5020_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U761(
    .din0(w_350_fu_4079_p4),
    .din1(grp_fu_5029_p1),
    .din2(grp_fu_5038_p3),
    .dout(grp_fu_5029_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U762(
    .din0(w_352_fu_4117_p4),
    .din1(grp_fu_5038_p1),
    .din2(mul_ln73_355_fu_4107_p2),
    .dout(grp_fu_5038_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U763(
    .din0(w_354_fu_4155_p4),
    .din1(grp_fu_5047_p1),
    .din2(mul_ln73_357_fu_4145_p2),
    .dout(grp_fu_5047_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U764(
    .din0(w_356_fu_4193_p4),
    .din1(grp_fu_5056_p1),
    .din2(mul_ln73_359_fu_4183_p2),
    .dout(grp_fu_5056_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U765(
    .din0(w_358_fu_4231_p4),
    .din1(grp_fu_5065_p1),
    .din2(mul_ln73_361_fu_4221_p2),
    .dout(grp_fu_5065_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U766(
    .din0(w_360_fu_4269_p4),
    .din1(grp_fu_5074_p1),
    .din2(mul_ln73_363_fu_4259_p2),
    .dout(grp_fu_5074_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U767(
    .din0(w_362_fu_4307_p4),
    .din1(grp_fu_5083_p1),
    .din2(mul_ln73_365_fu_4297_p2),
    .dout(grp_fu_5083_p3)
);

myproject_mac_muladd_6ns_3s_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6ns_3s_12s_13_1_1_U768(
    .din0(grp_fu_5092_p0),
    .din1(tmp_fu_4345_p4),
    .din2(mul_ln73_367_fu_4335_p2),
    .dout(grp_fu_5092_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_0_preg <= add_ln58_293_cast30_fu_4471_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_1_preg <= add_ln58_308_cast45_fu_4501_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_2_preg <= add_ln58_323_cast60_fu_4531_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_3_preg <= add_ln58_338_cast75_fu_4561_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_4_preg <= add_ln58_353_cast90_fu_4591_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_5_preg <= sext_ln46_14_fu_4621_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_75;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_76;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_77;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_78;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_513_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_149_i14_reg_1710 <= empty_fu_4475_p1;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_149_i14_reg_1710 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_2910_i12_reg_1724 <= empty_92_fu_4505_p1;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_2910_i12_reg_1724 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_4411_i10_reg_1738 <= empty_93_fu_4535_p1;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_4411_i10_reg_1738 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_5912_i8_reg_1752 <= empty_94_fu_4565_p1;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_5912_i8_reg_1752 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_7413_i6_reg_1766 <= empty_95_fu_4595_p1;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_7413_i6_reg_1766 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_8914_i4_reg_1780 <= trunc_ln46_fu_4625_p1;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_8914_i4_reg_1780 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_5336 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_509 <= 1'd0;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_5336 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_509 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_447)) begin
        if ((do_init_reg_509 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_5336 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index3_reg_525 <= w_index_reg_5331;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_5336 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index3_reg_525 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln58_284_reg_5340 <= add_ln58_284_fu_2651_p2;
        add_ln58_291_reg_5345 <= add_ln58_291_fu_2689_p2;
        add_ln58_299_reg_5350 <= add_ln58_299_fu_2997_p2;
        add_ln58_306_reg_5355 <= add_ln58_306_fu_3035_p2;
        add_ln58_314_reg_5360 <= add_ln58_314_fu_3343_p2;
        add_ln58_321_reg_5365 <= add_ln58_321_fu_3381_p2;
        add_ln58_329_reg_5370 <= add_ln58_329_fu_3689_p2;
        add_ln58_336_reg_5375 <= add_ln58_336_fu_3727_p2;
        add_ln58_344_reg_5380 <= add_ln58_344_fu_4035_p2;
        add_ln58_351_reg_5385 <= add_ln58_351_fu_4073_p2;
        add_ln58_359_reg_5390 <= add_ln58_359_fu_4381_p2;
        add_ln58_366_reg_5395 <= add_ln58_366_fu_4419_p2;
        icmp_ln46_reg_5336 <= icmp_ln46_fu_1985_p2;
        icmp_ln46_reg_5336_pp0_iter1_reg <= icmp_ln46_reg_5336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_5331 <= w_index_fu_1979_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_453)) begin
        if ((icmp_ln46_reg_5336 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_513_p6 = 1'd1;
        end else if ((icmp_ln46_reg_5336 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_513_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_513_p6 = do_init_reg_509;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_513_p6 = do_init_reg_509;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1174_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1174_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1186_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1186_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1198_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1198_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1210_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1210_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1222_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1222_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1234_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1234_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1246_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1246_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1258_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1258_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1270_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1270_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1282_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1282_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1294_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1294_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1306_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1306_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1318_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1318_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1330_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1330_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1342_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1342_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1354_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1354_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1366_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1366_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1378_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1378_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1390_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1390_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1402_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1402_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1414_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1414_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1426_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1426_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1438_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1438_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1450_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1450_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1462_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1462_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1474_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1474_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1486_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1486_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1498_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1498_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1510_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1510_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1522_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1522_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1534_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1534_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1546_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1546_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1558_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1558_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1570_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1570_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1582_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1582_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1594_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1594_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1606_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1606_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1618_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1618_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1630_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1630_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1642_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1642_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1654_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1654_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1666_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1666_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1678_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1678_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1690_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1690_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
    end
end

always @ (*) begin
    if ((do_init_reg_509 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1702_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1702_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_453)) begin
        if ((icmp_ln46_reg_5336 == 1'd1)) begin
            ap_phi_mux_w_index3_phi_fu_529_p6 = 2'd0;
        end else if ((icmp_ln46_reg_5336 == 1'd0)) begin
            ap_phi_mux_w_index3_phi_fu_529_p6 = w_index_reg_5331;
        end else begin
            ap_phi_mux_w_index3_phi_fu_529_p6 = w_index3_reg_525;
        end
    end else begin
        ap_phi_mux_w_index3_phi_fu_529_p6 = w_index3_reg_525;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_1985_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_0 = add_ln58_293_cast30_fu_4471_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_1 = add_ln58_308_cast45_fu_4501_p1;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_2 = add_ln58_323_cast60_fu_4531_p1;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_3 = add_ln58_338_cast75_fu_4561_p1;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_4 = add_ln58_353_cast90_fu_4591_p1;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_5336_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_5 = sext_ln46_14_fu_4621_p1;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w11_ce0_local = 1'b1;
    end else begin
        w11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_55_fu_2023_p7 = 'bx;

assign a_56_fu_2071_p7 = 'bx;

assign a_57_fu_2109_p7 = 'bx;

assign a_58_fu_2157_p7 = 'bx;

assign a_59_fu_2195_p7 = 'bx;

assign a_60_fu_2243_p7 = 'bx;

assign a_61_fu_2281_p7 = 'bx;

assign a_62_fu_2329_p7 = 'bx;

assign a_63_fu_2367_p7 = 'bx;

assign a_64_fu_2415_p7 = 'bx;

assign a_65_fu_2453_p7 = 'bx;

assign a_66_fu_2501_p7 = 'bx;

assign a_67_fu_2539_p7 = 'bx;

assign a_68_fu_2587_p7 = 'bx;

assign a_fu_1991_p7 = 'bx;

assign add_ln58_283_fu_2641_p2 = ($signed(sext_ln58_282_fu_2638_p1) + $signed(sext_ln58_281_fu_2635_p1));

assign add_ln58_284_fu_2651_p2 = ($signed(sext_ln58_283_fu_2647_p1) + $signed(sext_ln58_280_fu_2632_p1));

assign add_ln58_287_fu_2663_p2 = ($signed(sext_ln58_286_fu_2660_p1) + $signed(sext_ln58_285_fu_2657_p1));

assign add_ln58_290_fu_2679_p2 = ($signed(sext_ln58_289_fu_2676_p1) + $signed(sext_ln58_288_fu_2673_p1));

assign add_ln58_291_fu_2689_p2 = ($signed(sext_ln58_290_fu_2685_p1) + $signed(sext_ln58_287_fu_2669_p1));

assign add_ln58_292_fu_4455_p2 = ($signed(sext_ln58_291_fu_4452_p1) + $signed(sext_ln58_284_fu_4449_p1));

assign add_ln58_293_cast30_fu_4471_p1 = add_ln58_293_fu_4465_p2;

assign add_ln58_293_fu_4465_p2 = ($signed(sext_ln46_13_fu_4445_p1) + $signed(sext_ln58_292_fu_4461_p1));

assign add_ln58_298_fu_2987_p2 = ($signed(sext_ln58_297_fu_2984_p1) + $signed(sext_ln58_296_fu_2981_p1));

assign add_ln58_299_fu_2997_p2 = ($signed(sext_ln58_298_fu_2993_p1) + $signed(sext_ln58_295_fu_2978_p1));

assign add_ln58_302_fu_3009_p2 = ($signed(sext_ln58_301_fu_3006_p1) + $signed(sext_ln58_300_fu_3003_p1));

assign add_ln58_305_fu_3025_p2 = ($signed(sext_ln58_304_fu_3022_p1) + $signed(sext_ln58_303_fu_3019_p1));

assign add_ln58_306_fu_3035_p2 = ($signed(sext_ln58_305_fu_3031_p1) + $signed(sext_ln58_302_fu_3015_p1));

assign add_ln58_307_fu_4485_p2 = ($signed(sext_ln58_306_fu_4482_p1) + $signed(sext_ln58_299_fu_4479_p1));

assign add_ln58_308_cast45_fu_4501_p1 = add_ln58_308_fu_4495_p2;

assign add_ln58_308_fu_4495_p2 = ($signed(sext_ln46_12_fu_4441_p1) + $signed(sext_ln58_307_fu_4491_p1));

assign add_ln58_313_fu_3333_p2 = ($signed(sext_ln58_312_fu_3330_p1) + $signed(sext_ln58_311_fu_3327_p1));

assign add_ln58_314_fu_3343_p2 = ($signed(sext_ln58_313_fu_3339_p1) + $signed(sext_ln58_310_fu_3324_p1));

assign add_ln58_317_fu_3355_p2 = ($signed(sext_ln58_316_fu_3352_p1) + $signed(sext_ln58_315_fu_3349_p1));

assign add_ln58_320_fu_3371_p2 = ($signed(sext_ln58_319_fu_3368_p1) + $signed(sext_ln58_318_fu_3365_p1));

assign add_ln58_321_fu_3381_p2 = ($signed(sext_ln58_320_fu_3377_p1) + $signed(sext_ln58_317_fu_3361_p1));

assign add_ln58_322_fu_4515_p2 = ($signed(sext_ln58_321_fu_4512_p1) + $signed(sext_ln58_314_fu_4509_p1));

assign add_ln58_323_cast60_fu_4531_p1 = add_ln58_323_fu_4525_p2;

assign add_ln58_323_fu_4525_p2 = ($signed(sext_ln46_11_fu_4437_p1) + $signed(sext_ln58_322_fu_4521_p1));

assign add_ln58_328_fu_3679_p2 = ($signed(sext_ln58_327_fu_3676_p1) + $signed(sext_ln58_326_fu_3673_p1));

assign add_ln58_329_fu_3689_p2 = ($signed(sext_ln58_328_fu_3685_p1) + $signed(sext_ln58_325_fu_3670_p1));

assign add_ln58_332_fu_3701_p2 = ($signed(sext_ln58_331_fu_3698_p1) + $signed(sext_ln58_330_fu_3695_p1));

assign add_ln58_335_fu_3717_p2 = ($signed(sext_ln58_334_fu_3714_p1) + $signed(sext_ln58_333_fu_3711_p1));

assign add_ln58_336_fu_3727_p2 = ($signed(sext_ln58_335_fu_3723_p1) + $signed(sext_ln58_332_fu_3707_p1));

assign add_ln58_337_fu_4545_p2 = ($signed(sext_ln58_336_fu_4542_p1) + $signed(sext_ln58_329_fu_4539_p1));

assign add_ln58_338_cast75_fu_4561_p1 = add_ln58_338_fu_4555_p2;

assign add_ln58_338_fu_4555_p2 = ($signed(sext_ln46_10_fu_4433_p1) + $signed(sext_ln58_337_fu_4551_p1));

assign add_ln58_343_fu_4025_p2 = ($signed(sext_ln58_342_fu_4022_p1) + $signed(sext_ln58_341_fu_4019_p1));

assign add_ln58_344_fu_4035_p2 = ($signed(sext_ln58_343_fu_4031_p1) + $signed(sext_ln58_340_fu_4016_p1));

assign add_ln58_347_fu_4047_p2 = ($signed(sext_ln58_346_fu_4044_p1) + $signed(sext_ln58_345_fu_4041_p1));

assign add_ln58_350_fu_4063_p2 = ($signed(sext_ln58_349_fu_4060_p1) + $signed(sext_ln58_348_fu_4057_p1));

assign add_ln58_351_fu_4073_p2 = ($signed(sext_ln58_350_fu_4069_p1) + $signed(sext_ln58_347_fu_4053_p1));

assign add_ln58_352_fu_4575_p2 = ($signed(sext_ln58_351_fu_4572_p1) + $signed(sext_ln58_344_fu_4569_p1));

assign add_ln58_353_cast90_fu_4591_p1 = add_ln58_353_fu_4585_p2;

assign add_ln58_353_fu_4585_p2 = ($signed(sext_ln46_9_fu_4429_p1) + $signed(sext_ln58_352_fu_4581_p1));

assign add_ln58_358_fu_4371_p2 = ($signed(sext_ln58_357_fu_4368_p1) + $signed(sext_ln58_356_fu_4365_p1));

assign add_ln58_359_fu_4381_p2 = ($signed(sext_ln58_358_fu_4377_p1) + $signed(sext_ln58_355_fu_4362_p1));

assign add_ln58_362_fu_4393_p2 = ($signed(sext_ln58_361_fu_4390_p1) + $signed(sext_ln58_360_fu_4387_p1));

assign add_ln58_365_fu_4409_p2 = ($signed(sext_ln58_364_fu_4406_p1) + $signed(sext_ln58_363_fu_4403_p1));

assign add_ln58_366_fu_4419_p2 = ($signed(sext_ln58_365_fu_4415_p1) + $signed(sext_ln58_362_fu_4399_p1));

assign add_ln58_367_fu_4605_p2 = ($signed(sext_ln58_366_fu_4602_p1) + $signed(sext_ln58_359_fu_4599_p1));

assign add_ln58_368_fu_4615_p2 = ($signed(sext_ln46_fu_4425_p1) + $signed(sext_ln58_367_fu_4611_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_37 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_447 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_453 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 = 'bx;

assign empty_92_fu_4505_p1 = add_ln58_308_fu_4495_p2[16:0];

assign empty_93_fu_4535_p1 = add_ln58_323_fu_4525_p2[16:0];

assign empty_94_fu_4565_p1 = add_ln58_338_fu_4555_p2[16:0];

assign empty_95_fu_4595_p1 = add_ln58_353_fu_4585_p2[16:0];

assign empty_fu_4475_p1 = add_ln58_293_fu_4465_p2[16:0];

assign grp_fu_4669_p1 = zext_ln73_fu_2015_p1;

assign grp_fu_4678_p1 = zext_ln73_59_fu_2101_p1;

assign grp_fu_4687_p1 = zext_ln73_61_fu_2187_p1;

assign grp_fu_4696_p1 = zext_ln73_63_fu_2273_p1;

assign grp_fu_4705_p1 = zext_ln73_65_fu_2359_p1;

assign grp_fu_4714_p1 = zext_ln73_67_fu_2445_p1;

assign grp_fu_4723_p1 = zext_ln73_69_fu_2531_p1;

assign grp_fu_4732_p1 = zext_ln73_71_fu_2617_p1;

assign grp_fu_4741_p1 = zext_ln73_fu_2015_p1;

assign grp_fu_4750_p1 = zext_ln73_59_fu_2101_p1;

assign grp_fu_4759_p1 = zext_ln73_61_fu_2187_p1;

assign grp_fu_4768_p1 = zext_ln73_63_fu_2273_p1;

assign grp_fu_4777_p1 = zext_ln73_65_fu_2359_p1;

assign grp_fu_4786_p1 = zext_ln73_67_fu_2445_p1;

assign grp_fu_4795_p1 = zext_ln73_69_fu_2531_p1;

assign grp_fu_4804_p1 = zext_ln73_71_fu_2617_p1;

assign grp_fu_4813_p1 = zext_ln73_fu_2015_p1;

assign grp_fu_4822_p1 = zext_ln73_59_fu_2101_p1;

assign grp_fu_4831_p1 = zext_ln73_61_fu_2187_p1;

assign grp_fu_4840_p1 = zext_ln73_63_fu_2273_p1;

assign grp_fu_4849_p1 = zext_ln73_65_fu_2359_p1;

assign grp_fu_4858_p1 = zext_ln73_67_fu_2445_p1;

assign grp_fu_4867_p1 = zext_ln73_69_fu_2531_p1;

assign grp_fu_4876_p1 = zext_ln73_71_fu_2617_p1;

assign grp_fu_4885_p1 = zext_ln73_fu_2015_p1;

assign grp_fu_4894_p1 = zext_ln73_59_fu_2101_p1;

assign grp_fu_4903_p1 = zext_ln73_61_fu_2187_p1;

assign grp_fu_4912_p1 = zext_ln73_63_fu_2273_p1;

assign grp_fu_4921_p1 = zext_ln73_65_fu_2359_p1;

assign grp_fu_4930_p1 = zext_ln73_67_fu_2445_p1;

assign grp_fu_4939_p1 = zext_ln73_69_fu_2531_p1;

assign grp_fu_4948_p1 = zext_ln73_71_fu_2617_p1;

assign grp_fu_4957_p1 = zext_ln73_fu_2015_p1;

assign grp_fu_4966_p1 = zext_ln73_59_fu_2101_p1;

assign grp_fu_4975_p1 = zext_ln73_61_fu_2187_p1;

assign grp_fu_4984_p1 = zext_ln73_63_fu_2273_p1;

assign grp_fu_4993_p1 = zext_ln73_65_fu_2359_p1;

assign grp_fu_5002_p1 = zext_ln73_67_fu_2445_p1;

assign grp_fu_5011_p1 = zext_ln73_69_fu_2531_p1;

assign grp_fu_5020_p1 = zext_ln73_71_fu_2617_p1;

assign grp_fu_5029_p1 = zext_ln73_fu_2015_p1;

assign grp_fu_5038_p1 = zext_ln73_59_fu_2101_p1;

assign grp_fu_5047_p1 = zext_ln73_61_fu_2187_p1;

assign grp_fu_5056_p1 = zext_ln73_63_fu_2273_p1;

assign grp_fu_5065_p1 = zext_ln73_65_fu_2359_p1;

assign grp_fu_5074_p1 = zext_ln73_67_fu_2445_p1;

assign grp_fu_5083_p1 = zext_ln73_69_fu_2531_p1;

assign grp_fu_5092_p0 = grp_fu_5092_p00;

assign grp_fu_5092_p00 = a_68_fu_2587_p9;

assign icmp_ln46_fu_1985_p2 = ((ap_phi_mux_w_index3_phi_fu_529_p6 == 2'd2) ? 1'b1 : 1'b0);

assign mul_ln73_280_fu_2061_p1 = zext_ln73_58_fu_2053_p1;

assign mul_ln73_282_fu_2147_p1 = zext_ln73_60_fu_2139_p1;

assign mul_ln73_284_fu_2233_p1 = zext_ln73_62_fu_2225_p1;

assign mul_ln73_286_fu_2319_p1 = zext_ln73_64_fu_2311_p1;

assign mul_ln73_288_fu_2405_p1 = zext_ln73_66_fu_2397_p1;

assign mul_ln73_290_fu_2491_p1 = zext_ln73_68_fu_2483_p1;

assign mul_ln73_292_fu_2577_p1 = zext_ln73_70_fu_2569_p1;

assign mul_ln73_295_fu_2723_p1 = zext_ln73_58_fu_2053_p1;

assign mul_ln73_297_fu_2761_p1 = zext_ln73_60_fu_2139_p1;

assign mul_ln73_299_fu_2799_p1 = zext_ln73_62_fu_2225_p1;

assign mul_ln73_301_fu_2837_p1 = zext_ln73_64_fu_2311_p1;

assign mul_ln73_303_fu_2875_p1 = zext_ln73_66_fu_2397_p1;

assign mul_ln73_305_fu_2913_p1 = zext_ln73_68_fu_2483_p1;

assign mul_ln73_307_fu_2951_p1 = zext_ln73_70_fu_2569_p1;

assign mul_ln73_310_fu_3069_p1 = zext_ln73_58_fu_2053_p1;

assign mul_ln73_312_fu_3107_p1 = zext_ln73_60_fu_2139_p1;

assign mul_ln73_314_fu_3145_p1 = zext_ln73_62_fu_2225_p1;

assign mul_ln73_316_fu_3183_p1 = zext_ln73_64_fu_2311_p1;

assign mul_ln73_318_fu_3221_p1 = zext_ln73_66_fu_2397_p1;

assign mul_ln73_320_fu_3259_p1 = zext_ln73_68_fu_2483_p1;

assign mul_ln73_322_fu_3297_p1 = zext_ln73_70_fu_2569_p1;

assign mul_ln73_325_fu_3415_p1 = zext_ln73_58_fu_2053_p1;

assign mul_ln73_327_fu_3453_p1 = zext_ln73_60_fu_2139_p1;

assign mul_ln73_329_fu_3491_p1 = zext_ln73_62_fu_2225_p1;

assign mul_ln73_331_fu_3529_p1 = zext_ln73_64_fu_2311_p1;

assign mul_ln73_333_fu_3567_p1 = zext_ln73_66_fu_2397_p1;

assign mul_ln73_335_fu_3605_p1 = zext_ln73_68_fu_2483_p1;

assign mul_ln73_337_fu_3643_p1 = zext_ln73_70_fu_2569_p1;

assign mul_ln73_340_fu_3761_p1 = zext_ln73_58_fu_2053_p1;

assign mul_ln73_342_fu_3799_p1 = zext_ln73_60_fu_2139_p1;

assign mul_ln73_344_fu_3837_p1 = zext_ln73_62_fu_2225_p1;

assign mul_ln73_346_fu_3875_p1 = zext_ln73_64_fu_2311_p1;

assign mul_ln73_348_fu_3913_p1 = zext_ln73_66_fu_2397_p1;

assign mul_ln73_350_fu_3951_p1 = zext_ln73_68_fu_2483_p1;

assign mul_ln73_352_fu_3989_p1 = zext_ln73_70_fu_2569_p1;

assign mul_ln73_355_fu_4107_p1 = zext_ln73_58_fu_2053_p1;

assign mul_ln73_357_fu_4145_p1 = zext_ln73_60_fu_2139_p1;

assign mul_ln73_359_fu_4183_p1 = zext_ln73_62_fu_2225_p1;

assign mul_ln73_361_fu_4221_p1 = zext_ln73_64_fu_2311_p1;

assign mul_ln73_363_fu_4259_p1 = zext_ln73_66_fu_2397_p1;

assign mul_ln73_365_fu_4297_p1 = zext_ln73_68_fu_2483_p1;

assign mul_ln73_367_fu_4335_p1 = zext_ln73_70_fu_2569_p1;

assign sext_ln46_10_fu_4433_p1 = $signed(conv_i_i22_5912_i8_reg_1752);

assign sext_ln46_11_fu_4437_p1 = $signed(conv_i_i22_4411_i10_reg_1738);

assign sext_ln46_12_fu_4441_p1 = $signed(conv_i_i22_2910_i12_reg_1724);

assign sext_ln46_13_fu_4445_p1 = $signed(conv_i_i22_149_i14_reg_1710);

assign sext_ln46_14_fu_4621_p1 = add_ln58_368_fu_4615_p2;

assign sext_ln46_9_fu_4429_p1 = $signed(conv_i_i22_7413_i6_reg_1766);

assign sext_ln46_fu_4425_p1 = $signed(conv_i_i22_8914_i4_reg_1780);

assign sext_ln58_280_fu_2632_p1 = grp_fu_4669_p3;

assign sext_ln58_281_fu_2635_p1 = grp_fu_4687_p3;

assign sext_ln58_282_fu_2638_p1 = grp_fu_4696_p3;

assign sext_ln58_283_fu_2647_p1 = $signed(add_ln58_283_fu_2641_p2);

assign sext_ln58_284_fu_4449_p1 = $signed(add_ln58_284_reg_5340);

assign sext_ln58_285_fu_2657_p1 = grp_fu_4705_p3;

assign sext_ln58_286_fu_2660_p1 = grp_fu_4714_p3;

assign sext_ln58_287_fu_2669_p1 = $signed(add_ln58_287_fu_2663_p2);

assign sext_ln58_288_fu_2673_p1 = grp_fu_4723_p3;

assign sext_ln58_289_fu_2676_p1 = grp_fu_4732_p3;

assign sext_ln58_290_fu_2685_p1 = $signed(add_ln58_290_fu_2679_p2);

assign sext_ln58_291_fu_4452_p1 = $signed(add_ln58_291_reg_5345);

assign sext_ln58_292_fu_4461_p1 = $signed(add_ln58_292_fu_4455_p2);

assign sext_ln58_295_fu_2978_p1 = grp_fu_4741_p3;

assign sext_ln58_296_fu_2981_p1 = grp_fu_4759_p3;

assign sext_ln58_297_fu_2984_p1 = grp_fu_4768_p3;

assign sext_ln58_298_fu_2993_p1 = $signed(add_ln58_298_fu_2987_p2);

assign sext_ln58_299_fu_4479_p1 = $signed(add_ln58_299_reg_5350);

assign sext_ln58_300_fu_3003_p1 = grp_fu_4777_p3;

assign sext_ln58_301_fu_3006_p1 = grp_fu_4786_p3;

assign sext_ln58_302_fu_3015_p1 = $signed(add_ln58_302_fu_3009_p2);

assign sext_ln58_303_fu_3019_p1 = grp_fu_4795_p3;

assign sext_ln58_304_fu_3022_p1 = grp_fu_4804_p3;

assign sext_ln58_305_fu_3031_p1 = $signed(add_ln58_305_fu_3025_p2);

assign sext_ln58_306_fu_4482_p1 = $signed(add_ln58_306_reg_5355);

assign sext_ln58_307_fu_4491_p1 = $signed(add_ln58_307_fu_4485_p2);

assign sext_ln58_310_fu_3324_p1 = grp_fu_4813_p3;

assign sext_ln58_311_fu_3327_p1 = grp_fu_4831_p3;

assign sext_ln58_312_fu_3330_p1 = grp_fu_4840_p3;

assign sext_ln58_313_fu_3339_p1 = $signed(add_ln58_313_fu_3333_p2);

assign sext_ln58_314_fu_4509_p1 = $signed(add_ln58_314_reg_5360);

assign sext_ln58_315_fu_3349_p1 = grp_fu_4849_p3;

assign sext_ln58_316_fu_3352_p1 = grp_fu_4858_p3;

assign sext_ln58_317_fu_3361_p1 = $signed(add_ln58_317_fu_3355_p2);

assign sext_ln58_318_fu_3365_p1 = grp_fu_4867_p3;

assign sext_ln58_319_fu_3368_p1 = grp_fu_4876_p3;

assign sext_ln58_320_fu_3377_p1 = $signed(add_ln58_320_fu_3371_p2);

assign sext_ln58_321_fu_4512_p1 = $signed(add_ln58_321_reg_5365);

assign sext_ln58_322_fu_4521_p1 = $signed(add_ln58_322_fu_4515_p2);

assign sext_ln58_325_fu_3670_p1 = grp_fu_4885_p3;

assign sext_ln58_326_fu_3673_p1 = grp_fu_4903_p3;

assign sext_ln58_327_fu_3676_p1 = grp_fu_4912_p3;

assign sext_ln58_328_fu_3685_p1 = $signed(add_ln58_328_fu_3679_p2);

assign sext_ln58_329_fu_4539_p1 = $signed(add_ln58_329_reg_5370);

assign sext_ln58_330_fu_3695_p1 = grp_fu_4921_p3;

assign sext_ln58_331_fu_3698_p1 = grp_fu_4930_p3;

assign sext_ln58_332_fu_3707_p1 = $signed(add_ln58_332_fu_3701_p2);

assign sext_ln58_333_fu_3711_p1 = grp_fu_4939_p3;

assign sext_ln58_334_fu_3714_p1 = grp_fu_4948_p3;

assign sext_ln58_335_fu_3723_p1 = $signed(add_ln58_335_fu_3717_p2);

assign sext_ln58_336_fu_4542_p1 = $signed(add_ln58_336_reg_5375);

assign sext_ln58_337_fu_4551_p1 = $signed(add_ln58_337_fu_4545_p2);

assign sext_ln58_340_fu_4016_p1 = grp_fu_4957_p3;

assign sext_ln58_341_fu_4019_p1 = grp_fu_4975_p3;

assign sext_ln58_342_fu_4022_p1 = grp_fu_4984_p3;

assign sext_ln58_343_fu_4031_p1 = $signed(add_ln58_343_fu_4025_p2);

assign sext_ln58_344_fu_4569_p1 = $signed(add_ln58_344_reg_5380);

assign sext_ln58_345_fu_4041_p1 = grp_fu_4993_p3;

assign sext_ln58_346_fu_4044_p1 = grp_fu_5002_p3;

assign sext_ln58_347_fu_4053_p1 = $signed(add_ln58_347_fu_4047_p2);

assign sext_ln58_348_fu_4057_p1 = grp_fu_5011_p3;

assign sext_ln58_349_fu_4060_p1 = grp_fu_5020_p3;

assign sext_ln58_350_fu_4069_p1 = $signed(add_ln58_350_fu_4063_p2);

assign sext_ln58_351_fu_4572_p1 = $signed(add_ln58_351_reg_5385);

assign sext_ln58_352_fu_4581_p1 = $signed(add_ln58_352_fu_4575_p2);

assign sext_ln58_355_fu_4362_p1 = grp_fu_5029_p3;

assign sext_ln58_356_fu_4365_p1 = grp_fu_5047_p3;

assign sext_ln58_357_fu_4368_p1 = grp_fu_5056_p3;

assign sext_ln58_358_fu_4377_p1 = $signed(add_ln58_358_fu_4371_p2);

assign sext_ln58_359_fu_4599_p1 = $signed(add_ln58_359_reg_5390);

assign sext_ln58_360_fu_4387_p1 = grp_fu_5065_p3;

assign sext_ln58_361_fu_4390_p1 = grp_fu_5074_p3;

assign sext_ln58_362_fu_4399_p1 = $signed(add_ln58_362_fu_4393_p2);

assign sext_ln58_363_fu_4403_p1 = grp_fu_5083_p3;

assign sext_ln58_364_fu_4406_p1 = grp_fu_5092_p3;

assign sext_ln58_365_fu_4415_p1 = $signed(add_ln58_365_fu_4409_p2);

assign sext_ln58_366_fu_4602_p1 = $signed(add_ln58_366_reg_5395);

assign sext_ln58_367_fu_4611_p1 = $signed(add_ln58_367_fu_4605_p2);

assign tmp_fu_4345_p4 = {{w11_q0[536:534]}};

assign trunc_ln46_fu_4625_p1 = add_ln58_368_fu_4615_p2[16:0];

assign w11_address0 = zext_ln46_fu_1974_p1;

assign w_276_fu_2043_p4 = {{w11_q0[11:6]}};

assign w_277_fu_2091_p4 = {{w11_q0[17:12]}};

assign w_278_fu_2129_p4 = {{w11_q0[23:18]}};

assign w_279_fu_2177_p4 = {{w11_q0[29:24]}};

assign w_280_fu_2215_p4 = {{w11_q0[35:30]}};

assign w_281_fu_2263_p4 = {{w11_q0[41:36]}};

assign w_282_fu_2301_p4 = {{w11_q0[47:42]}};

assign w_283_fu_2349_p4 = {{w11_q0[53:48]}};

assign w_284_fu_2387_p4 = {{w11_q0[59:54]}};

assign w_285_fu_2435_p4 = {{w11_q0[65:60]}};

assign w_286_fu_2473_p4 = {{w11_q0[71:66]}};

assign w_287_fu_2521_p4 = {{w11_q0[77:72]}};

assign w_288_fu_2559_p4 = {{w11_q0[83:78]}};

assign w_289_fu_2607_p4 = {{w11_q0[89:84]}};

assign w_290_fu_2695_p4 = {{w11_q0[95:90]}};

assign w_291_fu_2709_p4 = {{w11_q0[101:96]}};

assign w_292_fu_2733_p4 = {{w11_q0[107:102]}};

assign w_293_fu_2747_p4 = {{w11_q0[113:108]}};

assign w_294_fu_2771_p4 = {{w11_q0[119:114]}};

assign w_295_fu_2785_p4 = {{w11_q0[125:120]}};

assign w_296_fu_2809_p4 = {{w11_q0[131:126]}};

assign w_297_fu_2823_p4 = {{w11_q0[137:132]}};

assign w_298_fu_2847_p4 = {{w11_q0[143:138]}};

assign w_299_fu_2861_p4 = {{w11_q0[149:144]}};

assign w_300_fu_2885_p4 = {{w11_q0[155:150]}};

assign w_301_fu_2899_p4 = {{w11_q0[161:156]}};

assign w_302_fu_2923_p4 = {{w11_q0[167:162]}};

assign w_303_fu_2937_p4 = {{w11_q0[173:168]}};

assign w_304_fu_2961_p4 = {{w11_q0[179:174]}};

assign w_305_fu_3041_p4 = {{w11_q0[185:180]}};

assign w_306_fu_3055_p4 = {{w11_q0[191:186]}};

assign w_307_fu_3079_p4 = {{w11_q0[197:192]}};

assign w_308_fu_3093_p4 = {{w11_q0[203:198]}};

assign w_309_fu_3117_p4 = {{w11_q0[209:204]}};

assign w_310_fu_3131_p4 = {{w11_q0[215:210]}};

assign w_311_fu_3155_p4 = {{w11_q0[221:216]}};

assign w_312_fu_3169_p4 = {{w11_q0[227:222]}};

assign w_313_fu_3193_p4 = {{w11_q0[233:228]}};

assign w_314_fu_3207_p4 = {{w11_q0[239:234]}};

assign w_315_fu_3231_p4 = {{w11_q0[245:240]}};

assign w_316_fu_3245_p4 = {{w11_q0[251:246]}};

assign w_317_fu_3269_p4 = {{w11_q0[257:252]}};

assign w_318_fu_3283_p4 = {{w11_q0[263:258]}};

assign w_319_fu_3307_p4 = {{w11_q0[269:264]}};

assign w_320_fu_3387_p4 = {{w11_q0[275:270]}};

assign w_321_fu_3401_p4 = {{w11_q0[281:276]}};

assign w_322_fu_3425_p4 = {{w11_q0[287:282]}};

assign w_323_fu_3439_p4 = {{w11_q0[293:288]}};

assign w_324_fu_3463_p4 = {{w11_q0[299:294]}};

assign w_325_fu_3477_p4 = {{w11_q0[305:300]}};

assign w_326_fu_3501_p4 = {{w11_q0[311:306]}};

assign w_327_fu_3515_p4 = {{w11_q0[317:312]}};

assign w_328_fu_3539_p4 = {{w11_q0[323:318]}};

assign w_329_fu_3553_p4 = {{w11_q0[329:324]}};

assign w_330_fu_3577_p4 = {{w11_q0[335:330]}};

assign w_331_fu_3591_p4 = {{w11_q0[341:336]}};

assign w_332_fu_3615_p4 = {{w11_q0[347:342]}};

assign w_333_fu_3629_p4 = {{w11_q0[353:348]}};

assign w_334_fu_3653_p4 = {{w11_q0[359:354]}};

assign w_335_fu_3733_p4 = {{w11_q0[365:360]}};

assign w_336_fu_3747_p4 = {{w11_q0[371:366]}};

assign w_337_fu_3771_p4 = {{w11_q0[377:372]}};

assign w_338_fu_3785_p4 = {{w11_q0[383:378]}};

assign w_339_fu_3809_p4 = {{w11_q0[389:384]}};

assign w_340_fu_3823_p4 = {{w11_q0[395:390]}};

assign w_341_fu_3847_p4 = {{w11_q0[401:396]}};

assign w_342_fu_3861_p4 = {{w11_q0[407:402]}};

assign w_343_fu_3885_p4 = {{w11_q0[413:408]}};

assign w_344_fu_3899_p4 = {{w11_q0[419:414]}};

assign w_345_fu_3923_p4 = {{w11_q0[425:420]}};

assign w_346_fu_3937_p4 = {{w11_q0[431:426]}};

assign w_347_fu_3961_p4 = {{w11_q0[437:432]}};

assign w_348_fu_3975_p4 = {{w11_q0[443:438]}};

assign w_349_fu_3999_p4 = {{w11_q0[449:444]}};

assign w_350_fu_4079_p4 = {{w11_q0[455:450]}};

assign w_351_fu_4093_p4 = {{w11_q0[461:456]}};

assign w_352_fu_4117_p4 = {{w11_q0[467:462]}};

assign w_353_fu_4131_p4 = {{w11_q0[473:468]}};

assign w_354_fu_4155_p4 = {{w11_q0[479:474]}};

assign w_355_fu_4169_p4 = {{w11_q0[485:480]}};

assign w_356_fu_4193_p4 = {{w11_q0[491:486]}};

assign w_357_fu_4207_p4 = {{w11_q0[497:492]}};

assign w_358_fu_4231_p4 = {{w11_q0[503:498]}};

assign w_359_fu_4245_p4 = {{w11_q0[509:504]}};

assign w_360_fu_4269_p4 = {{w11_q0[515:510]}};

assign w_361_fu_4283_p4 = {{w11_q0[521:516]}};

assign w_362_fu_4307_p4 = {{w11_q0[527:522]}};

assign w_363_fu_4321_p4 = {{w11_q0[533:528]}};

assign w_fu_2011_p1 = w11_q0[5:0];

assign w_index_fu_1979_p2 = (ap_phi_mux_w_index3_phi_fu_529_p6 + 2'd1);

assign zext_ln46_fu_1974_p1 = ap_phi_mux_w_index3_phi_fu_529_p6;

assign zext_ln73_58_fu_2053_p1 = a_55_fu_2023_p9;

assign zext_ln73_59_fu_2101_p1 = a_56_fu_2071_p9;

assign zext_ln73_60_fu_2139_p1 = a_57_fu_2109_p9;

assign zext_ln73_61_fu_2187_p1 = a_58_fu_2157_p9;

assign zext_ln73_62_fu_2225_p1 = a_59_fu_2195_p9;

assign zext_ln73_63_fu_2273_p1 = a_60_fu_2243_p9;

assign zext_ln73_64_fu_2311_p1 = a_61_fu_2281_p9;

assign zext_ln73_65_fu_2359_p1 = a_62_fu_2329_p9;

assign zext_ln73_66_fu_2397_p1 = a_63_fu_2367_p9;

assign zext_ln73_67_fu_2445_p1 = a_64_fu_2415_p9;

assign zext_ln73_68_fu_2483_p1 = a_65_fu_2453_p9;

assign zext_ln73_69_fu_2531_p1 = a_66_fu_2501_p9;

assign zext_ln73_70_fu_2569_p1 = a_67_fu_2539_p9;

assign zext_ln73_71_fu_2617_p1 = a_68_fu_2587_p9;

assign zext_ln73_fu_2015_p1 = a_fu_1991_p9;

endmodule //myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s
