# Generated by Yosys 0.33 (git sha1 2584903a060)
autoidx 2
attribute \top 1
attribute \src "examples/patterns/basic/and/verilog/and_mux.v:1.1-13.10"
module \and_mux
  attribute \src "examples/patterns/basic/and/verilog/and_mux.v:11.16-11.28"
  wire $ternary$examples/patterns/basic/and/verilog/and_mux.v:11$1_Y
  attribute \src "examples/patterns/basic/and/verilog/and_mux.v:3.12-3.13"
  wire input 1 \a
  attribute \src "examples/patterns/basic/and/verilog/and_mux.v:4.12-4.13"
  wire input 2 \b
  attribute \src "examples/patterns/basic/and/verilog/and_mux.v:5.12-5.13"
  wire output 3 \y
  attribute \src "examples/patterns/basic/and/verilog/and_mux.v:11.16-11.28"
  cell $mux $ternary$examples/patterns/basic/and/verilog/and_mux.v:11$1
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \b
    connect \S \a
    connect \Y $ternary$examples/patterns/basic/and/verilog/and_mux.v:11$1_Y
  end
  connect \y $ternary$examples/patterns/basic/and/verilog/and_mux.v:11$1_Y
end
