WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500048 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000048 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250049 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250049 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 35363376 heartbeat IPC: 0.3293 cumulative IPC: 0.1717 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 93105586 heartbeat IPC: 0.1732 cumulative IPC: 0.1727 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 150423713 heartbeat IPC: 0.1745 cumulative IPC: 0.1734 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 207216612 heartbeat IPC: 0.1761 cumulative IPC: 0.1742 (Simulation time: 00 hr 10 min 47 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 263731379 heartbeat IPC: 0.1769 cumulative IPC: 0.1748 (Simulation time: 00 hr 13 min 35 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 319766412 heartbeat IPC: 0.1785 cumulative IPC: 0.1754 (Simulation time: 00 hr 16 min 23 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 375447770 heartbeat IPC: 0.1796 cumulative IPC: 0.1761 (Simulation time: 00 hr 19 min 09 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 430669590 heartbeat IPC: 0.1811 cumulative IPC: 0.1767 (Simulation time: 00 hr 21 min 55 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 485651442 heartbeat IPC: 0.1819 cumulative IPC: 0.1773 (Simulation time: 00 hr 24 min 39 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_415.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000000 cycles: 542907832 heartbeat IPC: 0.1747 cumulative IPC: 0.177 (Simulation time: 00 hr 27 min 30 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 565886419 cumulative IPC: 0.1767 (Simulation time: 00 hr 28 min 57 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 565886419 cumulative IPC: 0.1767 (Simulation time: 00 hr 28 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_415.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1767 instructions: 100000000 cycles: 565886419
CPU 0 Branch Prediction Accuracy: 77.32% MPKI: 66.96 Average ROB Occupancy at Mispredict: 2.924
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00067
BRANCH_CONDITIONAL: 67
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   19599304 HIT:   14900089 MISS:    4699215
L1D LOAD         ACCESS:   17757036 HIT:   14539861 MISS:    3217175
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:       1764 HIT:       1436 MISS:        328
L1D TRANSLATION  ACCESS:    1840504 HIT:     358792 MISS:    1481712
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 153.6 cycles
L1I TOTAL        ACCESS:       1980 HIT:       1936 MISS:         44
L1I LOAD         ACCESS:       1980 HIT:       1936 MISS:         44
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 165.9 cycles
L2C TOTAL        ACCESS:    4106895 HIT:     488137 MISS:    3618758
L2C LOAD         ACCESS:    2625208 HIT:      33595 MISS:    2591613
L2C RFO          ACCESS:         79 HIT:          7 MISS:         72
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:        244 HIT:        159 MISS:         85
L2C TRANSLATION  ACCESS:    1481364 HIT:     454376 MISS:    1026988
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 187.2 cycles
LLC TOTAL        ACCESS:    3618937 HIT:     293874 MISS:    3325063
LLC LOAD         ACCESS:    2591613 HIT:     198157 MISS:    2393456
LLC RFO          ACCESS:         72 HIT:         13 MISS:         59
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        264 HIT:         94 MISS:        170
LLC TRANSLATION  ACCESS:    1026988 HIT:      95610 MISS:     931378
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 181 cycles
cpu0_DTLB TOTAL        ACCESS:   17613862 HIT:   15231337 MISS:    2382525
cpu0_DTLB LOAD         ACCESS:   17613862 HIT:   15231337 MISS:    2382525
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 97.8 cycles
cpu0_ITLB TOTAL        ACCESS:       1703 HIT:       1510 MISS:        193
cpu0_ITLB LOAD         ACCESS:       1703 HIT:       1510 MISS:        193
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 66.92 cycles
cpu0_STLB TOTAL        ACCESS:    1987490 HIT:     497743 MISS:    1489747
cpu0_STLB LOAD         ACCESS:    1987490 HIT:     497743 MISS:    1489747
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 145.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      38682
  ROW_BUFFER_MISS:    3286211
 AVG DBUS CONGESTED CYCLE: 3.771
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        140
  FULL:         68
