Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Jul 17 16:38:11 2018
| Host         : Admin-pc running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file deal_voice_control_sets_placed.rpt
| Design       : deal_voice
| Device       : xc7a200t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    53 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           55 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             118 |           54 |
| Yes          | No                    | No                     |             613 |          169 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              59 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                      Enable Signal                                                     |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  firh/firControl0/nextstate_reg[1]_i_2_n_0 |                                                                                                                        |                                                         |                1 |              2 |
|  DCM/inst/clk_out1                         | D2/q_reg[10]                                                                                                           | reset_IBUF                                              |                2 |              4 |
|  DCM/inst/clk_out1                         | changevoice/control/InCopy                                                                                             | reset_IBUF                                              |                2 |              5 |
|  DCM/inst/clk_out1                         | D2/q_reg[10]                                                                                                           |                                                         |                3 |              5 |
|  DCM/inst/clk_out2                         |                                                                                                                        | reset_IBUF                                              |                2 |              9 |
|  DCM/inst/clk_out1                         |                                                                                                                        | reset_IBUF                                              |                4 |             10 |
|  DCM/inst/clk_out1                         | changevoice/control/E[0]                                                                                               | reset_IBUF                                              |                4 |             10 |
|  DCM/inst/clk_out1                         | D2/ready                                                                                                               | reset_IBUF                                              |                6 |             10 |
|  DCM/inst/clk_out1                         | firh/firControl0/oe                                                                                                    |                                                         |                6 |             16 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/smoothController0/OutEn                                                                       |                                                         |                5 |             16 |
|  DCM/inst/clk_out1                         | changevoice/control/FirOe                                                                                              |                                                         |                4 |             16 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                   |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_960_1023_0_2_i_1_n_0 |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_959_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_768_831_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0   |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_576_639_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_448_511_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_256_319_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_0_2_i_1_n_0  |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0     |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_960_1023_0_2_i_1_n_0               |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_959_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_768_831_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                 |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_576_639_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_448_511_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         | changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_256_319_0_2_i_1_n_0                |                                                         |                6 |             22 |
|  DCM/inst/clk_out1                         |                                                                                                                        | changevoice/smoothFilter/smoothController0/q_reg[23][0] |               11 |             24 |
|  BCLK_OBUF_BUFG                            |                                                                                                                        |                                                         |                8 |             24 |
|  BCLK_OBUF_BUFG                            | de_coder/v1/q_8/E[0]                                                                                                   |                                                         |                6 |             24 |
|  BCLK_OBUF_BUFG                            | de_coder/v1/q_8/q_reg[23][0]                                                                                           |                                                         |                6 |             24 |
| ~BCLK_OBUF_BUFG                            |                                                                                                                        |                                                         |                8 |             24 |
|  DCM/inst/clk_out1                         | changevoice/control/OutBufWea                                                                                          | changevoice/inputaddr/c3/ProcessStart                   |               12 |             30 |
|  DCM/inst/clk_out1                         |                                                                                                                        | firh/firControl0/SR[0]                                  |               18 |             37 |
|  DCM/inst/clk_out1                         |                                                                                                                        | changevoice/control/FirStart                            |               19 |             38 |
|  DCM/inst/clk_out1                         |                                                                                                                        |                                                         |               38 |             44 |
|  DCM/inst/clk_out1                         | D2/ready                                                                                                               |                                                         |              139 |            512 |
+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 5      |                     2 |
| 9      |                     1 |
| 10     |                     3 |
| 16+    |                    45 |
+--------+-----------------------+


