Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 17:01:04 2019
| Host         : DESKTOP-K0CKIO3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: Mouse_Clk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 2850 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dpt1/slowclk/slowclock_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fll1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vrt1/slowclk/slowclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21377 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.191      -94.862                     29                  391        0.228        0.000                      0                  391        3.000        0.000                       0                   238  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.630}        9.259           108.000         
  clk_out1_clk_wiz_0_1  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   5.285        0.000                      0                  169        0.228        0.000                      0                  169        3.000        0.000                       0                   149  
  clk_out1_clk_wiz_0         -7.191      -94.862                     29                  186        0.266        0.000                      0                  186        4.130        0.000                       0                    75  
  clk_out1_clk_wiz_0_1        2.442        0.000                      0                    3        0.895        0.000                      0                    3        4.130        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.393        0.000                      0                   12        0.489        0.000                      0                   12  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.153        0.000                      0                   36        0.391        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 vc1/count2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.076ns (23.032%)  route 3.596ns (76.968%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.637     5.158    vc1/CLK_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  vc1/count2_reg[1]/Q
                         net (fo=10, routed)          0.942     6.556    vc1/count2_reg[1]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.680 r  vc1/sclk_i_18/O
                         net (fo=1, routed)           0.670     7.350    vc1/sclk_i_18_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.474 r  vc1/sclk_i_15/O
                         net (fo=1, routed)           0.650     8.125    vc1/sclk_i_15_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.249 r  vc1/sclk_i_10/O
                         net (fo=1, routed)           0.711     8.960    vc1/sclk_i_10_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.084 r  vc1/sclk_i_4/O
                         net (fo=1, routed)           0.622     9.706    vc1/sclk_i_4_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.830 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.830    vc1/sclk_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.520    14.861    vc1/CLK_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)        0.029    15.115    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 c0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.704ns (21.984%)  route 2.498ns (78.016%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  c0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[5]/Q
                         net (fo=2, routed)           1.035     6.578    c0/counter[5]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.818     7.520    c0/counter[11]_i_4_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.644 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.646     8.290    c0/counter[11]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  c0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  c0/counter_reg[5]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    14.623    c0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 c0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.704ns (21.984%)  route 2.498ns (78.016%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  c0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[5]/Q
                         net (fo=2, routed)           1.035     6.578    c0/counter[5]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.818     7.520    c0/counter[11]_i_4_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.644 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.646     8.290    c0/counter[11]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  c0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  c0/counter_reg[6]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    14.623    c0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 c0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.704ns (21.984%)  route 2.498ns (78.016%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  c0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[5]/Q
                         net (fo=2, routed)           1.035     6.578    c0/counter[5]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.818     7.520    c0/counter[11]_i_4_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.644 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.646     8.290    c0/counter[11]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  c0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  c0/counter_reg[7]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    14.623    c0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 c0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.704ns (21.984%)  route 2.498ns (78.016%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  c0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[5]/Q
                         net (fo=2, routed)           1.035     6.578    c0/counter[5]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.818     7.520    c0/counter[11]_i_4_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.644 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.646     8.290    c0/counter[11]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  c0/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  c0/counter_reg[8]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    14.623    c0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.552ns (17.825%)  route 2.545ns (82.175%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.713     6.256    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.352 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.832     8.184    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518    14.859    vc1/CLK_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X61Y46         FDRE (Setup_fdre_C_R)       -0.429    14.583    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.552ns (17.819%)  route 2.546ns (82.181%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.713     6.256    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.352 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.833     8.185    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.519    14.860    vc1/CLK_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X61Y48         FDRE (Setup_fdre_C_R)       -0.429    14.584    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.552ns (17.819%)  route 2.546ns (82.181%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.713     6.256    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.352 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.833     8.185    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.519    14.860    vc1/CLK_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X61Y48         FDRE (Setup_fdre_C_R)       -0.429    14.584    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.552ns (17.825%)  route 2.545ns (82.175%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.713     6.256    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.352 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.832     8.184    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518    14.859    vc1/CLK_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X61Y46         FDRE (Setup_fdre_C_R)       -0.429    14.583    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.552ns (17.825%)  route 2.545ns (82.175%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.713     6.256    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.352 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.832     8.184    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518    14.859    vc1/CLK_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X61Y46         FDRE (Setup_fdre_C_R)       -0.429    14.583    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  6.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vc1/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.068%)  route 0.171ns (47.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    vc1/CLK_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  vc1/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vc1/count2_reg[5]/Q
                         net (fo=10, routed)          0.171     1.790    vc1/count2_reg[5]
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.835    vc1/sclk_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.867     1.994    vc1/CLK_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism             -0.478     1.516    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.091     1.607    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/SLOW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.800%)  route 0.125ns (35.200%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[2]/Q
                         net (fo=2, routed)           0.062     1.650    c0/counter[2]
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.695 r  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.064     1.759    c0/counter[11]_i_4_n_0
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.804 r  c0/SLOW_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.804    c0/SLOW_CLK_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  c0/SLOW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.833     1.960    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.091     1.551    c0/SLOW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clr1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.726    clr1/slowclk/counter_reg[11]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clr1/slowclk/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    clr1/slowclk/counter_reg[8]_i_1_n_4
    SLICE_X3Y22          FDRE                                         r  clr1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.853     1.980    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    clr1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.582     1.465    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clr1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.723    clr1/slowclk/counter_reg[19]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  clr1/slowclk/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    clr1/slowclk/counter_reg[16]_i_1_n_4
    SLICE_X3Y24          FDRE                                         r  clr1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.850     1.977    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    clr1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.586     1.469    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clr1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.727    clr1/slowclk/counter_reg[3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  clr1/slowclk/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    clr1/slowclk/counter_reg[0]_i_1_n_4
    SLICE_X3Y20          FDRE                                         r  clr1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.855     1.982    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    clr1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vrt1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vrt1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.589     1.472    vrt1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  vrt1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vrt1/slowclk/slowclock_reg/Q
                         net (fo=5, routed)           0.168     1.781    vrt1/slowclk/clock
    SLICE_X1Y17          LUT5 (Prop_lut5_I4_O)        0.045     1.826 r  vrt1/slowclk/slowclock_i_1__3/O
                         net (fo=1, routed)           0.000     1.826    vrt1/slowclk/slowclock_i_1__3_n_0
    SLICE_X1Y17          FDRE                                         r  vrt1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.858     1.985    vrt1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  vrt1/slowclk/slowclock_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091     1.563    vrt1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clr1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.726    clr1/slowclk/counter_reg[15]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clr1/slowclk/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    clr1/slowclk/counter_reg[12]_i_1_n_4
    SLICE_X3Y23          FDRE                                         r  clr1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     1.978    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    clr1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  clr1/slowclk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clr1/slowclk/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.729    clr1/slowclk/counter_reg[7]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  clr1/slowclk/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    clr1/slowclk/counter_reg[4]_i_1_n_4
    SLICE_X3Y21          FDRE                                         r  clr1/slowclk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     1.981    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  clr1/slowclk/counter_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    clr1/slowclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vc1/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.478    vc1/CLK_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  vc1/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vc1/count2_reg[11]/Q
                         net (fo=4, routed)           0.120     1.739    vc1/count2_reg[11]
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  vc1/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    vc1/count2_reg[8]_i_1_n_4
    SLICE_X61Y48         FDRE                                         r  vc1/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.865     1.992    vc1/CLK_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.105     1.583    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 fll1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fll1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.581     1.464    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  fll1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  fll1/slowclk/slowclock_reg/Q
                         net (fo=7, routed)           0.170     1.775    fll1/slowclk/clock
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  fll1/slowclk/slowclock_i_1__2/O
                         net (fo=1, routed)           0.000     1.820    fll1/slowclk/slowclock_i_1__2_n_0
    SLICE_X5Y23          FDRE                                         r  fll1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.849     1.976    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  fll1/slowclk/slowclock_reg/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.091     1.555    fll1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y49     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y49     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y47     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y47     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y47     c0/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y49     c0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y49     c0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y47     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y47     c0/counter_reg[2]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y22      clr1/slowclk/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y22      clr1/slowclk/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y23      clr1/slowclk/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y23      clr1/slowclk/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y23      clr1/slowclk/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y23      clr1/slowclk/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           29  Failing Endpoints,  Worst Slack       -7.191ns,  Total Violation      -94.862ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.191ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.369ns  (logic 7.950ns (48.566%)  route 8.419ns (51.434%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.566     5.087    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1006, routed)        0.969     6.512    d10/VGA_CONTROL/out[2]
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.636    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.186 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.186    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.300    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.640     8.054    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.178 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.683     8.861    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.702 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           0.851    13.553    d3/VGA_Red_Grid50_in[1]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.124    13.677 r  d3/VGA_RED[3]_i_183/O
                         net (fo=1, routed)           0.000    13.677    d3/VGA_RED[3]_i_183_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.227 r  d3/VGA_RED_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.227    d3/VGA_RED_reg[3]_i_132_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.341    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  d3/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.455    d3/VGA_RED_reg[3]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  d3/VGA_RED_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.569    d10/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.882 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_130/O[3]
                         net (fo=1, routed)           1.156    16.038    d10/VGA_CONTROL_n_286
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.306    16.344 r  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.628    16.972    d10/VGA_RED_reg[3]_7
    SLICE_X29Y6          LUT3 (Prop_lut3_I1_O)        0.124    17.096 r  d10/VGA_RED[3]_i_109/O
                         net (fo=2, routed)           0.151    17.247    d10/VGA_BLUE_reg[3]_16
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.371 r  d10/VGA_RED[3]_i_117/O
                         net (fo=1, routed)           0.154    17.525    vi1/VGA_Red_Grid5__0_23
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.649 f  vi1/VGA_RED[3]_i_66/O
                         net (fo=2, routed)           0.620    18.269    vi1/VGA_RED[3]_i_66_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.393 f  vi1/VGA_RED[3]_i_51/O
                         net (fo=4, routed)           0.691    19.084    vi1/VGA_RED[3]_i_51_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.208 f  vi1/VGA_RED[3]_i_20/O
                         net (fo=3, routed)           0.173    19.381    vi1/VGA_RED[3]_i_20_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I1_O)        0.124    19.505 f  vi1/VGA_RED[3]_i_27/O
                         net (fo=2, routed)           0.812    20.317    vi1/VGA_Gvol[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124    20.441 r  vi1/VGA_RED[3]_i_7/O
                         net (fo=12, routed)          0.891    21.333    vi1/VGA_RED[3]_i_7_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124    21.457 r  vi1/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    21.457    d10/R_colour_reg[3]_1
    SLICE_X31Y5          FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.445    14.046    d10/clk_out1
    SLICE_X31Y5          FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X31Y5          FDRE (Setup_fdre_C_D)        0.032    14.265    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -21.457    
  -------------------------------------------------------------------
                         slack                                 -7.191    

Slack (VIOLATED) :        -7.016ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.195ns  (logic 7.950ns (49.090%)  route 8.245ns (50.910%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.566     5.087    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1006, routed)        0.969     6.512    d10/VGA_CONTROL/out[2]
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.636    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.186 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.186    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.300    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.640     8.054    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.178 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.683     8.861    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.702 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           0.851    13.553    d3/VGA_Red_Grid50_in[1]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.124    13.677 r  d3/VGA_RED[3]_i_183/O
                         net (fo=1, routed)           0.000    13.677    d3/VGA_RED[3]_i_183_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.227 r  d3/VGA_RED_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.227    d3/VGA_RED_reg[3]_i_132_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.341    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  d3/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.455    d3/VGA_RED_reg[3]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  d3/VGA_RED_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.569    d10/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.882 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_130/O[3]
                         net (fo=1, routed)           1.156    16.038    d10/VGA_CONTROL_n_286
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.306    16.344 r  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.628    16.972    d10/VGA_RED_reg[3]_7
    SLICE_X29Y6          LUT3 (Prop_lut3_I1_O)        0.124    17.096 r  d10/VGA_RED[3]_i_109/O
                         net (fo=2, routed)           0.151    17.247    d10/VGA_BLUE_reg[3]_16
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.371 r  d10/VGA_RED[3]_i_117/O
                         net (fo=1, routed)           0.154    17.525    vi1/VGA_Red_Grid5__0_23
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.649 f  vi1/VGA_RED[3]_i_66/O
                         net (fo=2, routed)           0.620    18.269    vi1/VGA_RED[3]_i_66_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.393 f  vi1/VGA_RED[3]_i_51/O
                         net (fo=4, routed)           0.691    19.084    vi1/VGA_RED[3]_i_51_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.208 f  vi1/VGA_RED[3]_i_20/O
                         net (fo=3, routed)           0.173    19.381    vi1/VGA_RED[3]_i_20_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I1_O)        0.124    19.505 f  vi1/VGA_RED[3]_i_27/O
                         net (fo=2, routed)           0.812    20.317    vi1/VGA_Gvol[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124    20.441 r  vi1/VGA_RED[3]_i_7/O
                         net (fo=12, routed)          0.717    21.158    vi1/VGA_RED[3]_i_7_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I2_O)        0.124    21.282 r  vi1/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    21.282    d10/pixel_reg_91
    SLICE_X29Y3          FDRE                                         r  d10/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.447    14.048    d10/clk_out1
    SLICE_X29Y3          FDRE                                         r  d10/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)        0.031    14.266    d10/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -21.282    
  -------------------------------------------------------------------
                         slack                                 -7.016    

Slack (VIOLATED) :        -7.010ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.190ns  (logic 7.950ns (49.105%)  route 8.240ns (50.895%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.566     5.087    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1006, routed)        0.969     6.512    d10/VGA_CONTROL/out[2]
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.636    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.186 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.186    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.300    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.640     8.054    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.178 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.683     8.861    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.702 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           0.851    13.553    d3/VGA_Red_Grid50_in[1]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.124    13.677 r  d3/VGA_RED[3]_i_183/O
                         net (fo=1, routed)           0.000    13.677    d3/VGA_RED[3]_i_183_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.227 r  d3/VGA_RED_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.227    d3/VGA_RED_reg[3]_i_132_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.341    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  d3/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.455    d3/VGA_RED_reg[3]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  d3/VGA_RED_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.569    d10/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.882 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_130/O[3]
                         net (fo=1, routed)           1.156    16.038    d10/VGA_CONTROL_n_286
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.306    16.344 r  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.628    16.972    d10/VGA_RED_reg[3]_7
    SLICE_X29Y6          LUT3 (Prop_lut3_I1_O)        0.124    17.096 r  d10/VGA_RED[3]_i_109/O
                         net (fo=2, routed)           0.151    17.247    d10/VGA_BLUE_reg[3]_16
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.371 r  d10/VGA_RED[3]_i_117/O
                         net (fo=1, routed)           0.154    17.525    vi1/VGA_Red_Grid5__0_23
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.649 f  vi1/VGA_RED[3]_i_66/O
                         net (fo=2, routed)           0.620    18.269    vi1/VGA_RED[3]_i_66_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.393 f  vi1/VGA_RED[3]_i_51/O
                         net (fo=4, routed)           0.691    19.084    vi1/VGA_RED[3]_i_51_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.208 f  vi1/VGA_RED[3]_i_20/O
                         net (fo=3, routed)           0.173    19.381    vi1/VGA_RED[3]_i_20_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I1_O)        0.124    19.505 f  vi1/VGA_RED[3]_i_27/O
                         net (fo=2, routed)           0.812    20.317    vi1/VGA_Gvol[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124    20.441 r  vi1/VGA_RED[3]_i_7/O
                         net (fo=12, routed)          0.712    21.153    vi1/VGA_RED[3]_i_7_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I2_O)        0.124    21.277 r  vi1/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    21.277    d10/R_colour_reg[2]
    SLICE_X29Y3          FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.447    14.048    d10/clk_out1
    SLICE_X29Y3          FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)        0.032    14.267    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -21.277    
  -------------------------------------------------------------------
                         slack                                 -7.010    

Slack (VIOLATED) :        -6.964ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.141ns  (logic 7.950ns (49.252%)  route 8.191ns (50.748%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.566     5.087    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1006, routed)        0.969     6.512    d10/VGA_CONTROL/out[2]
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.636    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.186 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.186    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.300    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.640     8.054    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.178 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.683     8.861    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.702 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           0.851    13.553    d3/VGA_Red_Grid50_in[1]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.124    13.677 r  d3/VGA_RED[3]_i_183/O
                         net (fo=1, routed)           0.000    13.677    d3/VGA_RED[3]_i_183_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.227 r  d3/VGA_RED_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.227    d3/VGA_RED_reg[3]_i_132_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.341    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  d3/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.455    d3/VGA_RED_reg[3]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  d3/VGA_RED_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.569    d10/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.882 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_130/O[3]
                         net (fo=1, routed)           1.156    16.038    d10/VGA_CONTROL_n_286
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.306    16.344 r  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.628    16.972    d10/VGA_RED_reg[3]_7
    SLICE_X29Y6          LUT3 (Prop_lut3_I1_O)        0.124    17.096 r  d10/VGA_RED[3]_i_109/O
                         net (fo=2, routed)           0.151    17.247    d10/VGA_BLUE_reg[3]_16
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.371 r  d10/VGA_RED[3]_i_117/O
                         net (fo=1, routed)           0.154    17.525    vi1/VGA_Red_Grid5__0_23
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.649 f  vi1/VGA_RED[3]_i_66/O
                         net (fo=2, routed)           0.620    18.269    vi1/VGA_RED[3]_i_66_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.393 f  vi1/VGA_RED[3]_i_51/O
                         net (fo=4, routed)           0.691    19.084    vi1/VGA_RED[3]_i_51_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.208 f  vi1/VGA_RED[3]_i_20/O
                         net (fo=3, routed)           0.173    19.381    vi1/VGA_RED[3]_i_20_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I1_O)        0.124    19.505 f  vi1/VGA_RED[3]_i_27/O
                         net (fo=2, routed)           0.812    20.317    vi1/VGA_Gvol[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124    20.441 r  vi1/VGA_RED[3]_i_7/O
                         net (fo=12, routed)          0.663    21.105    vi1/VGA_RED[3]_i_7_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I2_O)        0.124    21.229 r  vi1/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    21.229    d10/pixel_reg_95
    SLICE_X31Y5          FDRE                                         r  d10/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.445    14.046    d10/clk_out1
    SLICE_X31Y5          FDRE                                         r  d10/VGA_BLUE_reg[1]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X31Y5          FDRE (Setup_fdre_C_D)        0.031    14.264    d10/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -21.229    
  -------------------------------------------------------------------
                         slack                                 -6.964    

Slack (VIOLATED) :        -6.944ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.122ns  (logic 7.950ns (49.310%)  route 8.172ns (50.690%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.566     5.087    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1006, routed)        0.969     6.512    d10/VGA_CONTROL/out[2]
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.636    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.186 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.186    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.300    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.640     8.054    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.178 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.683     8.861    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.702 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           0.851    13.553    d3/VGA_Red_Grid50_in[1]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.124    13.677 r  d3/VGA_RED[3]_i_183/O
                         net (fo=1, routed)           0.000    13.677    d3/VGA_RED[3]_i_183_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.227 r  d3/VGA_RED_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.227    d3/VGA_RED_reg[3]_i_132_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.341    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  d3/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.455    d3/VGA_RED_reg[3]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  d3/VGA_RED_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.569    d10/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.882 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_130/O[3]
                         net (fo=1, routed)           1.156    16.038    d10/VGA_CONTROL_n_286
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.306    16.344 r  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.628    16.972    d10/VGA_RED_reg[3]_7
    SLICE_X29Y6          LUT3 (Prop_lut3_I1_O)        0.124    17.096 r  d10/VGA_RED[3]_i_109/O
                         net (fo=2, routed)           0.151    17.247    d10/VGA_BLUE_reg[3]_16
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.371 r  d10/VGA_RED[3]_i_117/O
                         net (fo=1, routed)           0.154    17.525    vi1/VGA_Red_Grid5__0_23
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.649 f  vi1/VGA_RED[3]_i_66/O
                         net (fo=2, routed)           0.620    18.269    vi1/VGA_RED[3]_i_66_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.393 f  vi1/VGA_RED[3]_i_51/O
                         net (fo=4, routed)           0.691    19.084    vi1/VGA_RED[3]_i_51_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.208 f  vi1/VGA_RED[3]_i_20/O
                         net (fo=3, routed)           0.173    19.381    vi1/VGA_RED[3]_i_20_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I1_O)        0.124    19.505 f  vi1/VGA_RED[3]_i_27/O
                         net (fo=2, routed)           0.812    20.317    vi1/VGA_Gvol[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124    20.441 r  vi1/VGA_RED[3]_i_7/O
                         net (fo=12, routed)          0.644    21.086    vi1/VGA_RED[3]_i_7_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    21.210 r  vi1/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    21.210    d10/R_colour_reg[3]_0
    SLICE_X33Y4          FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.445    14.046    d10/clk_out1
    SLICE_X33Y4          FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)        0.032    14.265    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -21.210    
  -------------------------------------------------------------------
                         slack                                 -6.944    

Slack (VIOLATED) :        -6.942ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.120ns  (logic 7.950ns (49.318%)  route 8.170ns (50.682%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.566     5.087    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1006, routed)        0.969     6.512    d10/VGA_CONTROL/out[2]
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.636    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.186 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.186    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.300    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.640     8.054    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.178 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.683     8.861    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.702 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           0.851    13.553    d3/VGA_Red_Grid50_in[1]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.124    13.677 r  d3/VGA_RED[3]_i_183/O
                         net (fo=1, routed)           0.000    13.677    d3/VGA_RED[3]_i_183_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.227 r  d3/VGA_RED_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.227    d3/VGA_RED_reg[3]_i_132_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.341    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  d3/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.455    d3/VGA_RED_reg[3]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  d3/VGA_RED_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.569    d10/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.882 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_130/O[3]
                         net (fo=1, routed)           1.156    16.038    d10/VGA_CONTROL_n_286
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.306    16.344 r  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.628    16.972    d10/VGA_RED_reg[3]_7
    SLICE_X29Y6          LUT3 (Prop_lut3_I1_O)        0.124    17.096 r  d10/VGA_RED[3]_i_109/O
                         net (fo=2, routed)           0.151    17.247    d10/VGA_BLUE_reg[3]_16
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.371 r  d10/VGA_RED[3]_i_117/O
                         net (fo=1, routed)           0.154    17.525    vi1/VGA_Red_Grid5__0_23
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.649 f  vi1/VGA_RED[3]_i_66/O
                         net (fo=2, routed)           0.620    18.269    vi1/VGA_RED[3]_i_66_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.393 f  vi1/VGA_RED[3]_i_51/O
                         net (fo=4, routed)           0.691    19.084    vi1/VGA_RED[3]_i_51_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.208 f  vi1/VGA_RED[3]_i_20/O
                         net (fo=3, routed)           0.173    19.381    vi1/VGA_RED[3]_i_20_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I1_O)        0.124    19.505 f  vi1/VGA_RED[3]_i_27/O
                         net (fo=2, routed)           0.812    20.317    vi1/VGA_Gvol[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124    20.441 r  vi1/VGA_RED[3]_i_7/O
                         net (fo=12, routed)          0.642    21.083    vi1/VGA_RED[3]_i_7_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.124    21.207 r  vi1/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    21.207    d10/G_colour_reg[2]
    SLICE_X33Y2          FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.446    14.047    d10/clk_out1
    SLICE_X33Y2          FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X33Y2          FDRE (Setup_fdre_C_D)        0.031    14.265    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -21.207    
  -------------------------------------------------------------------
                         slack                                 -6.942    

Slack (VIOLATED) :        -6.863ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.042ns  (logic 7.950ns (49.556%)  route 8.092ns (50.444%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.566     5.087    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1006, routed)        0.969     6.512    d10/VGA_CONTROL/out[2]
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.636    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.186 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.186    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.300    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.640     8.054    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.178 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.683     8.861    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.702 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           0.851    13.553    d3/VGA_Red_Grid50_in[1]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.124    13.677 r  d3/VGA_RED[3]_i_183/O
                         net (fo=1, routed)           0.000    13.677    d3/VGA_RED[3]_i_183_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.227 r  d3/VGA_RED_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.227    d3/VGA_RED_reg[3]_i_132_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.341    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  d3/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.455    d3/VGA_RED_reg[3]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  d3/VGA_RED_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.569    d10/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.882 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_130/O[3]
                         net (fo=1, routed)           1.156    16.038    d10/VGA_CONTROL_n_286
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.306    16.344 r  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.628    16.972    d10/VGA_RED_reg[3]_7
    SLICE_X29Y6          LUT3 (Prop_lut3_I1_O)        0.124    17.096 r  d10/VGA_RED[3]_i_109/O
                         net (fo=2, routed)           0.151    17.247    d10/VGA_BLUE_reg[3]_16
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.371 r  d10/VGA_RED[3]_i_117/O
                         net (fo=1, routed)           0.154    17.525    vi1/VGA_Red_Grid5__0_23
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.649 f  vi1/VGA_RED[3]_i_66/O
                         net (fo=2, routed)           0.620    18.269    vi1/VGA_RED[3]_i_66_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.393 f  vi1/VGA_RED[3]_i_51/O
                         net (fo=4, routed)           0.691    19.084    vi1/VGA_RED[3]_i_51_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.208 f  vi1/VGA_RED[3]_i_20/O
                         net (fo=3, routed)           0.173    19.381    vi1/VGA_RED[3]_i_20_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I1_O)        0.124    19.505 f  vi1/VGA_RED[3]_i_27/O
                         net (fo=2, routed)           0.812    20.317    vi1/VGA_Gvol[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124    20.441 r  vi1/VGA_RED[3]_i_7/O
                         net (fo=12, routed)          0.564    21.006    vi1/VGA_RED[3]_i_7_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I1_O)        0.124    21.130 r  vi1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    21.130    d10/pixel_reg_96
    SLICE_X28Y3          FDRE                                         r  d10/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.447    14.048    d10/clk_out1
    SLICE_X28Y3          FDRE                                         r  d10/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X28Y3          FDRE (Setup_fdre_C_D)        0.031    14.266    d10/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -21.130    
  -------------------------------------------------------------------
                         slack                                 -6.863    

Slack (VIOLATED) :        -6.801ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.976ns  (logic 7.826ns (48.985%)  route 8.150ns (51.015%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.566     5.087    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1006, routed)        0.969     6.512    d10/VGA_CONTROL/out[2]
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.636    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.186 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.186    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.300    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.640     8.054    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.178 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.683     8.861    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.702 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           0.851    13.553    d3/VGA_Red_Grid50_in[1]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.124    13.677 r  d3/VGA_RED[3]_i_183/O
                         net (fo=1, routed)           0.000    13.677    d3/VGA_RED[3]_i_183_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.227 r  d3/VGA_RED_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.227    d3/VGA_RED_reg[3]_i_132_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.341    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  d3/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.455    d3/VGA_RED_reg[3]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  d3/VGA_RED_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.569    d10/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.882 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_130/O[3]
                         net (fo=1, routed)           1.156    16.038    d10/VGA_CONTROL_n_286
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.306    16.344 r  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.628    16.972    d10/VGA_RED_reg[3]_7
    SLICE_X29Y6          LUT3 (Prop_lut3_I1_O)        0.124    17.096 r  d10/VGA_RED[3]_i_109/O
                         net (fo=2, routed)           0.151    17.247    d10/VGA_BLUE_reg[3]_16
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.371 r  d10/VGA_RED[3]_i_117/O
                         net (fo=1, routed)           0.154    17.525    vi1/VGA_Red_Grid5__0_23
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.649 f  vi1/VGA_RED[3]_i_66/O
                         net (fo=2, routed)           0.620    18.269    vi1/VGA_RED[3]_i_66_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.393 f  vi1/VGA_RED[3]_i_51/O
                         net (fo=4, routed)           0.691    19.084    vi1/VGA_RED[3]_i_51_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.208 f  vi1/VGA_RED[3]_i_20/O
                         net (fo=3, routed)           0.744    19.952    vi1/VGA_RED[3]_i_20_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124    20.076 f  vi1/VGA_RED[3]_i_6/O
                         net (fo=12, routed)          0.863    20.939    vi1/VGA_RED[3]_i_6_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I2_O)        0.124    21.063 r  vi1/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    21.063    d10/R_colour_reg[2]_0
    SLICE_X31Y5          FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.445    14.046    d10/clk_out1
    SLICE_X31Y5          FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X31Y5          FDRE (Setup_fdre_C_D)        0.029    14.262    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -21.063    
  -------------------------------------------------------------------
                         slack                                 -6.801    

Slack (VIOLATED) :        -6.796ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.973ns  (logic 7.950ns (49.773%)  route 8.023ns (50.227%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.566     5.087    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1006, routed)        0.969     6.512    d10/VGA_CONTROL/out[2]
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.636    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.186 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.186    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.300    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.640     8.054    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.178 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.683     8.861    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.702 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           0.851    13.553    d3/VGA_Red_Grid50_in[1]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.124    13.677 r  d3/VGA_RED[3]_i_183/O
                         net (fo=1, routed)           0.000    13.677    d3/VGA_RED[3]_i_183_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.227 r  d3/VGA_RED_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.227    d3/VGA_RED_reg[3]_i_132_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.341    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  d3/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.455    d3/VGA_RED_reg[3]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  d3/VGA_RED_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.569    d10/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.882 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_130/O[3]
                         net (fo=1, routed)           1.156    16.038    d10/VGA_CONTROL_n_286
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.306    16.344 r  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.628    16.972    d10/VGA_RED_reg[3]_7
    SLICE_X29Y6          LUT3 (Prop_lut3_I1_O)        0.124    17.096 r  d10/VGA_RED[3]_i_109/O
                         net (fo=2, routed)           0.151    17.247    d10/VGA_BLUE_reg[3]_16
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.371 r  d10/VGA_RED[3]_i_117/O
                         net (fo=1, routed)           0.154    17.525    vi1/VGA_Red_Grid5__0_23
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.649 f  vi1/VGA_RED[3]_i_66/O
                         net (fo=2, routed)           0.620    18.269    vi1/VGA_RED[3]_i_66_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.393 f  vi1/VGA_RED[3]_i_51/O
                         net (fo=4, routed)           0.691    19.084    vi1/VGA_RED[3]_i_51_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.208 f  vi1/VGA_RED[3]_i_20/O
                         net (fo=3, routed)           0.173    19.381    vi1/VGA_RED[3]_i_20_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I1_O)        0.124    19.505 f  vi1/VGA_RED[3]_i_27/O
                         net (fo=2, routed)           0.812    20.317    vi1/VGA_Gvol[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124    20.441 r  vi1/VGA_RED[3]_i_7/O
                         net (fo=12, routed)          0.495    20.936    vi1/VGA_RED[3]_i_7_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I2_O)        0.124    21.060 r  vi1/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    21.060    d10/pixel_reg_92
    SLICE_X31Y3          FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.445    14.046    d10/clk_out1
    SLICE_X31Y3          FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X31Y3          FDRE (Setup_fdre_C_D)        0.031    14.264    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -21.060    
  -------------------------------------------------------------------
                         slack                                 -6.796    

Slack (VIOLATED) :        -6.781ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.961ns  (logic 7.950ns (49.809%)  route 8.011ns (50.190%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.566     5.087    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y11         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1006, routed)        0.969     6.512    d10/VGA_CONTROL/out[2]
    SLICE_X13Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.636 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11/O
                         net (fo=1, routed)           0.000     6.636    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_11_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.186 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.186    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_4_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.300    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.640     8.054    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.178 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.683     8.861    d3/h_cntr_reg_reg[11][12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      3.841    12.702 r  d3/VGA_Red_Grid5__0/P[1]
                         net (fo=2, routed)           0.851    13.553    d3/VGA_Red_Grid50_in[1]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.124    13.677 r  d3/VGA_RED[3]_i_183/O
                         net (fo=1, routed)           0.000    13.677    d3/VGA_RED[3]_i_183_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.227 r  d3/VGA_RED_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.227    d3/VGA_RED_reg[3]_i_132_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.341    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  d3/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.455    d3/VGA_RED_reg[3]_i_72_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  d3/VGA_RED_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.569    d10/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.882 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_130/O[3]
                         net (fo=1, routed)           1.156    16.038    d10/VGA_CONTROL_n_286
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.306    16.344 r  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.628    16.972    d10/VGA_RED_reg[3]_7
    SLICE_X29Y6          LUT3 (Prop_lut3_I1_O)        0.124    17.096 r  d10/VGA_RED[3]_i_109/O
                         net (fo=2, routed)           0.151    17.247    d10/VGA_BLUE_reg[3]_16
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    17.371 r  d10/VGA_RED[3]_i_117/O
                         net (fo=1, routed)           0.154    17.525    vi1/VGA_Red_Grid5__0_23
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.649 f  vi1/VGA_RED[3]_i_66/O
                         net (fo=2, routed)           0.620    18.269    vi1/VGA_RED[3]_i_66_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    18.393 f  vi1/VGA_RED[3]_i_51/O
                         net (fo=4, routed)           0.691    19.084    vi1/VGA_RED[3]_i_51_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.208 f  vi1/VGA_RED[3]_i_20/O
                         net (fo=3, routed)           0.173    19.381    vi1/VGA_RED[3]_i_20_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I1_O)        0.124    19.505 f  vi1/VGA_RED[3]_i_27/O
                         net (fo=2, routed)           0.812    20.317    vi1/VGA_Gvol[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124    20.441 r  vi1/VGA_RED[3]_i_7/O
                         net (fo=12, routed)          0.483    20.924    vi1/VGA_RED[3]_i_7_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124    21.048 r  vi1/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    21.048    d10/pixel_reg_94
    SLICE_X29Y4          FDRE                                         r  d10/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.447    14.048    d10/clk_out1
    SLICE_X29Y4          FDRE                                         r  d10/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X29Y4          FDRE (Setup_fdre_C_D)        0.032    14.267    d10/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -21.048    
  -------------------------------------------------------------------
                         slack                                 -6.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=96, routed)          0.115     1.705    d10/VGA_CONTROL/VGA_RED_reg[3][8]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.820    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.836     1.963    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    d10/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.623%)  route 0.234ns (62.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.583     1.466    d10/VGA_CONTROL/clk_out1
    SLICE_X5Y21          FDRE                                         r  d10/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  d10/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.234     1.841    d10/v_sync_reg
    SLICE_X3Y26          FDRE                                         r  d10/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.851     1.978    d10/clk_out1
    SLICE_X3Y26          FDRE                                         r  d10/VGA_VS_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.070     1.570    d10/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.249ns (63.623%)  route 0.142ns (36.377%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.567     1.450    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y2          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=106, routed)         0.142     1.733    d10/VGA_CONTROL/VGA_RED_reg[3][3]
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  d10/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.841    d10/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X11Y2          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.837     1.964    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y2          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X11Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    d10/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.249ns (63.612%)  route 0.142ns (36.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=77, routed)          0.142     1.733    d10/VGA_CONTROL/VGA_RED_reg[3][11]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.836     1.963    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    d10/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.252%)  route 0.145ns (36.748%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=67, routed)          0.145     1.731    d10/VGA_CONTROL/out[10]
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X15Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.831     1.958    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    d10/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.736%)  route 0.115ns (28.264%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=96, routed)          0.115     1.705    d10/VGA_CONTROL/VGA_RED_reg[3][8]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.856 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.856    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.836     1.963    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    d10/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.158%)  route 0.158ns (38.842%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y3          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=99, routed)          0.158     1.748    d10/VGA_CONTROL/VGA_RED_reg[3][7]
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X11Y3          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.836     1.963    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y3          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    d10/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.256ns (61.113%)  route 0.163ns (38.888%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=103, routed)         0.163     1.749    d10/VGA_CONTROL/out[7]
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.864 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.864    d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X15Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.831     1.958    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    d10/VGA_CONTROL/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.332ns (74.265%)  route 0.115ns (25.735%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=96, routed)          0.115     1.705    d10/VGA_CONTROL/VGA_RED_reg[3][8]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.896 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.836     1.963    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    d10/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.292ns (64.190%)  route 0.163ns (35.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=103, routed)         0.163     1.749    d10/VGA_CONTROL/out[7]
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.900 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.900    d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_6
    SLICE_X15Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.831     1.958    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[9]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    d10/VGA_CONTROL/h_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y4      d5/m0/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y4      d5/m0/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d5/m2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d5/m2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d10/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y3      d10/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X31Y5      d10/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y4      d10/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X33Y4      d10/VGA_BLUE_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y3      d10/VGA_BLUE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y5      d10/VGA_BLUE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y4      d10/VGA_BLUE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y4      d10/VGA_BLUE_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y1      d6/m0/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y11     d10/VGA_CONTROL/h_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y13     d10/VGA_CONTROL/h_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y13     d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y11     d10/VGA_CONTROL/h_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y13     d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y3      d10/VGA_BLUE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y4      d10/VGA_BLUE_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y10     d5/m0/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y12     d5/m1/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y3      d5/m2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y11     d10/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y16     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y12     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y8      d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y25     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.895ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 d7/t3/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 2.826ns (42.266%)  route 3.860ns (57.734%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.119 - 9.259 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.614     5.135    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  d7/t3/FontRom/fontRow_reg/DOADO[2]
                         net (fo=1, routed)           1.106     8.695    d7/t3/FontRom/charBitInRow[2]
    SLICE_X58Y0          LUT6 (Prop_lut6_I4_O)        0.124     8.819 r  d7/t3/FontRom/pixel_i_4__5/O
                         net (fo=1, routed)           0.562     9.381    d7/t3/FontRom/pixel_i_4__5_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.505 f  d7/t3/FontRom/pixel_i_2__4/O
                         net (fo=1, routed)           2.192    11.697    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_1
    SLICE_X7Y2           LUT4 (Prop_lut4_I1_O)        0.124    11.821 r  d10/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000    11.821    d7/t3/h_cntr_reg_reg[11]
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.518    14.119    d7/t3/clk_out1
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism              0.188    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X7Y2           FDRE (Setup_fdre_C_D)        0.029    14.263    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 2.826ns (57.990%)  route 2.047ns (42.010%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.601     5.122    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.576 r  d7/t1/FontRom/fontRow_reg/DOADO[5]
                         net (fo=1, routed)           1.150     8.726    d7/t1/FontRom/charBitInRow[5]
    SLICE_X9Y17          LUT5 (Prop_lut5_I1_O)        0.124     8.850 r  d7/t1/FontRom/pixel_i_6/O
                         net (fo=1, routed)           0.264     9.114    d7/t1/FontRom/pixel_i_6_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.238 f  d7/t1/FontRom/pixel_i_5__2/O
                         net (fo=1, routed)           0.633     9.871    d7/t1/FontRom/pixel_i_5__2_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124     9.995 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000     9.995    d7/t1/pixel
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.440    14.041    d7/t1/clk_out1
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism              0.274    14.315    
                         clock uncertainty           -0.072    14.242    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.029    14.271    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 2.702ns (58.934%)  route 1.883ns (41.066%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.604     5.125    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.579 r  d7/t1/FontRom/fontRow_reg/DOBDO[3]
                         net (fo=1, routed)           1.216     8.795    d7/t2/DOBDO[0]
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.919 r  d7/t2/pixel_i_2__5/O
                         net (fo=1, routed)           0.667     9.586    d7/t1/FontRom/fontRow_reg_5
    SLICE_X9Y19          LUT6 (Prop_lut6_I0_O)        0.124     9.710 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000     9.710    d7/t2/fontRow_reg
    SLICE_X9Y19          FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.439    14.040    d7/t2/clk_out1
    SLICE_X9Y19          FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism              0.274    14.314    
                         clock uncertainty           -0.072    14.241    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)        0.031    14.272    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.272    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  4.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.630ns (65.945%)  route 0.325ns (34.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.603     1.487    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     2.072 r  d7/t1/FontRom/fontRow_reg/DOBDO[1]
                         net (fo=1, routed)           0.325     2.397    d7/t1/FontRom/t2/charBitInRow[1]
    SLICE_X9Y19          LUT6 (Prop_lut6_I2_O)        0.045     2.442 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000     2.442    d7/t2/fontRow_reg
    SLICE_X9Y19          FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.826     1.953    d7/t2/clk_out1
    SLICE_X9Y19          FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism             -0.498     1.455    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.092     1.547    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.675ns (58.742%)  route 0.474ns (41.258%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.601     1.485    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.585     2.070 r  d7/t1/FontRom/fontRow_reg/DOADO[7]
                         net (fo=1, routed)           0.264     2.334    d7/t1/FontRom/charBitInRow[7]
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.045     2.379 f  d7/t1/FontRom/pixel_i_5__2/O
                         net (fo=1, routed)           0.210     2.589    d7/t1/FontRom/pixel_i_5__2_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.045     2.634 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000     2.634    d7/t1/pixel
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.827     1.954    d7/t1/clk_out1
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.091     1.547    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.879ns  (arrival time - required time)
  Source:                 d7/t3/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.720ns (32.436%)  route 1.500ns (67.564%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.610     1.494    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     2.079 r  d7/t3/FontRom/fontRow_reg/DOADO[4]
                         net (fo=1, routed)           0.319     2.398    d7/t3/FontRom/charBitInRow[4]
    SLICE_X58Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.443 r  d7/t3/FontRom/pixel_i_3__5/O
                         net (fo=1, routed)           0.114     2.557    d7/t3/FontRom/pixel_i_3__5_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I4_O)        0.045     2.602 f  d7/t3/FontRom/pixel_i_2__4/O
                         net (fo=1, routed)           1.066     3.668    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_1
    SLICE_X7Y2           LUT4 (Prop_lut4_I1_O)        0.045     3.713 r  d10/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     3.713    d7/t3/h_cntr_reg_reg[11]
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.865     1.992    d7/t3/clk_out1
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism             -0.249     1.743    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.091     1.834    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  1.879    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y6      d7/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y6      d7/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      d7/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y3    d7/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y18      d7/t1/pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y19      d7/t2/pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y2       d7/t3/pixel_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y2       d7/t3/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y2       d7/t3/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y18      d7/t1/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y18      d7/t1/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y19      d7/t2/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y19      d7/t2/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y18      d7/t1/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y19      d7/t2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y18      d7/t1/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y19      d7/t2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y2       d7/t3/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y2       d7/t3/pixel_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    d10/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    d7/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.064ns (23.565%)  route 3.451ns (76.435%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.558     5.079    d7/t1/clk_out1
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  d7/t1/pixel_reg/Q
                         net (fo=5, routed)           1.867     7.402    d7/t3/pixel_reg_5
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.526 r  d7/t3/VGA_RED[3]_i_19/O
                         net (fo=3, routed)           0.806     8.333    d1/TEXTR[0]
    SLICE_X31Y2          LUT3 (Prop_lut3_I2_O)        0.152     8.485 r  d1/VGA_RED[3]_i_5/O
                         net (fo=1, routed)           0.778     9.263    vi1/R_colour_reg[3]
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.332     9.595 r  vi1/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     9.595    d10/R_colour_reg[3]
    SLICE_X32Y4          FDRE                                         r  d10/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.445    14.046    d10/clk_out1
    SLICE_X32Y4          FDRE                                         r  d10/VGA_RED_reg[3]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.269    13.957    
    SLICE_X32Y4          FDRE (Setup_fdre_C_D)        0.031    13.988    d10/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.828ns (18.602%)  route 3.623ns (81.398%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.557     5.078    d7/t2/clk_out1
    SLICE_X9Y19          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  d7/t2/pixel_reg/Q
                         net (fo=4, routed)           1.828     7.362    d7/t3/pixel_reg_4
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.486 r  d7/t3/VGA_GREEN[3]_i_8/O
                         net (fo=3, routed)           0.815     8.301    d1/TEXTG[0]
    SLICE_X31Y2          LUT3 (Prop_lut3_I2_O)        0.124     8.425 r  d1/VGA_GREEN[3]_i_3/O
                         net (fo=2, routed)           0.981     9.405    vi1/R_colour_reg[3]_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.529 r  vi1/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     9.529    d10/R_colour_reg[3]_0
    SLICE_X33Y4          FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.445    14.046    d10/clk_out1
    SLICE_X33Y4          FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.269    13.957    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)        0.032    13.989    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.828ns (19.082%)  route 3.511ns (80.918%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.558     5.079    d7/t1/clk_out1
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  d7/t1/pixel_reg/Q
                         net (fo=5, routed)           1.867     7.402    d7/t3/pixel_reg_5
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.526 r  d7/t3/VGA_RED[3]_i_19/O
                         net (fo=3, routed)           0.807     8.334    d7/t3/TEXTR[0]
    SLICE_X31Y2          LUT3 (Prop_lut3_I0_O)        0.124     8.458 r  d7/t3/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.837     9.295    vi1/R_colour_reg[2]
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.419 r  vi1/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     9.419    d10/R_colour_reg[2]
    SLICE_X29Y3          FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.447    14.048    d10/clk_out1
    SLICE_X29Y3          FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.269    13.959    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)        0.032    13.991    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.828ns (19.093%)  route 3.509ns (80.907%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.557     5.078    d7/t2/clk_out1
    SLICE_X9Y19          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  d7/t2/pixel_reg/Q
                         net (fo=4, routed)           1.828     7.362    d7/t3/pixel_reg_4
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.486 r  d7/t3/VGA_GREEN[3]_i_8/O
                         net (fo=3, routed)           0.815     8.301    d1/TEXTG[0]
    SLICE_X31Y2          LUT3 (Prop_lut3_I2_O)        0.124     8.425 r  d1/VGA_GREEN[3]_i_3/O
                         net (fo=2, routed)           0.866     9.291    vi1/R_colour_reg[3]_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.415 r  vi1/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     9.415    d10/R_colour_reg[3]_1
    SLICE_X31Y5          FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.445    14.046    d10/clk_out1
    SLICE_X31Y5          FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.269    13.957    
    SLICE_X31Y5          FDRE (Setup_fdre_C_D)        0.032    13.989    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.061ns (24.640%)  route 3.245ns (75.360%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.558     5.079    d7/t1/clk_out1
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  d7/t1/pixel_reg/Q
                         net (fo=5, routed)           1.867     7.402    d7/t3/pixel_reg_5
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.526 r  d7/t3/VGA_RED[3]_i_19/O
                         net (fo=3, routed)           0.807     8.334    d7/t3/TEXTR[0]
    SLICE_X31Y2          LUT2 (Prop_lut2_I0_O)        0.154     8.488 r  d7/t3/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.571     9.058    vi1/pixel_reg
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.327     9.385 r  vi1/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     9.385    d10/pixel_reg_91
    SLICE_X29Y3          FDRE                                         r  d10/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.447    14.048    d10/clk_out1
    SLICE_X29Y3          FDRE                                         r  d10/VGA_RED_reg[0]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.269    13.959    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)        0.031    13.990    d10/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.828ns (19.813%)  route 3.351ns (80.187%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.636     5.157    d7/t3/clk_out1
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  d7/t3/pixel_reg/Q
                         net (fo=4, routed)           2.010     7.623    d7/t1/pixel_reg_4
    SLICE_X32Y5          LUT5 (Prop_lut5_I3_O)        0.124     7.747 r  d7/t1/VGA_BLUE[3]_i_4/O
                         net (fo=1, routed)           0.755     8.502    d7/t1/p_2_in[3]
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.626 r  d7/t1/VGA_BLUE[3]_i_2/O
                         net (fo=2, routed)           0.586     9.212    vi1/pixel_reg_2
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.336 r  vi1/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     9.336    d10/pixel_reg_93
    SLICE_X33Y4          FDRE                                         r  d10/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.445    14.046    d10/clk_out1
    SLICE_X33Y4          FDRE                                         r  d10/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.269    13.957    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)        0.029    13.986    d10/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         13.986    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.828ns (19.873%)  route 3.338ns (80.127%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.636     5.157    d7/t3/clk_out1
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  d7/t3/pixel_reg/Q
                         net (fo=4, routed)           2.010     7.623    d7/t1/pixel_reg_4
    SLICE_X32Y5          LUT5 (Prop_lut5_I3_O)        0.124     7.747 r  d7/t1/VGA_BLUE[3]_i_4/O
                         net (fo=1, routed)           0.755     8.502    d7/t1/p_2_in[3]
    SLICE_X33Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.626 r  d7/t1/VGA_BLUE[3]_i_2/O
                         net (fo=2, routed)           0.573     9.200    vi1/pixel_reg_2
    SLICE_X29Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.324 r  vi1/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     9.324    d10/pixel_reg_94
    SLICE_X29Y4          FDRE                                         r  d10/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.447    14.048    d10/clk_out1
    SLICE_X29Y4          FDRE                                         r  d10/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.269    13.959    
    SLICE_X29Y4          FDRE (Setup_fdre_C_D)        0.032    13.991    d10/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.828ns (19.573%)  route 3.402ns (80.427%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.558     5.079    d7/t1/clk_out1
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  d7/t1/pixel_reg/Q
                         net (fo=5, routed)           1.867     7.402    d7/t3/pixel_reg_5
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.526 r  d7/t3/VGA_RED[3]_i_19/O
                         net (fo=3, routed)           0.807     8.334    d7/t3/TEXTR[0]
    SLICE_X31Y2          LUT3 (Prop_lut3_I0_O)        0.124     8.458 r  d7/t3/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.728     9.186    vi1/R_colour_reg[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I4_O)        0.124     9.310 r  vi1/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     9.310    d10/R_colour_reg[2]_0
    SLICE_X31Y5          FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.445    14.046    d10/clk_out1
    SLICE_X31Y5          FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.269    13.957    
    SLICE_X31Y5          FDRE (Setup_fdre_C_D)        0.029    13.986    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         13.986    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.024ns (25.696%)  route 2.961ns (74.304%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.557     5.078    d7/t2/clk_out1
    SLICE_X9Y19          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  d7/t2/pixel_reg/Q
                         net (fo=4, routed)           1.828     7.362    d7/t3/pixel_reg_4
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.486 r  d7/t3/VGA_GREEN[3]_i_8/O
                         net (fo=3, routed)           0.496     7.982    d7/t3/TEXTG[0]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.118     8.100 r  d7/t3/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.637     8.737    vi1/pixel_reg_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.326     9.063 r  vi1/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     9.063    d10/pixel_reg_92
    SLICE_X31Y3          FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.445    14.046    d10/clk_out1
    SLICE_X31Y3          FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.269    13.957    
    SLICE_X31Y3          FDRE (Setup_fdre_C_D)        0.031    13.988    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.828ns (21.161%)  route 3.085ns (78.839%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.557     5.078    d7/t2/clk_out1
    SLICE_X9Y19          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  d7/t2/pixel_reg/Q
                         net (fo=4, routed)           1.828     7.362    d7/t3/pixel_reg_4
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.486 r  d7/t3/VGA_GREEN[3]_i_8/O
                         net (fo=3, routed)           0.496     7.982    d7/t3/TEXTG[0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I0_O)        0.124     8.106 r  d7/t3/VGA_GREEN[2]_i_3/O
                         net (fo=1, routed)           0.761     8.867    vi1/G_colour_reg[2]
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  vi1/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     8.991    d10/G_colour_reg[2]
    SLICE_X33Y2          FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.446    14.047    d10/clk_out1
    SLICE_X33Y2          FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.269    13.958    
    SLICE_X33Y2          FDRE (Setup_fdre_C_D)        0.031    13.989    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  4.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.231ns (21.220%)  route 0.858ns (78.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.594     1.477    d7/t3/clk_out1
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  d7/t3/pixel_reg/Q
                         net (fo=4, routed)           0.632     2.250    d7/t1/pixel_reg_4
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.045     2.295 r  d7/t1/VGA_BLUE[1]_i_2/O
                         net (fo=2, routed)           0.225     2.521    vi1/pixel_reg_1
    SLICE_X28Y3          LUT6 (Prop_lut6_I4_O)        0.045     2.566 r  vi1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.566    d10/pixel_reg_96
    SLICE_X28Y3          FDRE                                         r  d10/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.833     1.960    d10/clk_out1
    SLICE_X28Y3          FDRE                                         r  d10/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.269     1.985    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.092     2.077    d10/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.231ns (20.331%)  route 0.905ns (79.669%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.594     1.477    d7/t3/clk_out1
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  d7/t3/pixel_reg/Q
                         net (fo=4, routed)           0.632     2.250    d7/t1/pixel_reg_4
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.045     2.295 r  d7/t1/VGA_BLUE[1]_i_2/O
                         net (fo=2, routed)           0.273     2.568    vi1/pixel_reg_1
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.045     2.613 r  vi1/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.613    d10/pixel_reg_95
    SLICE_X31Y5          FDRE                                         r  d10/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.832     1.959    d10/clk_out1
    SLICE_X31Y5          FDRE                                         r  d10/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X31Y5          FDRE (Hold_fdre_C_D)         0.092     2.076    d10/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.231ns (18.992%)  route 0.985ns (81.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.559     1.442    d7/t1/clk_out1
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d7/t1/pixel_reg/Q
                         net (fo=5, routed)           0.785     2.368    d7/t1/VGA_BLUE_reg[0]
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.413 r  d7/t1/VGA_BLUE[3]_i_2/O
                         net (fo=2, routed)           0.200     2.613    vi1/pixel_reg_2
    SLICE_X29Y4          LUT6 (Prop_lut6_I3_O)        0.045     2.658 r  vi1/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.658    d10/pixel_reg_94
    SLICE_X29Y4          FDRE                                         r  d10/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.833     1.960    d10/clk_out1
    SLICE_X29Y4          FDRE                                         r  d10/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.269     1.985    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.092     2.077    d10/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.231ns (18.968%)  route 0.987ns (81.032%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.559     1.442    d7/t1/clk_out1
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d7/t1/pixel_reg/Q
                         net (fo=5, routed)           0.785     2.368    d7/t1/VGA_BLUE_reg[0]
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.413 r  d7/t1/VGA_BLUE[3]_i_2/O
                         net (fo=2, routed)           0.202     2.615    vi1/pixel_reg_2
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.045     2.660 r  vi1/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     2.660    d10/pixel_reg_93
    SLICE_X33Y4          FDRE                                         r  d10/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.832     1.959    d10/clk_out1
    SLICE_X33Y4          FDRE                                         r  d10/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.091     2.075    d10/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.276ns (20.717%)  route 1.056ns (79.283%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.559     1.442    d7/t1/clk_out1
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d7/t1/pixel_reg/Q
                         net (fo=5, routed)           0.623     2.206    d7/t3/pixel_reg_5
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.045     2.251 r  d7/t3/VGA_GREEN[3]_i_8/O
                         net (fo=3, routed)           0.181     2.433    d7/t3/TEXTG[0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I0_O)        0.045     2.478 r  d7/t3/VGA_GREEN[2]_i_3/O
                         net (fo=1, routed)           0.252     2.729    vi1/G_colour_reg[2]
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.774 r  vi1/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.774    d10/G_colour_reg[2]
    SLICE_X33Y2          FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.833     1.960    d10/clk_out1
    SLICE_X33Y2          FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.269     1.985    
    SLICE_X33Y2          FDRE (Hold_fdre_C_D)         0.092     2.077    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.341ns (25.196%)  route 1.012ns (74.804%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.559     1.442    d7/t1/clk_out1
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d7/t1/pixel_reg/Q
                         net (fo=5, routed)           0.623     2.206    d7/t3/pixel_reg_5
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.045     2.251 r  d7/t3/VGA_GREEN[3]_i_8/O
                         net (fo=3, routed)           0.181     2.433    d7/t3/TEXTG[0]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.048     2.481 r  d7/t3/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.208     2.689    vi1/pixel_reg_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.107     2.796 r  vi1/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.796    d10/pixel_reg_92
    SLICE_X31Y3          FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.832     1.959    d10/clk_out1
    SLICE_X31Y3          FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X31Y3          FDRE (Hold_fdre_C_D)         0.092     2.076    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.339ns (24.757%)  route 1.030ns (75.243%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.594     1.477    d7/t3/clk_out1
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  d7/t3/pixel_reg/Q
                         net (fo=4, routed)           0.559     2.177    d7/t3/VGA_BLUE_reg[0]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.222 r  d7/t3/VGA_RED[3]_i_19/O
                         net (fo=3, routed)           0.272     2.495    d7/t3/TEXTR[0]
    SLICE_X31Y2          LUT2 (Prop_lut2_I0_O)        0.043     2.538 r  d7/t3/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.199     2.736    vi1/pixel_reg
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.110     2.846 r  vi1/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     2.846    d10/pixel_reg_91
    SLICE_X29Y3          FDRE                                         r  d10/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.833     1.960    d10/clk_out1
    SLICE_X29Y3          FDRE                                         r  d10/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.269     1.985    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.092     2.077    d10/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.276ns (20.152%)  route 1.094ns (79.848%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.594     1.477    d7/t3/clk_out1
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  d7/t3/pixel_reg/Q
                         net (fo=4, routed)           0.559     2.177    d7/t3/VGA_BLUE_reg[0]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.222 r  d7/t3/VGA_RED[3]_i_19/O
                         net (fo=3, routed)           0.272     2.495    d7/t3/TEXTR[0]
    SLICE_X31Y2          LUT3 (Prop_lut3_I0_O)        0.045     2.540 r  d7/t3/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.262     2.802    vi1/R_colour_reg[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I4_O)        0.045     2.847 r  vi1/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     2.847    d10/R_colour_reg[2]_0
    SLICE_X31Y5          FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.832     1.959    d10/clk_out1
    SLICE_X31Y5          FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X31Y5          FDRE (Hold_fdre_C_D)         0.091     2.075    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.276ns (19.693%)  route 1.125ns (80.307%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.594     1.477    d7/t3/clk_out1
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  d7/t3/pixel_reg/Q
                         net (fo=4, routed)           0.559     2.177    d7/t3/VGA_BLUE_reg[0]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.222 r  d7/t3/VGA_RED[3]_i_19/O
                         net (fo=3, routed)           0.272     2.495    d7/t3/TEXTR[0]
    SLICE_X31Y2          LUT3 (Prop_lut3_I0_O)        0.045     2.540 r  d7/t3/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.294     2.834    vi1/R_colour_reg[2]
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.045     2.879 r  vi1/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.879    d10/R_colour_reg[2]
    SLICE_X29Y3          FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.833     1.960    d10/clk_out1
    SLICE_X29Y3          FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.269     1.985    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.092     2.077    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.341ns (23.756%)  route 1.094ns (76.244%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.594     1.477    d7/t3/clk_out1
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  d7/t3/pixel_reg/Q
                         net (fo=4, routed)           0.559     2.177    d7/t3/VGA_BLUE_reg[0]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.222 r  d7/t3/VGA_RED[3]_i_19/O
                         net (fo=3, routed)           0.271     2.494    d1/TEXTR[0]
    SLICE_X31Y2          LUT3 (Prop_lut3_I2_O)        0.043     2.537 r  d1/VGA_RED[3]_i_5/O
                         net (fo=1, routed)           0.264     2.801    vi1/R_colour_reg[3]
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.112     2.913 r  vi1/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     2.913    d10/R_colour_reg[3]
    SLICE_X32Y4          FDRE                                         r  d10/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.832     1.959    d10/clk_out1
    SLICE_X32Y4          FDRE                                         r  d10/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.092     2.076    d10/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.837    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 2.642ns (33.003%)  route 5.363ns (66.997%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.083 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.569     5.090    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=116, routed)         2.006     7.552    d7/t1/h_cntr_reg_reg[0]_rep[0]
    SLICE_X7Y16          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.150 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=6, routed)           0.809     8.959    d7/t1/FontRom/O[1]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.297     9.256 r  d7/t1/FontRom/pixel_i_2__3/O
                         net (fo=10, routed)          0.849    10.105    d7/t1/FontRom/pixel_i_2__3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.326    10.431 r  d7/t1/FontRom/fontAddress_carry__0_i_9__1/O
                         net (fo=3, routed)           0.514    10.946    d10/VGA_CONTROL/h_cntr_reg_reg[11]_3
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  d10/VGA_CONTROL/fontAddress_carry__0_i_3__3/O
                         net (fo=1, routed)           0.513    11.583    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.090 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.090    d7/t1/fontAddress_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.424 r  d7/t1/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.672    13.096    d7/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.483    14.083    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.263    
                         clock uncertainty           -0.269    13.994    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.249    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 2.397ns (30.303%)  route 5.513ns (69.697%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.083 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.569     5.090    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=116, routed)         2.006     7.552    d7/t1/h_cntr_reg_reg[0]_rep[0]
    SLICE_X7Y16          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.150 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=6, routed)           0.809     8.959    d7/t1/FontRom/O[1]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.297     9.256 r  d7/t1/FontRom/pixel_i_2__3/O
                         net (fo=10, routed)          0.849    10.105    d7/t1/FontRom/pixel_i_2__3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.326    10.431 r  d7/t1/FontRom/fontAddress_carry__0_i_9__1/O
                         net (fo=3, routed)           0.514    10.946    d10/VGA_CONTROL/h_cntr_reg_reg[11]_3
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  d10/VGA_CONTROL/fontAddress_carry__0_i_3__3/O
                         net (fo=1, routed)           0.513    11.583    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    12.179 r  d7/t1/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.821    13.000    d7/t1/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.483    14.083    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.263    
                         clock uncertainty           -0.269    13.994    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    13.246    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 2.530ns (32.006%)  route 5.375ns (67.994%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.083 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.569     5.090    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=116, routed)         2.006     7.552    d7/t1/h_cntr_reg_reg[0]_rep[0]
    SLICE_X7Y16          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.150 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=6, routed)           0.809     8.959    d7/t1/FontRom/O[1]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.297     9.256 r  d7/t1/FontRom/pixel_i_2__3/O
                         net (fo=10, routed)          0.849    10.105    d7/t1/FontRom/pixel_i_2__3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.326    10.431 r  d7/t1/FontRom/fontAddress_carry__0_i_9__1/O
                         net (fo=3, routed)           0.514    10.946    d10/VGA_CONTROL/h_cntr_reg_reg[11]_3
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  d10/VGA_CONTROL/fontAddress_carry__0_i_3__3/O
                         net (fo=1, routed)           0.513    11.583    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.090 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.090    d7/t1/fontAddress_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.312 r  d7/t1/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.683    12.995    d7/t1/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.483    14.083    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.263    
                         clock uncertainty           -0.269    13.994    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.253    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 2.338ns (30.377%)  route 5.359ns (69.623%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.083 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.569     5.090    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=116, routed)         2.006     7.552    d7/t1/h_cntr_reg_reg[0]_rep[0]
    SLICE_X7Y16          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.150 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=6, routed)           0.809     8.959    d7/t1/FontRom/O[1]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.297     9.256 r  d7/t1/FontRom/pixel_i_2__3/O
                         net (fo=10, routed)          0.849    10.105    d7/t1/FontRom/pixel_i_2__3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.326    10.431 r  d7/t1/FontRom/fontAddress_carry__0_i_9__1/O
                         net (fo=3, routed)           0.514    10.946    d10/VGA_CONTROL/h_cntr_reg_reg[11]_3
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  d10/VGA_CONTROL/fontAddress_carry__0_i_3__3/O
                         net (fo=1, routed)           0.513    11.583    d7/t1/v_cntr_reg_reg[7][0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.120 r  d7/t1/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.667    12.787    d7/t1/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.483    14.083    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.263    
                         clock uncertainty           -0.269    13.994    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    13.250    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 2.424ns (32.663%)  route 4.997ns (67.337%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.083 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.569     5.090    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=116, routed)         2.006     7.552    d7/t1/h_cntr_reg_reg[0]_rep[0]
    SLICE_X7Y16          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.150 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=6, routed)           0.809     8.959    d7/t1/FontRom/O[1]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.297     9.256 r  d7/t1/FontRom/pixel_i_2__3/O
                         net (fo=10, routed)          0.810    10.067    d7/t1/FontRom/pixel_i_2__3_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.326    10.393 r  d7/t1/FontRom/fontAddress_carry_i_5__0/O
                         net (fo=2, routed)           0.553    10.946    d7/t1/FontRom/fontAddress_carry_i_5__0_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124    11.070 r  d7/t1/FontRom/fontAddress_carry_i_1__4/O
                         net (fo=1, routed)           0.000    11.070    d7/t1/FontRom_n_10
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.471 r  d7/t1/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    11.471    d7/t1/fontAddress_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.693 r  d7/t1/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.819    12.512    d7/t1/FontRom/ADDRARDADDR[5]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.483    14.083    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.263    
                         clock uncertainty           -0.269    13.994    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.741    13.253    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                         -12.512    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 2.197ns (29.588%)  route 5.228ns (70.412%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.096 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.569     5.090    d10/VGA_CONTROL/clk_out1
    SLICE_X12Y6          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=127, routed)         2.192     7.800    d7/t3/S[0]
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.348 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=2, routed)           0.581     8.929    d7/t3/FontRom/O[1]
    SLICE_X60Y4          LUT3 (Prop_lut3_I0_O)        0.303     9.232 r  d7/t3/FontRom/fontAddress_carry__0_i_7__1/O
                         net (fo=9, routed)           1.126    10.358    d7/t3/FontRom/fontAddress_carry__0_i_7__1_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.124    10.482 r  d7/t3/FontRom/fontAddress_carry__1_i_5__2/O
                         net (fo=2, routed)           0.500    10.982    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_2
    SLICE_X58Y6          LUT3 (Prop_lut3_I1_O)        0.124    11.106 r  d10/VGA_CONTROL/fontAddress_carry__1_i_3__2/O
                         net (fo=1, routed)           0.000    11.106    d7/t3/v_cntr_reg_reg[8][0]
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.686 r  d7/t3/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.829    12.516    d7/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.496    14.096    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.276    
                         clock uncertainty           -0.269    14.007    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.263    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                         -12.516    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 2.536ns (34.338%)  route 4.849ns (65.662%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.083 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.569     5.090    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=116, routed)         2.006     7.552    d7/t1/h_cntr_reg_reg[0]_rep[0]
    SLICE_X7Y16          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.150 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=6, routed)           0.809     8.959    d7/t1/FontRom/O[1]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.297     9.256 r  d7/t1/FontRom/pixel_i_2__3/O
                         net (fo=10, routed)          0.810    10.067    d7/t1/FontRom/pixel_i_2__3_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.326    10.393 r  d7/t1/FontRom/fontAddress_carry_i_5__0/O
                         net (fo=2, routed)           0.553    10.946    d7/t1/FontRom/fontAddress_carry_i_5__0_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124    11.070 r  d7/t1/FontRom/fontAddress_carry_i_1__4/O
                         net (fo=1, routed)           0.000    11.070    d7/t1/FontRom_n_10
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.471 r  d7/t1/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    11.471    d7/t1/fontAddress_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.805 r  d7/t1/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.671    12.476    d7/t1/FontRom/ADDRARDADDR[6]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.483    14.083    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.263    
                         clock uncertainty           -0.269    13.994    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.745    13.249    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                         -12.476    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 2.041ns (28.358%)  route 5.156ns (71.642%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.096 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.569     5.090    d10/VGA_CONTROL/clk_out1
    SLICE_X12Y6          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=127, routed)         2.192     7.800    d7/t3/S[0]
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.348 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=2, routed)           0.581     8.929    d7/t3/FontRom/O[1]
    SLICE_X60Y4          LUT3 (Prop_lut3_I0_O)        0.303     9.232 r  d7/t3/FontRom/fontAddress_carry__0_i_7__1/O
                         net (fo=9, routed)           1.126    10.358    d7/t3/FontRom/fontAddress_carry__0_i_7__1_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.124    10.482 r  d7/t3/FontRom/fontAddress_carry__1_i_5__2/O
                         net (fo=2, routed)           0.503    10.985    d7/t3/FontRom/fontRow_reg_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I1_O)        0.124    11.109 r  d7/t3/FontRom/fontAddress_carry__1_i_4__2/O
                         net (fo=1, routed)           0.000    11.109    d7/t3/FontRom_n_4
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.533 r  d7/t3/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.754    12.288    d7/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.496    14.096    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.276    
                         clock uncertainty           -0.269    14.007    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.262    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 1.864ns (26.806%)  route 5.090ns (73.194%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.096 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.569     5.090    d10/VGA_CONTROL/clk_out1
    SLICE_X12Y6          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=127, routed)         2.192     7.800    d7/t3/S[0]
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.348 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=2, routed)           0.581     8.929    d7/t3/FontRom/O[1]
    SLICE_X60Y4          LUT3 (Prop_lut3_I0_O)        0.303     9.232 r  d7/t3/FontRom/fontAddress_carry__0_i_7__1/O
                         net (fo=9, routed)           1.126    10.358    d7/t3/FontRom/fontAddress_carry__0_i_7__1_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.124    10.482 r  d7/t3/FontRom/fontAddress_carry__1_i_5__2/O
                         net (fo=2, routed)           0.503    10.985    d7/t3/FontRom/fontRow_reg_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I1_O)        0.124    11.109 r  d7/t3/FontRom/fontAddress_carry__1_i_4__2/O
                         net (fo=1, routed)           0.000    11.109    d7/t3/FontRom_n_4
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.356 r  d7/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.688    12.044    d7/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.496    14.096    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.276    
                         clock uncertainty           -0.269    14.007    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.266    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                         -12.044    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 2.049ns (29.661%)  route 4.859ns (70.339%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.083 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          1.569     5.090    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y9          FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=116, routed)         2.006     7.552    d7/t1/h_cntr_reg_reg[0]_rep[0]
    SLICE_X7Y16          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.150 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=6, routed)           0.809     8.959    d7/t1/FontRom/O[1]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.297     9.256 r  d7/t1/FontRom/pixel_i_2__3/O
                         net (fo=10, routed)          0.810    10.067    d7/t1/FontRom/pixel_i_2__3_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.326    10.393 r  d7/t1/FontRom/fontAddress_carry_i_5__0/O
                         net (fo=2, routed)           0.553    10.946    d7/t1/FontRom/fontAddress_carry_i_5__0_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124    11.070 r  d7/t1/FontRom/fontAddress_carry_i_1__4/O
                         net (fo=1, routed)           0.000    11.070    d7/t1/FontRom_n_10
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.318 r  d7/t1/fontAddress_carry/O[3]
                         net (fo=1, routed)           0.681    11.998    d7/t1/FontRom/ADDRARDADDR[4]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.483    14.083    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.263    
                         clock uncertainty           -0.269    13.994    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.748    13.246    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  1.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.407ns (40.049%)  route 0.609ns (59.951%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X15Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=103, routed)         0.315     1.901    d10/VGA_CONTROL/out[7]
    SLICE_X9Y12          LUT2 (Prop_lut2_I1_O)        0.046     1.947 r  d10/VGA_CONTROL/pixel3__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.947    d7/t1/h_cntr_reg_reg[10][0]
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     2.053 r  d7/t1/pixel3__5_carry__0/CO[1]
                         net (fo=1, routed)           0.294     2.347    d7/t1/FontRom/h_cntr_reg_reg[5][0]
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.114     2.461 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000     2.461    d7/t1/pixel
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.827     1.954    d7/t1/clk_out1
    SLICE_X9Y18          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.269     1.979    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.091     2.070    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.408%)  route 1.021ns (84.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y5          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=104, routed)         0.602     2.192    d10/VGA_CONTROL/VGA_RED_reg[3][5]
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.045     2.237 r  d10/VGA_CONTROL/fontRow_reg_i_6/O
                         net (fo=1, routed)           0.419     2.656    d7/t1/FontRom/ADDRBWRADDR[5]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.871     1.999    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.755    
                         clock uncertainty            0.269     2.024    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.207    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.303ns (25.619%)  route 0.880ns (74.381%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y4          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=86, routed)          0.386     1.976    d7/t3/v_cntr_reg_reg[11][10]
    SLICE_X3Y4           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     2.093 f  d7/t3/_carry__1/CO[3]
                         net (fo=1, routed)           0.493     2.587    d10/VGA_CONTROL/v_cntr_reg_reg[11]_3[0]
    SLICE_X7Y2           LUT4 (Prop_lut4_I2_O)        0.045     2.632 r  d10/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     2.632    d7/t3/h_cntr_reg_reg[11]
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.865     1.992    d7/t3/clk_out1
    SLICE_X7Y2           FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism             -0.244     1.748    
                         clock uncertainty            0.269     2.017    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.091     2.108    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.319ns (25.720%)  route 0.921ns (74.280%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X9Y6           FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=102, routed)         0.624     2.214    d7/t1/v_cntr_reg_reg[10][4]
    SLICE_X5Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.327 r  d7/t1/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     2.327    d7/t1/fontAddress_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.392 r  d7/t1/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.297     2.689    d7/t1/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.869     1.997    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.753    
                         clock uncertainty            0.269     2.022    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.120     2.142    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.345ns (27.204%)  route 0.923ns (72.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X9Y6           FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=102, routed)         0.624     2.214    d7/t1/v_cntr_reg_reg[10][4]
    SLICE_X5Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.327 r  d7/t1/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     2.327    d7/t1/fontAddress_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.418 r  d7/t1/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.299     2.717    d7/t1/FontRom/ADDRARDADDR[6]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.869     1.997    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.753    
                         clock uncertainty            0.269     2.022    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.121     2.143    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.347ns (27.358%)  route 0.921ns (72.642%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X9Y6           FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=102, routed)         0.624     2.214    d7/t1/v_cntr_reg_reg[10][4]
    SLICE_X5Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.327 r  d7/t1/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     2.327    d7/t1/fontAddress_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.366 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.366    d7/t1/fontAddress_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.420 r  d7/t1/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.297     2.717    d7/t1/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.869     1.997    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.753    
                         clock uncertainty            0.269     2.022    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.121     2.143    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.308ns (23.801%)  route 0.986ns (76.199%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X9Y6           FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=102, routed)         0.624     2.214    d7/t1/v_cntr_reg_reg[10][4]
    SLICE_X5Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.327 r  d7/t1/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     2.327    d7/t1/fontAddress_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.381 r  d7/t1/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.362     2.743    d7/t1/FontRom/ADDRARDADDR[5]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.869     1.997    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.753    
                         clock uncertainty            0.269     2.022    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.121     2.143    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.384ns (29.202%)  route 0.931ns (70.798%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X9Y6           FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=102, routed)         0.624     2.214    d7/t1/v_cntr_reg_reg[10][4]
    SLICE_X5Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.327 r  d7/t1/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     2.327    d7/t1/fontAddress_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.366 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.366    d7/t1/fontAddress_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.457 r  d7/t1/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.307     2.764    d7/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.869     1.997    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.753    
                         clock uncertainty            0.269     2.022    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.121     2.143    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.344ns (26.107%)  route 0.974ns (73.893%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X9Y6           FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=102, routed)         0.624     2.214    d7/t1/v_cntr_reg_reg[10][4]
    SLICE_X5Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.327 r  d7/t1/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     2.327    d7/t1/fontAddress_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.417 r  d7/t1/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.349     2.767    d7/t1/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.869     1.997    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.753    
                         clock uncertainty            0.269     2.022    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.118     2.140    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.186ns (12.998%)  route 1.245ns (87.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=73, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X11Y3          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=105, routed)         0.890     2.480    d10/VGA_CONTROL/VGA_RED_reg[3][6]
    SLICE_X7Y15          LUT4 (Prop_lut4_I1_O)        0.045     2.525 r  d10/VGA_CONTROL/fontRow_reg_i_4/O
                         net (fo=1, routed)           0.355     2.880    d7/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.871     1.999    d7/t1/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.244     1.755    
                         clock uncertainty            0.269     2.024    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.207    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.674    





