library ieee; 
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all; 

entity internal is
	generic ( WIDTH : positive := 8); 
	port (
		clk			: in std_logic;
		rst         : in std_logic;
		alu_en		: in std_logic;
		pc_sel		: in std_logic_vector(2 downto 0);
		al_sel		: in std_logic_vector(2 downto 0);
		bus_sel		: in std_logic_vector(3 downto 0);
		status_reg_en: in std_logic_vector(3 downto 0);
		reg_en		: in std_logic_vector(10 downto 0);
		status		: out std_logic_vector(3 downto 0);
		address_bus	: out std_logic_vector(width*2-1 downto 0);
		x			: out std_logic_vector(width*2-1 downto 0);
		data_bus_in	: in std_logic_vector(width-1 downto 0);
		data_bus_out: out std_logic_vector(width-1 downto 0)
	);
end internal;

architecture behavior of internal is

	signal alu_reg_out, data_reg_out, address_in, bus_out, temp, temp2, temp3 : std_logic_vector(width-1 downto 0);
	signal alu_status_out, status_reg_out : std_logic_vector(3 downto 0);
	
	signal out_ALU, out_IR, out_ACCU, out_DATA, out_Xh, out_Xl, out_SPh, out_SPl,out_PCH, out_PCl, out_PCla, out_ARh, out_ARl, ALUSEL : std_logic_vector(width-1 downto 0);
begin
	CVSZ : entity work.CVSZ_REG port map(
		clk				=> clk,
		rst				=> rst,
		LD					=> status_reg_en,
		CVSZ_IN			=> alu_status_out,
		CVSZ_OUT			=> status_reg_out
	);
	U_ALU :  entity work.alu_ns port map (
		accumulator	=> out_ACCU,
		data		=> out_DATA,
		carry_in	=> status_reg_out(3),
		en			=> alu_en,
		sel			=> ALUSEL,
		output		=> out_ALU,
		status		=> alu_status_out
	);
	
	ACCU :  entity work.reg port map (
		clk		=> clk,
		rst		=> rst,
		LD			=> reg_en(10),
		D			=> bus_out,
		Q			=> out_ACCU
	);
	
	IR :  entity work.reg port map (
		clk		=> clk,
		rst		=> rst,
		LD			=> reg_en(9),
		D			=> bus_out,
		Q			=> out_IR
	);
	
	DATA :  entity work.reg port map (
		clk		=> clk,
		rst		=> rst,
		LD			=> reg_en(8),
		D			=> bus_out,
		Q			=> out_DATA
	);
	
	XH :  entity work.reg port map(
		clk		=> clk,
		rst		=> rst,
		LD			=> reg_en(7),
		D			=> bus_out,
		Q			=> out_Xh
	);
	
	XL :  entity work.reg port map(
		clk		=> clk,
		rst		=> rst,
		LD			=> reg_en(6),
		D			=> bus_out,
		Q			=> out_Xl
	);
	
	PCH :  entity work.reg port map(
		clk		=> clk,
		rst		=> rst,
		LD			=> reg_en(5),
		D			=> bus_out,
		Q			=> out_PCh
	);
	
	PCL :  entity work.reg port map(
		clk		=> clk,
		rst		=> rst,
		LD			=> reg_en(4),
		D			=> bus_out,
		Q			=> out_PCla
	);
	
	U_PCAdder	: entity work.PCAdder port map(
		input	=> out_PCla,
		sel 	=> pc_sel,
		output 	=> out_PCl
	);
	
	ARH :  entity work.reg port map(
		clk	=> clk,
		rst	=> rst,
		LD		=> reg_en(3),
		D		=> bus_out,
		Q		=> address_bus(width*2-1 downto width)
	);
	
	ARL : entity work.reg port map(
		clk	=> clk,
		rst	=> rst,
		LD		=> reg_en(2),
		D		=> bus_out,
		Q		=> temp
	);
	
	U_ARAdder	: entity work.PCAdder port map(
		input		=> temp,
		sel 		=> al_sel,
		output 	=> temp2
	);
	
	address_bus(width-1 downto 0) <= temp2;
	
	SPH :  entity work.reg port map(
		clk	=> clk,
		rst	=> rst,
		LD		=> reg_en(1),
		D		=> bus_out,
		Q		=> out_SPh
	);

	SPL :  entity work.reg port map(
		clk	=> clk,
		rst	=> rst,
		LD		=> reg_en(0),
		D		=> bus_out,
		Q		=> out_SPl
	);
	
	INT_BUS : entity work.buss port map(
		in1 => out_ALU,
		in2 => out_ACCU,
		in3 => out_DATA,
		in4 => out_Xh,
		in5 => out_Xl,
		in6 => out_SPh,
		in7 => out_SPl,
		in8 => out_PCh,
		in9 => out_PCl,
		in10=> data_bus_in,
		in11=> out_IR,
		in12=> temp2,
		sel => bus_sel,
		output => bus_out
	);
	
	x(width*2-1 downto width) <= out_Xh;
	x(width-1 downto 0) <= out_Xl;
	
	ALUSEL <= out_IR;
	data_bus_out	<= bus_out;
	status <= status_reg_out;
end STR;