
---------- Begin Simulation Statistics ----------
final_tick                                13456207310                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113689                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661008                       # Number of bytes of host memory used
host_op_rate                                   226636                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    99.31                       # Real time elapsed on the host
host_tick_rate                              135495059                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013456                       # Number of seconds simulated
sim_ticks                                 13456207310                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8126945                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6524266                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.619360                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.619360                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617611                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9569703                       # number of floating regfile writes
system.cpu.idleCycles                           39594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29223                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625613                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.025572                       # Inst execution rate
system.cpu.iew.exec_refs                     12507024                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26754                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7416039                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4869761                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4402                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27440                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22869283                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12480270                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57466                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30330345                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  48440                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4263018                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25415                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4386631                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1457                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27766                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23415795                       # num instructions consuming a value
system.cpu.iew.wb_count                      22637303                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.727465                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17034182                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.765444                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22639703                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36397106                       # number of integer regfile reads
system.cpu.int_regfile_writes                11392170                       # number of integer regfile writes
system.cpu.ipc                               0.381773                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.381773                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               793      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11498124     37.84%     37.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     37.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     37.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3204409     10.55%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  208      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594421      5.25%     53.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569848      5.17%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4472702     14.72%     73.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1730      0.01%     73.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         8020172     26.39%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25110      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30387811                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15883329                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30358161                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9593612                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9862015                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2839851                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.093454                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   93025      3.28%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            23352      0.82%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1327374     46.74%     50.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%     50.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1396058     49.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17343540                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           62820736                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13043691                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13368974                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22869280                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30387811                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          361692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             28935                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       525305                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      29534489                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.028892                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.858793                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20011900     67.76%     67.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2991874     10.13%     77.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1066766      3.61%     81.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1007913      3.41%     84.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2031322      6.88%     91.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1203817      4.08%     95.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              669922      2.27%     98.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              333039      1.13%     99.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              217936      0.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        29534489                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.027515                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               946                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              909                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4869761                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27440                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15768117                       # number of misc regfile reads
system.cpu.numCycles                         29574083                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       171480                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        376146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1437325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14863                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2876129                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14863                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1683962                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1682732                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25446                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1656645                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1655889                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954366                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              266                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          365438                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25383                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     29476340                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.763581                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.106837                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        24997945     84.81%     84.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          470163      1.60%     86.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          480258      1.63%     88.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1299677      4.41%     92.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           14405      0.05%     92.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          130889      0.44%     92.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           47419      0.16%     93.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          103376      0.35%     93.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1932208      6.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     29476340                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1932208                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1680842                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1680842                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1680842                       # number of overall hits
system.cpu.dcache.overall_hits::total         1680842                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3245191                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3245191                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3245191                       # number of overall misses
system.cpu.dcache.overall_misses::total       3245191                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 166797391567                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 166797391567                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 166797391567                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 166797391567                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4926033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4926033                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4926033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4926033                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.658784                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.658784                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.658784                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.658784                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51398.328039                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51398.328039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51398.328039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51398.328039                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8158410                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1032257                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.903468                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3048                       # number of writebacks
system.cpu.dcache.writebacks::total              3048                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1806858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1806858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1806858                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1806858                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1438333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1438333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1438333                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1438333                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33003275203                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33003275203                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33003275203                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33003275203                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.291986                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.291986                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.291986                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.291986                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22945.503721                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22945.503721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22945.503721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22945.503721                       # average overall mshr miss latency
system.cpu.dcache.replacements                1437309                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1654970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1654970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3244888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3244888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 166785697260                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 166785697260                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4899858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4899858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.662241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.662241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51399.523577                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51399.523577                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1806854                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1806854                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1438034                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1438034                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  32991993125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  32991993125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.293485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.293485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22942.429125                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22942.429125                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     11694307                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11694307                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38595.072607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38595.072607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11282078                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11282078                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37732.702341                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37732.702341                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.109605                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3119175                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1438333                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.168604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174720                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.109605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          531                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21142465                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21142465                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1362531                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              24526406                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2465850                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1154287                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25415                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1628107                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   215                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23119662                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   883                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4929378                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26757                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127754                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3336339                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11786684                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1683962                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1656207                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      26171388                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51246                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  160                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           944                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3316066                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7401                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           29534489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.795851                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.079593                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 24361151     82.48%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1548131      5.24%     87.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   136771      0.46%     88.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   157272      0.53%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   174662      0.59%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1514973      5.13%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    54987      0.19%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    84219      0.29%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1502323      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             29534489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.056940                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.398548                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3315455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3315455                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3315455                       # number of overall hits
system.cpu.icache.overall_hits::total         3315455                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          611                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            611                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          611                       # number of overall misses
system.cpu.icache.overall_misses::total           611                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47212619                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47212619                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47212619                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47212619                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3316066                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3316066                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3316066                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3316066                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77271.062193                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77271.062193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77271.062193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77271.062193                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          388                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          140                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37885574                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37885574                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37885574                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37885574                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80436.462845                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80436.462845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80436.462845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80436.462845                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3315455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3315455                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          611                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           611                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47212619                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47212619                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3316066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3316066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77271.062193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77271.062193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37885574                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37885574                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80436.462845                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80436.462845                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.513546                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3315925                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7055.159574                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86905                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.513546                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405775                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.405775                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.443359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6632602                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6632602                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3316231                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           207                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         187                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   85309                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1266                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1005692                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  13456207310                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25415                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1802745                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12724686                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3117073                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              11864536                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22979979                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 92737                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3014521                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10388632                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7477                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27879201                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47637371                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21387795                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9792613                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   561730                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5900914                       # count of insts added to the skid buffer
system.cpu.rob.reads                         50416908                       # The number of ROB reads
system.cpu.rob.writes                        45804219                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       455                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1234134                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1234137                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data             1234134                       # number of overall hits
system.l2.overall_hits::total                 1234137                       # number of overall hits
system.l2.demand_misses::.cpu.inst                468                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             204199                       # number of demand (read+write) misses
system.l2.demand_misses::total                 204667                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               468                       # number of overall misses
system.l2.overall_misses::.cpu.data            204199                       # number of overall misses
system.l2.overall_misses::total                204667                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37212175                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18771304825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18808517000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37212175                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18771304825                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18808517000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1438333                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1438804                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1438333                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1438804                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.141969                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142248                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.141969                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142248                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79513.194444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91926.526697                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91898.141860                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79513.194444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91926.526697                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91898.141860                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1270                       # number of writebacks
system.l2.writebacks::total                      1270                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        204199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            204667                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       204199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           204667                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32859835                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16868003330                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16900863165                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32859835                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16868003330                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16900863165                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.141969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.142248                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.141969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142248                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70213.322650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82605.709773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82577.372830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70213.322650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82605.709773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82577.372830                       # average overall mshr miss latency
system.l2.replacements                         171912                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3048                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3048                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        14431                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         14431                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   190                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8354710                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8354710                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.364548                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.364548                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76648.715596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76648.715596                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7338725                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7338725                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.364548                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.364548                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67327.752294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67327.752294                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37212175                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37212175                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79513.194444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79513.194444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32859835                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32859835                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70213.322650                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70213.322650                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1233944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1233944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       204090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          204090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18762950115                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18762950115                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1438034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1438034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.141923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.141923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91934.686241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91934.686241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       204090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       204090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  16860664605                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16860664605                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.141923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.141923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82613.869396                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82613.869396                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30446.971488                       # Cycle average of tags in use
system.l2.tags.total_refs                     2861697                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    204680                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.981322                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.036339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       104.370942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30340.564206                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.925921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.929168                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1242                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19689                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11709196                       # Number of tag accesses
system.l2.tags.data_accesses                 11709196                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    204187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002166346650                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           76                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           76                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              392554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1172                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      204666                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1270                       # Number of write requests accepted
system.mem_ctrls.readBursts                    204666                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1270                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                204666                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1270                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  105921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   87604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           76                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2498.394737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    324.148911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5679.660793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           65     85.53%     85.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      1.32%     86.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            5      6.58%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            2      2.63%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            2      2.63%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      1.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            76                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           76                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.421053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.403199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.787624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               58     76.32%     76.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      5.26%     81.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14     18.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            76                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13098624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                81280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    973.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   13456104025                       # Total gap between requests
system.mem_ctrls.avgGap                      65341.19                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13067968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        79872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2221131.059551132843                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 971147939.307424426079                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5935699.276916090399                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       204199                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1270                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13959535                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8582108640                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 300194882130                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29891.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42028.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 236373922.94                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13068736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13098624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        81280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        81280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       204199                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         204666                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1270                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1270                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2221131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    971205013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        973426144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2221131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2221131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6040335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6040335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6040335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2221131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    971205013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       979466479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               204654                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1248                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4758805675                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1023270000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8596068175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23252.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42002.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110483                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1092                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.50                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        94325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   139.696751                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    93.179719                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   204.997374                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        65619     69.57%     69.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19287     20.45%     90.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2281      2.42%     92.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1342      1.42%     93.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          852      0.90%     94.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          682      0.72%     95.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          481      0.51%     95.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          432      0.46%     96.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3349      3.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        94325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13097856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              79872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              973.369070                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.935699                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       341834640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       181681830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      734648880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3142440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1062097920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5001147510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    955691040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8280244260                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   615.347554                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2296482750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    449280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10710444560                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       331660140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       176281545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      726580680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3372120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1062097920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4711109850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1199933280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8211035535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   610.204298                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2900434325                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    449280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10106492985                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             204557                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1270                       # Transaction distribution
system.membus.trans_dist::CleanEvict           170210                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        204557                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       580812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       580812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 580812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13179904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13179904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13179904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            204666                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  204666    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              204666                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           583428230                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1106288170                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1438504                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4318                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1604903                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              299                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             299                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           471                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1438034                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          957                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4313975                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4314932                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92248384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92279488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          171912                       # Total snoops (count)
system.tol2bus.snoopTraffic                     81280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1610716                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009228                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095616                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1595853     99.08%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14863      0.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1610716                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13456207310                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1311426935                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            641550                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1963324545                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
