<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 195</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page195-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce195.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:774px;white-space:nowrap" class="ft00">Vol. 3A&#160;6-9</p>
<p style="position:absolute;top:47px;left:609px;white-space:nowrap" class="ft01">INTERRUPT&#160;AND&#160;EXCEPTION HANDLING</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft05">a pending&#160;exception or interrupt from&#160;the class which&#160;has the&#160;highest&#160;priority,&#160;transferring&#160;execution to&#160;the first&#160;<br/>instruction&#160;of&#160;the handler.&#160;Lower priority&#160;exceptions are discarded; lower&#160;priority&#160;interrupts are&#160;held&#160;pending.&#160;<br/>Discarded&#160;exceptions&#160;are re-generated&#160;when&#160;the&#160;interrupt&#160;handler returns execution to the point&#160;in&#160;the program or&#160;<br/>task where the&#160;exceptions and/or&#160;interrupts&#160;occurred.&#160;</p>
<p style="position:absolute;top:205px;left:69px;white-space:nowrap" class="ft03">6.10&#160;</p>
<p style="position:absolute;top:205px;left:148px;white-space:nowrap" class="ft03">INTERRUPT DESCRIPTOR TABLE (IDT)</p>
<p style="position:absolute;top:241px;left:69px;white-space:nowrap" class="ft06">The interrupt&#160;descriptor table (IDT) associates each&#160;exception or&#160;interrupt vector with&#160;a gate&#160;descriptor&#160;for the&#160;<br/>procedure&#160;or task used to&#160;service&#160;the associated exception&#160;or interrupt. Like&#160;the GDT and&#160;LDTs, the&#160;IDT&#160;is an&#160;array&#160;<br/>of&#160;8-byte&#160;descriptors (in protected mode). Unlike&#160;the GDT,&#160;the&#160;first entry of the IDT&#160;may contain&#160;a descriptor.&#160;To&#160;<br/>form an index into the IDT,&#160;the&#160;processor scales the exception&#160;or&#160;interrupt&#160;vector&#160;by&#160;eight&#160;(the&#160;number&#160;of&#160;bytes&#160;in&#160;<br/>a gate&#160;descriptor).&#160;Because there&#160;are only 256 interrupt&#160;or&#160;exception vectors,&#160;the IDT need&#160;not contain&#160;more&#160;than&#160;<br/>256&#160;descriptors. It can contain fewer than 256&#160;descriptors,&#160;because descriptors are required only for the interrupt&#160;<br/>and exception&#160;vectors&#160;that may&#160;occur.&#160;All empty descriptor&#160;slots in the IDT&#160;should have&#160;the present&#160;flag for the&#160;<br/>descriptor set&#160;to 0.<br/>The base addresses of&#160;the&#160;IDT should&#160;be&#160;aligned on&#160;an&#160;8-byte&#160;boundary to&#160;maximize performance&#160;of cache&#160;line&#160;<br/>fills. The limit value&#160;is expressed&#160;in bytes&#160;and is&#160;added&#160;to&#160;the&#160;base address&#160;to get the&#160;address of the&#160;last&#160;valid byte.&#160;<br/>A&#160;limit value of 0&#160;results&#160;in exactly 1&#160;valid&#160;byte.&#160;Because&#160;IDT entries are&#160;always&#160;eight&#160;bytes long, the&#160;limit should&#160;<br/>always&#160;be&#160;one less than an&#160;integral multiple&#160;of&#160;eight&#160;(that is, 8N&#160;â€“&#160;1).<br/>The&#160;IDT may reside&#160;anywhere&#160;in the&#160;linear address&#160;space.<a href="o_fe12b1e2a880e0ce-196.html">&#160;As shown in Figure&#160;6-1, the&#160;</a>processor&#160;locates&#160;the&#160;IDT&#160;<br/>using&#160;the IDTR register.&#160;This register&#160;holds both&#160;a 32-bit&#160;base&#160;address and 16-bit limit&#160;for&#160;the IDT.<br/>The&#160;LIDT&#160;(load&#160;IDT register)&#160;and SIDT&#160;(store&#160;IDT&#160;register) instructions load and&#160;store the&#160;contents of the&#160;IDTR&#160;<br/>register, respectively.&#160;The&#160;LIDT&#160;instruction&#160;loads&#160;the&#160;IDTR&#160;register with the&#160;base&#160;address and limit held&#160;in&#160;a&#160;<br/>memory operand. This&#160;instruction can be executed&#160;only when&#160;the CPL is 0. It&#160;normally is used&#160;by the initialization&#160;<br/>code of an&#160;operating system&#160;when&#160;creating an&#160;IDT.&#160;An operating system also may&#160;use it&#160;to change&#160;from&#160;one&#160;IDT&#160;to&#160;<br/>another.&#160;The&#160;SIDT&#160;instruction copies the&#160;base&#160;and&#160;limit value stored&#160;in&#160;IDTR&#160;to memory. This instruction can be&#160;<br/>executed at&#160;any privilege&#160;level.&#160;<br/>If&#160;a vector references a&#160;descriptor beyond&#160;the limit of&#160;the IDT,&#160;a&#160;general-protection exception&#160;(#GP) is&#160;generated.</p>
<p style="position:absolute;top:636px;left:433px;white-space:nowrap" class="ft04">NOTE</p>
<p style="position:absolute;top:661px;left:122px;white-space:nowrap" class="ft05">Because interrupts are&#160;delivered to&#160;the processor&#160;core only once, an&#160;incorrectly&#160;configured&#160;IDT&#160;<br/>could result&#160;in incomplete interrupt&#160;handling&#160;and/or the&#160;blocking of interrupt delivery.&#160;<br/>IA-32&#160;architecture&#160;rules need&#160;to be&#160;followed for setting up IDTR&#160;base/limit/access fields and&#160;each&#160;<br/>field in the&#160;gate descriptors. The&#160;same apply for&#160;the Intel 64 architecture. This&#160;includes&#160;implicit&#160;<br/>referencing of the&#160;destination&#160;code&#160;segment&#160;through&#160;the GDT or LDT&#160;and accessing&#160;the&#160;stack.</p>
</div>
</body>
</html>
