// è®¾ç½®æ—¶é’Ÿåˆ†è¾¨ç?
`timescale 1ns / 1ps

module Input_pre_data_module #(
    parameter buffer_DP = 768,  // è¾“å…¥ç¼“å­˜å¤§å° 24x32
    parameter data_DP   = 884   // ç»è¿‡ padding åçš„å¤§å° 26x34
) (
    input        en,              // ä½¿èƒ½
    input        rst_n,           // å¤ä½#
    //////////////////////////////////////////////////////
    input        din_clk,         // è¾“å…¥æ‘„åƒå¤´æ—¶é’?
    input  [7:0] i_data_din,      // è¾“å…¥æ‘„åƒå¤´æ•°æ?
    input        i_data_din_vld,  // è¾“å…¥æ•°æ®æœ‰æ•ˆä¿¡å·
    //////////////////////////////////////////////////////
    input        dout_clk,        // è¾“å‡ºæ—¶é’Ÿ
    input  [7:0] input_padding,   // è¾“å…¥å¡«å……å‚æ•°       
    output       PEclk,           // PE æ—¶é’Ÿ

    output reg         out_data_vld,  // ç¼“å†²å°±ç»ªæ ‡å¿—
    output reg [207:0] parallel_data  // 26*8 208ä½å¹¶è¡Œæ•°æ®è¾“å‡?
);

  // å¯„å­˜å™¨å’Œä¿¡å·å®šä¹‰
  reg val_PEclk, pre_val_PEclk;
  reg  [  9:0] i_conv_addr = 10'd0;  // è¾“å‡ºç»“æœåœ°å€
  reg  [207:0] padding_data = 208'd0;  // 26*8 208ä½å¹¶è¡Œæ•°æ?
  reg  [191:0] sram_o_data = 192'd0;
  wire [  7:0] o_conv_dout;  // è¾“å‡ºç»“æœ
  reg  [  5:0] col_counter = 6'b0;  // åˆ—è®¡æ•°å™¨ 0-25 å…?26åˆ?
  reg  [  5:0] row_counter = 6'b0;  // è¡Œè®¡æ•°å™¨ 0-33 å…?34åˆ?
  wire         o_pl_buffer_ready;  // ç¼“å†²åŒºå°±ç»ªä¿¡å?
  reg          i_switch_pingpong = 1'b0;  // ç¼“å­˜åˆ‡æ¢ä¿¡å·



  // å®ä¾‹åŒ–æ—¶é’Ÿåˆ†é¢‘å™¨æ¨¡å—ï¼Œå°† dout_clk åˆ†é¢‘ä¸? PEclk
  clockDivider24 divider24_inst (
      .clk(dout_clk),
      .rst_n(rst_n),
      .divided(PEclk)
  );
initial out_data_vld=0;
  // å®ä¾‹åŒ? PingPongBuffer æ¨¡å—
  PingPongBuffer PingPongBuffer_inst (
      .i_clk_input      (din_clk),            // è¾“å…¥æ•°æ®æ—¶é’Ÿ
      .i_clk_output     (dout_clk),           // è¾“å‡ºæ•°æ®æ—¶é’Ÿ
      .i_rst_n          (rst_n),              // å¤ä½ä¿¡å·
      .en               (en),                 // ä½¿èƒ½ä¿¡å·
      .i_switch_pingpong(i_switch_pingpong),  // ç¼“å­˜åˆ‡æ¢ä¿¡å·
      .i_data_din       (i_data_din),         // è¾“å…¥æ•°æ®
      .i_data_din_vld   (i_data_din_vld),     // è¾“å…¥æ•°æ®æœ‰æ•ˆä¿¡å·

      .i_conv_addr      (i_conv_addr),       // è¾“å…¥ç´¢å¼•åœ°å€
      .o_conv_dout      (o_conv_dout),       // è¾“å‡ºè½¬æ¢åçš„æ•°æ®
      .o_pl_buffer_ready(o_pl_buffer_ready),  // è¾“å‡ºç¼“å†²åŒºå°±ç»ªä¿¡å?(å†™å…¥å®Œæˆ)
      .o_state_change (state_change)
  );
  wire state_change ;
  integer i;
  always @(*) begin
    if (!rst_n) begin
      padding_data <= 208'b0;
    end else begin
      for (i = 0; i < 26; i = i + 1) begin
        padding_data[207-i*8-:8] <= input_padding[7:0];
      end

    end
  end

  always @(posedge din_clk) begin  //æ‘„åƒå¤´è¾“å…¥æ—¶é’?
    if (!rst_n) begin
      i_switch_pingpong <= 1'b0;
      //out_data_vld <= 1'b0;
    end else begin
      // å¦‚æœè¯»å–å®Œå¹¶ä¸”å†™å…¥å®Œæˆæˆåˆ‡æ¢pingpongï¼Œå› ä¸ºå†™å…¥æ¯”è¾ƒæ…¢ï¼Œæ‰€ä»¥è¿™ä¸ªåˆ‡æ¢æ”¾åœ¨å†™å…¥éƒ¨åˆ?
      if (col_counter == 6'd34) begin
        //out_data_vld <= 1'b0;
      end else if (o_pl_buffer_ready && (!out_data_vld)) begin
        i_switch_pingpong <= ~i_switch_pingpong;  //åˆ‡æ¢pingpongçŠ¶æ??
        //out_data_vld <= 1'b1;  //ç°åœ¨å¯ä»¥è¯»å–/è¾“å‡ºäº?
      end
    end
  end
reg conv_start;
always@(posedge dout_clk or negedge rst_n )
if(!rst_n ) begin
 conv_start<=0;
 out_data_vld <=0;
end
else begin
    if(col_counter==6'd34)begin
        out_data_vld <=0;
    end
    else if(state_change) begin
        conv_start<=1;
        if(!out_data_vld) out_data_vld <=1;
    end
end
reg end_flag;
  always @(posedge dout_clk or negedge rst_n) begin  //sramè¾“å‡ºæ—¶é’Ÿ
    if (!rst_n) begin
      i_conv_addr <= 10'b0;
      end_flag <=0;
    end else 
     begin
     if(conv_start)begin
          pre_val_PEclk <= val_PEclk;
          val_PEclk <= PEclk;
        
          if (out_data_vld && (!pre_val_PEclk) && val_PEclk) begin
            row_counter <= 6'd1;
          end else if (row_counter < 6'd28 && row_counter > 6'd0) begin
            row_counter <= row_counter + 6'd1;
          end else begin
            row_counter <= 6'd0;
          end
          if (col_counter >= 1 && col_counter < 33 && row_counter < 24) begin
            i_conv_addr <= row_counter * 32 + col_counter - 1;  //è®¡ç®—è¾“å‡ºåœ°å€ 
          end else begin
            end_flag <=1;
            i_conv_addr <= 0;
          end
          if (row_counter >= 3) begin
            sram_o_data[191-(row_counter-3)*8-:8] <= o_conv_dout[7:0];
          end
        end
        else begin
            row_counter <=0;
            
        end
      end
  end
  always @(posedge PEclk or negedge rst_n) begin  //PEæ—¶é’Ÿ
    if (!rst_n) begin
      col_counter <= 6'd0;
    end else begin
    if(conv_start)begin
      if (!out_data_vld && col_counter == 34) begin
        col_counter <= 0;
      end
      if (out_data_vld) begin
        if (col_counter < 6'd34) begin
          col_counter <= col_counter + 6'd1;
        end else begin
          col_counter <= 6'd0;
        end
        if (col_counter == 1 || col_counter == 34) begin
          parallel_data <= padding_data;
        end else begin
          parallel_data[207:200] <= input_padding[7:0];
          parallel_data[7:0] <= input_padding[7:0];
          parallel_data[199:8] <= sram_o_data[191:0];
        end
      end
    end
    else begin col_counter<=0;
    end
    end
  end



endmodule
