vsim -gui work.UART_Rx_tb
# vsim -gui work.UART_Rx_tb 
# Start time: 18:21:39 on Feb 04,2025
# Loading sv_std.std
# Loading work.UART_Rx_tb
# Loading work.UART_Rx
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/CLKS_PER_BIT
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/clk
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/i_RX_Serial
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/o_RX_DV
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/o_RX_Byte
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/state_r
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/Clock_Count_r
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/Bit_Index_r
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/RX_Byte_r
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/RX_DV_r
run -all
# Test Passed - Correct Byte Received
# ** Note: $finish    : C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx_tb.sv(55)
#    Time: 87020 ps  Iteration: 1  Instance: /UART_Rx_tb
# 1
# Break in Module UART_Rx_tb at C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx_tb.sv line 55
# End time: 19:08:54 on Feb 04,2025, Elapsed time: 0:47:15
# Errors: 0, Warnings: 1
