# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect -global-isel %s -verify-machineinstrs -o - -regbankselect-fast | FileCheck %s
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect -global-isel %s -verify-machineinstrs -o - -regbankselect-greedy | FileCheck %s

# REQUIRES: global-isel

--- |
  define void @cvt_pkrtz_ss() { ret void }
  define void @cvt_pkrtz_sv() { ret void }
  define void @cvt_pkrtz_vs() { ret void }
  define void @cvt_pkrtz_vv() { ret void }

  declare float @llvm.amdgcn.cvt.pkrtz(float, float)  #0

  attributes #0 = { readnone speculatable }
...

---
name: cvt_pkrtz_ss
legalized: true

# CHECK-LABEL: name: cvt_pkrtz_ss
# CHECK: registers:
# CHECK: - { id: 0, class: sgpr
# CHECK: - { id: 1, class: sgpr
# CHECK: - { id: 2, class: vgpr
# CHECK: - { id: 3, class: vgpr
# CHECK: %2(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.cvt.pkrtz), %0(s32), %3(s32)

body: |
  bb.0:
    liveins: %sgpr0, %sgpr1
    %0:_(s32) = COPY %sgpr0
    %1:_(s32) = COPY %sgpr1
    %2:_(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.cvt.pkrtz), %0, %1
...
---
name: cvt_pkrtz_sv
legalized: true

# CHECK-LABEL: name: cvt_pkrtz_sv
# CHECK: registers:
# CHECK: - { id: 0, class: sgpr
# CHECK: - { id: 1, class: vgpr
# CHECK: - { id: 2, class: vgpr
# CHECK: %2(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.cvt.pkrtz), %0(s32), %1(s32)

body: |
  bb.0:
    liveins: %sgpr0, %vgpr0
    %0:_(s32) = COPY %sgpr0
    %1:_(s32) = COPY %vgpr0
    %2:_(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.cvt.pkrtz), %0, %1
...
---
name: cvt_pkrtz_vs
legalized: true

# CHECK-LABEL: name: cvt_pkrtz_vs
# CHECK: registers:
# CHECK: - { id: 0, class: sgpr
# CHECK: - { id: 1, class: vgpr
# CHECK: - { id: 2, class: vgpr
# CHECK: - { id: 3, class: vgpr
# CHECK: %2(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.cvt.pkrtz), %1(s32), %3(s32)

body: |
  bb.0:
    liveins: %sgpr0, %vgpr0
    %0:_(s32) = COPY %sgpr0
    %1:_(s32) = COPY %vgpr0
    %2:_(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.cvt.pkrtz), %1, %0
...
---
name: cvt_pkrtz_vv
legalized: true

# CHECK-LABEL: name: cvt_pkrtz_v
# CHECK: registers:
# CHECK: - { id: 0, class: vgpr
# CHECK: - { id: 1, class: vgpr
# CHECK: - { id: 2, class: vgpr
# CHECK: %2(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.cvt.pkrtz), %0(s32), %1(s32)

body: |
  bb.0:
    liveins: %vgpr0, %vgpr1
    %0:_(s32) = COPY %vgpr0
    %1:_(s32) = COPY %vgpr1
    %2:_(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.cvt.pkrtz), %0, %1
...
