Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/FPGArcade/PmodJSTK_Driver/clock1Mhz.vhd" in Library work.
Architecture behavioral of Entity clock1mhz is up to date.
Compiling vhdl file "C:/FPGArcade/PmodJSTK_Driver/PmodJSTK_Driver.vhd" in Library work.
Architecture behavioral of Entity pmodjstk_driver is up to date.
Compiling vhdl file "C:/FPGArcade/PmodJSTK_Driver/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PmodJSTK_Driver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock1Mhz> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/FPGArcade/PmodJSTK_Driver/top.vhd" line 72: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sw>, <jstkData>
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <PmodJSTK_Driver> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/FPGArcade/PmodJSTK_Driver/PmodJSTK_Driver.vhd" line 93: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:2679 - Register <Data<0>> in unit <PmodJSTK_Driver> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Data<1>> in unit <PmodJSTK_Driver> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Data<2>> in unit <PmodJSTK_Driver> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Data<3>> in unit <PmodJSTK_Driver> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Data<4>> in unit <PmodJSTK_Driver> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <PmodJSTK_Driver> analyzed. Unit <PmodJSTK_Driver> generated.

Analyzing Entity <clock1Mhz> in library <work> (Architecture <behavioral>).
Entity <clock1Mhz> analyzed. Unit <clock1Mhz> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock1Mhz>.
    Related source file is "C:/FPGArcade/PmodJSTK_Driver/clock1Mhz.vhd".
    Found 5-bit up counter for signal <count>.
    Found 1-bit register for signal <slow_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock1Mhz> synthesized.


Synthesizing Unit <PmodJSTK_Driver>.
    Related source file is "C:/FPGArcade/PmodJSTK_Driver/PmodJSTK_Driver.vhd".
WARNING:Xst:1305 - Output <MOSI> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Data<5:9>> is never assigned. Tied to value 00000.
WARNING:Xst:647 - Input <LED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <SS>.
    Found 13-bit register for signal <Data<10:22>>.
    Found 1-bit register for signal <betweenBytes>.
    Found 4-bit register for signal <bitCounter>.
    Found 4-bit adder for signal <bitCounter$add0000> created at line 133.
    Found 5-bit comparator less for signal <bitCounter$cmp_lt0000> created at line 84.
    Found 10-bit register for signal <bufferSignal>.
    Found 4-bit adder for signal <bufferSignal$sub0000> created at line 93.
    Found 4-bit register for signal <byteCounter>.
    Found 4-bit adder for signal <byteCounter$addsub0000>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <PmodJSTK_Driver> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/FPGArcade/PmodJSTK_Driver/top.vhd".
WARNING:Xst:647 - Input <sw<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <LEDs> is used but never assigned. This sourceless signal will be automatically connected to value 000.
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 3
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 28
 1-bit register                                        : 26
 4-bit register                                        : 2
# Comparators                                          : 1
 5-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 3
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 1
 5-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <PmodJSTK_Driver> ...
WARNING:Xst:1293 - FF/Latch <byteCounter_3> has a constant value of 0 in block <PmodJSTK_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byteCounter_3> has a constant value of 0 in block <PmodJSTK_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byteCounter_3> has a constant value of 0 in block <PmodJSTK_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byteCounter_3> has a constant value of 0 in block <PmodJSTK_Driver>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 75
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 3
#      LUT2_L                      : 4
#      LUT3                        : 9
#      LUT3_D                      : 3
#      LUT3_L                      : 1
#      LUT4                        : 45
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXF5                       : 4
# FlipFlops/Latches                : 38
#      FD                          : 4
#      FDE                         : 29
#      FDR                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 6
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       39  out of   4656     0%  
 Number of Slice Flip Flops:             38  out of   9312     0%  
 Number of 4 input LUTs:                 70  out of   9312     0%  
 Number of IOs:                          21
 Number of bonded IOBs:                  18  out of    232     7%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50Mhz                           | BUFGP                  | 6     |
jstk/clkGen1Mhz/slow_clk1          | BUFG                   | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.824ns (Maximum Frequency: 171.703MHz)
   Minimum input arrival time before clock: 5.543ns
   Maximum output required time after clock: 6.710ns
   Maximum combinational path delay: 7.776ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50Mhz'
  Clock period: 4.305ns (frequency: 232.288MHz)
  Total number of paths / destination ports: 46 / 12
-------------------------------------------------------------------------
Delay:               4.305ns (Levels of Logic = 2)
  Source:            jstk/clkGen1Mhz/count_4 (FF)
  Destination:       jstk/clkGen1Mhz/count_4 (FF)
  Source Clock:      clk50Mhz rising
  Destination Clock: clk50Mhz rising

  Data Path: jstk/clkGen1Mhz/count_4 to jstk/clkGen1Mhz/count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  jstk/clkGen1Mhz/count_4 (jstk/clkGen1Mhz/count_4)
     LUT2_L:I0->LO         1   0.704   0.104  jstk/clkGen1Mhz/slow_clk_cmp_eq0000_SW0 (N12)
     LUT4:I3->O            6   0.704   0.669  jstk/clkGen1Mhz/slow_clk_cmp_eq0000 (jstk/clkGen1Mhz/slow_clk_cmp_eq0000)
     FDR:R                     0.911          jstk/clkGen1Mhz/count_0
    ----------------------------------------
    Total                      4.305ns (2.910ns logic, 1.395ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'jstk/clkGen1Mhz/slow_clk1'
  Clock period: 5.824ns (frequency: 171.703MHz)
  Total number of paths / destination ports: 357 / 49
-------------------------------------------------------------------------
Delay:               5.824ns (Levels of Logic = 4)
  Source:            jstk/bitCounter_3 (FF)
  Destination:       jstk/bufferSignal_8 (FF)
  Source Clock:      jstk/clkGen1Mhz/slow_clk1 rising
  Destination Clock: jstk/clkGen1Mhz/slow_clk1 rising

  Data Path: jstk/bitCounter_3 to jstk/bufferSignal_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.591   1.136  jstk/bitCounter_3 (jstk/bitCounter_3)
     LUT4_D:I0->O          8   0.704   0.932  jstk/bitCounter_cmp_eq00001 (jstk/bitCounter_cmp_eq0000)
     LUT4:I0->O            1   0.704   0.000  jstk/bufferSignal_8_mux000156_F (N38)
     MUXF5:I0->O           1   0.321   0.424  jstk/bufferSignal_8_mux000156 (jstk/bufferSignal_8_mux000156)
     LUT4:I3->O            1   0.704   0.000  jstk/bufferSignal_8_mux000163 (jstk/bufferSignal_8_mux0001)
     FDE:D                     0.308          jstk/bufferSignal_8
    ----------------------------------------
    Total                      5.824ns (3.332ns logic, 2.492ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'jstk/clkGen1Mhz/slow_clk1'
  Total number of paths / destination ports: 14 / 13
-------------------------------------------------------------------------
Offset:              5.543ns (Levels of Logic = 4)
  Source:            MISO (PAD)
  Destination:       jstk/bufferSignal_9 (FF)
  Destination Clock: jstk/clkGen1Mhz/slow_clk1 rising

  Data Path: MISO to jstk/bufferSignal_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.218   1.175  MISO_IBUF (MISO_IBUF)
     LUT4:I0->O            1   0.704   0.595  jstk/bufferSignal_9_mux000158 (jstk/bufferSignal_9_mux000158)
     LUT2_L:I0->LO         1   0.704   0.135  jstk/bufferSignal_9_mux000162 (jstk/bufferSignal_9_mux000162)
     LUT4:I2->O            1   0.704   0.000  jstk/bufferSignal_9_mux000169 (jstk/bufferSignal_9_mux0001)
     FDE:D                     0.308          jstk/bufferSignal_9
    ----------------------------------------
    Total                      5.543ns (3.638ns logic, 1.905ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'jstk/clkGen1Mhz/slow_clk1'
  Total number of paths / destination ports: 14 / 9
-------------------------------------------------------------------------
Offset:              6.710ns (Levels of Logic = 3)
  Source:            jstk/Data_15 (FF)
  Destination:       Led<5> (PAD)
  Source Clock:      jstk/clkGen1Mhz/slow_clk1 rising

  Data Path: jstk/Data_15 to Led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.595  jstk/Data_15 (jstk/Data_15)
     LUT3:I0->O            1   0.704   0.424  Led_5_mux0004_SW0 (N7)
     LUT4:I3->O            1   0.704   0.420  Led_5_mux0004 (Led_5_OBUF)
     OBUF:I->O                 3.272          Led_5_OBUF (Led<5>)
    ----------------------------------------
    Total                      6.710ns (5.271ns logic, 1.439ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50Mhz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            jstk/clkGen1Mhz/slow_clk (FF)
  Destination:       SCK (PAD)
  Source Clock:      clk50Mhz rising

  Data Path: jstk/clkGen1Mhz/slow_clk to SCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  jstk/clkGen1Mhz/slow_clk (jstk/clkGen1Mhz/slow_clk1)
     OBUF:I->O                 3.272          SCK_OBUF (SCK)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Delay:               7.776ns (Levels of Logic = 4)
  Source:            sw<6> (PAD)
  Destination:       Led<6> (PAD)

  Data Path: sw<6> to Led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  sw_6_IBUF (sw_6_IBUF)
     LUT2:I0->O            2   0.704   0.526  Led_6_mux000433 (Led_6_mux000433)
     LUT4:I1->O            1   0.704   0.420  Led_6_mux000437 (Led_6_OBUF)
     OBUF:I->O                 3.272          Led_6_OBUF (Led<6>)
    ----------------------------------------
    Total                      7.776ns (5.898ns logic, 1.878ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.17 secs
 
--> 

Total memory usage is 152484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    6 (   0 filtered)

