vendor_name = ModelSim
source_file = 1, C:/altera_lite/docs/Aula2/ParteA/Dec2_4En.vhd
source_file = 1, C:/altera_lite/docs/Aula2/ParteA/Dec2_4En_2.vwf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/altera_lite/docs/Aula2/ParteA/db/Dec2_4EnDemo.cbx.xml
design_name = Dec2_4En
instance = comp, \outputs[0]~output , outputs[0]~output, Dec2_4En, 1
instance = comp, \outputs[1]~output , outputs[1]~output, Dec2_4En, 1
instance = comp, \outputs[2]~output , outputs[2]~output, Dec2_4En, 1
instance = comp, \outputs[3]~output , outputs[3]~output, Dec2_4En, 1
instance = comp, \enable~input , enable~input, Dec2_4En, 1
instance = comp, \inputs[1]~input , inputs[1]~input, Dec2_4En, 1
instance = comp, \inputs[0]~input , inputs[0]~input, Dec2_4En, 1
instance = comp, \outputs~0 , outputs~0, Dec2_4En, 1
instance = comp, \outputs~1 , outputs~1, Dec2_4En, 1
instance = comp, \outputs~2 , outputs~2, Dec2_4En, 1
instance = comp, \outputs~3 , outputs~3, Dec2_4En, 1
