#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 10 16:50:02 2019
# Process ID: 29744
# Current directory: D:/CSULB_Classes/CECS_461/Lab_3/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17500 D:\CSULB_Classes\CECS_461\Lab_3\project_2\project_2.xpr
# Log file: D:/CSULB_Classes/CECS_461/Lab_3/project_2/vivado.log
# Journal file: D:/CSULB_Classes/CECS_461/Lab_3/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CSULB_Classes/CECS_461/Lab_3/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'D:/CSULB_Classes/CECS_461/Lab_2/project_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 784.832 ; gain = 157.461
update_compile_order -fileset sources_1
save_project_as project_3 D:/CSULB_Classes/CECS_461/Lab_3/project_3 -force
save_project_as: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1078.988 ; gain = 4.906
open_bd_design {D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Successfully read diagram <system> from BD file <D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1078.988 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A7FA
open_hw_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1925.379 ; gain = 846.391
set_property PROGRAM.FILE {D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
open_bd_design {D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  D:/CSULB_Classes/CECS_461/Lab_3/led_ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CSULB_Classes/CECS_461/Lab_3/led_ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
set_property location {4 1080 -154} [get_bd_cells led_ip_0]
set_property location {3 1084 -119} [get_bd_cells led_ip_0]
set_property location {3 1080 -95} [get_bd_cells led_ip_0]
set_property name led_ip [get_bd_cells led_ip_0]
set_property -dict [list CONFIG.LED_WIDTH {4}] [get_bd_cells led_ip]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/led_ip/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins led_ip/S_AXI]
</led_ip/S_AXI/S_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1983.766 ; gain = 6.164
startgroup
make_bd_pins_external  [get_bd_cells led_ip]
make_bd_intf_pins_external  [get_bd_cells led_ip]
endgroup
set_property name LED [get_bd_ports LED_0]
save_bd_design
Wrote  : <D:\CSULB_Classes\CECS_461\Lab_3\project_3\project_3.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {2 486 433} [get_bd_cells processing_system7_0]
set_property location {1268 359} [get_bd_intf_ports DDR]
set_property screensize {328 230} [get_bd_cells processing_system7_0]
set_property location {2 512 430} [get_bd_cells processing_system7_0]
set_property location {2 501 413} [get_bd_cells processing_system7_0]
undo
INFO: [Common 17-17] undo 'set_property location {2 501 413} [get_bd_cells processing_system7_0]'
set_property location {2 498 428} [get_bd_cells processing_system7_0]
set_property screensize {291 186} [get_bd_cells processing_system7_0]
set_property screensize {285 210} [get_bd_cells processing_system7_0]
set_property location {4 1164 -250} [get_bd_cells axi_bram_ctrl_0]
set_property screensize {277 250} [get_bd_cells processing_system7_0]
set_property location {1 493 416} [get_bd_cells processing_system7_0]
set_property screensize {275 174} [get_bd_cells processing_system7_0]
set_property screensize {289 174} [get_bd_cells processing_system7_0]
set_property location {1 494 437} [get_bd_cells processing_system7_0]
set_property location {1320 387} [get_bd_intf_ports DDR]
set_property location {1298 397} [get_bd_intf_ports DDR]
set_property screensize {289 198} [get_bd_cells processing_system7_0]
set_property screensize {291 174} [get_bd_cells processing_system7_0]
set_property screensize {287 146} [get_bd_cells processing_system7_0]
set_property screensize {279 122} [get_bd_cells processing_system7_0]
set_property screensize {257 254} [get_bd_cells processing_system7_0]
set_property location {1286 435} [get_bd_intf_ports FIXED_IO]
set_property location {1278 367} [get_bd_intf_ports DDR]
set_property location {1282 355} [get_bd_intf_ports DDR]
set_property location {1292 367} [get_bd_intf_ports DDR]
set_property location {1 430 477} [get_bd_cells processing_system7_0]
set_property location {1 435 417} [get_bd_cells processing_system7_0]
set_property location {1 439 423} [get_bd_cells processing_system7_0]
set_property location {1 456 405} [get_bd_cells processing_system7_0]
undo
INFO: [Common 17-17] undo 'set_property location {1 456 405} [get_bd_cells processing_system7_0]'
set_property screensize {271 206} [get_bd_cells processing_system7_0]
set_property screensize {289 198} [get_bd_cells processing_system7_0]
set_property location {1 400 377} [get_bd_cells processing_system7_0]
set_property location {1 434 385} [get_bd_cells processing_system7_0]
set_property location {1 445 378} [get_bd_cells processing_system7_0]
set_property screensize {273 178} [get_bd_cells processing_system7_0]
set_property location {1 477 486} [get_bd_cells processing_system7_0]
set_property screensize {263 286} [get_bd_cells processing_system7_0]
set_property screensize {245 238} [get_bd_cells processing_system7_0]
set_property location {1302 397} [get_bd_intf_ports DDR]
set_property screensize {245 258} [get_bd_cells processing_system7_0]
set_property screensize {213 298} [get_bd_cells processing_system7_0]
set_property location {1274 363} [get_bd_intf_ports DDR]
set_property location {1292 379} [get_bd_intf_ports DDR]
set_property screensize {209 250} [get_bd_cells processing_system7_0]
undo
INFO: [Common 17-17] undo 'set_property screensize {209 250} [get_bd_cells processing_system7_0]'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 8K ]>
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
startgroup
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
INFO: [Device 21-403] Loading part xc7z010clg400-1
create_bd_cell: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.836 ; gain = 160.527
apply_bd_automation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.836 ; gain = 160.527
set_property location {3 877 265} [get_bd_cells buttons]
set_property location {3 869 94} [get_bd_cells switches]
set_property location {3 860 123} [get_bd_cells switches]
set_property location {3 853 -43} [get_bd_cells led_ip]
set_property location {3 855 -200} [get_bd_cells axi_bram_ctrl_0]
set_property location {4 1102 -196} [get_bd_cells axi_bram_ctrl_0_bram]
save_bd_design
Wrote  : <D:\CSULB_Classes\CECS_461\Lab_3\project_3\project_3.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_4bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_4bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_4bits'. If desired, please change the name of this port /buttons manually.
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2266.199 ; gain = 21.547
validate_bd_design -force
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_4bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_4bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_4bits'. If desired, please change the name of this port /buttons manually.
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2266.199 ; gain = 0.000
add_files -fileset constrs_1 -norecurse D:/CSULB_Classes/CECS_461/Lab_3/lab3_zybo.xdc
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd]
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_processing_system7_0_0'. Sub-design: 'D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_axi_gpio_0_0'. Sub-design: 'D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_xbar_0'. Sub-design: 'D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_rst_ps7_0_100M_0'. Sub-design: 'D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_axi_gpio_0_1'. Sub-design: 'D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci'.
delete_ip_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.297 ; gain = 0.000
set_property synth_checkpoint_mode Singular [get_files  D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_4bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_4bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_4bits'. If desired, please change the name of this port /buttons manually.
Wrote  : <D:\CSULB_Classes\CECS_461\Lab_3\project_3\project_3.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
Exporting to file D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 2373.660 ; gain = 80.363
export_ip_user_files -of_objects [get_files D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_synth_1
[Sun Mar 10 17:17:56 2019] Launched system_synth_1...
Run output will be captured here: D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.runs/system_synth_1/runme.log
export_simulation -of_objects [get_files D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd] -directory D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.ip_user_files -ipstatic_source_dir D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.cache/compile_simlib/modelsim} {questa=D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.cache/compile_simlib/questa} {riviera=D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.cache/compile_simlib/riviera} {activehdl=D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 10 17:19:02 2019] Launched system_synth_1, synth_1...
Run output will be captured here:
system_synth_1: D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.runs/system_synth_1/runme.log
synth_1: D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.runs/synth_1/runme.log
[Sun Mar 10 17:19:02 2019] Launched impl_1...
Run output will be captured here: D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.runs/impl_1/runme.log
set_property screensize {340 334} [get_bd_cells processing_system7_0]
set_property screensize {315 262} [get_bd_cells processing_system7_0]
set_property screensize {382 266} [get_bd_cells processing_system7_0]
set_property location {1337 448} [get_bd_intf_ports FIXED_IO]
set_property location {1325 402} [get_bd_intf_ports DDR]
set_property location {1328 430} [get_bd_intf_ports FIXED_IO]
set_property location {1331 453} [get_bd_intf_ports FIXED_IO]
set_property screensize {377 298} [get_bd_cells processing_system7_0]
set_property location {1328 378} [get_bd_intf_ports DDR]
set_property location {1326 427} [get_bd_intf_ports FIXED_IO]
save_bd_design
Wrote  : <D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
file mkdir D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk
file copy -force D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.runs/impl_1/system_wrapper.sysdef D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk/system_wrapper.hdf

ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A7FA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A7FA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
open_bd_design {D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd}
launch_sdk -workspace D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk -hwspec D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk -hwspec D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Mar 10 22:00:09 2019] Launched impl_1...
Run output will be captured here: D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3061.375 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3061.375 ; gain = 0.000
Generating merged BMM file for the design top 'system'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3061.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:02:15 ; elapsed = 00:02:12 . Memory (MB): peak = 3172.246 ; gain = 778.430
open_report: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3208.355 ; gain = 34.832
launch_sdk -workspace D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk -hwspec D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk -hwspec D:/CSULB_Classes/CECS_461/Lab_3/project_3/project_3.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 23:00:29 2019...
