// Seed: 3487648401
module module_0 (
    output id_0,
    input id_1
    , id_27,
    output id_2,
    input id_3,
    output logic id_4,
    output logic id_5,
    input id_6,
    output id_7,
    input id_8,
    input logic id_9,
    input logic id_10,
    input id_11,
    input logic id_12,
    output reg id_13,
    output id_14,
    output id_15,
    input id_16,
    input id_17,
    input id_18,
    input logic id_19,
    input logic id_20,
    output id_21,
    output id_22,
    output logic id_23,
    input id_24,
    input id_25,
    input logic id_26
);
  always @(posedge ~1'h0) if (1) if (1) id_13 <= ~1;
  integer id_28;
  assign id_0[1] = 1'b0;
  assign id_4 = 1;
  logic id_29 = id_28;
  logic id_30 = id_20, id_31;
  logic id_32;
  type_48 id_33 (
      .id_0(1'b0),
      .id_1(id_26),
      .id_2(!id_29)
  );
  integer id_34 = 1'd0;
endmodule
