m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif
vadder
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1755105186
!i10b 1
!s100 J@Bf42a<9Q9R;nJSZl2>B2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
Id9KA:410g2zd?<lC[Ba5P1
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1753891586
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/adder.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/adder.sv
!i122 1
Z6 L0 3 11
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1755105186.000000
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/adder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/adder.sv|
!i113 1
Z9 o-work work -sv
Z10 tCvgOpt 0
valu
R1
R2
!i10b 1
!s100 Uoi2Ifd`ZPoGl[BZgU;EX0
R3
IiTGLKGdV?Cz;^07M?lgjV0
R4
S1
R0
Z11 w1755092043
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/alu.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/alu.sv
!i122 2
L0 3 48
R7
r1
!s85 0
31
R8
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/alu.sv|
!i113 1
R9
R10
vALUController
R1
Z12 !s110 1755105187
!i10b 1
!s100 d;>>?I`Z19`YKBHjfMIo@1
R3
I8>cADQ=FjEoENlo9kbFk_2
R4
S1
R0
w1755093643
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ALUController.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ALUController.sv
!i122 3
L0 3 39
R7
r1
!s85 0
31
R8
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ALUController.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ALUController.sv|
!i113 1
R9
R10
n@a@l@u@controller
vBranchUnit
R1
R12
!i10b 1
!s100 :j@JQDK>S0^aHMj>JiJ?a0
R3
IeYPl9oNA:ja0G0Z>EJIo?2
R4
S1
R0
w1754316117
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/BranchUnit.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/BranchUnit.sv
!i122 4
L0 3 28
R7
r1
!s85 0
31
Z13 !s108 1755105187.000000
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/BranchUnit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/BranchUnit.sv|
!i113 1
R9
R10
n@branch@unit
vController
R1
R12
!i10b 1
!s100 9?gOVi?8MDPkiHRhAG8IY2
R3
I3OPQEjDVgElQkcPNa2W8?1
R4
S1
R0
w1755093267
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Controller.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Controller.sv
!i122 5
L0 3 43
R7
r1
!s85 0
31
R13
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Controller.sv|
!i113 1
R9
R10
n@controller
vdatamemory
R1
R12
!i10b 1
!s100 ZQ[PWg3n>29z581^HC`fh2
R3
Iaf_C^FeLlcNEheZfKmJ]g1
R4
S1
R0
w1753891589
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/datamemory.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/datamemory.sv
!i122 6
L0 3 84
R7
r1
!s85 0
31
R13
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/datamemory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/datamemory.sv|
!i113 1
R9
R10
vDatapath
R1
Z14 DXx4 work 16 Pipe_Buf_Reg_PKG 0 22 0Zc]SNUeIJ[=6Y2zjVFg53
DXx4 work 16 Datapath_sv_unit 0 22 I_5ZPn^KC^f:^EJzkA<`L0
R12
R4
r1
!s85 0
!i10b 1
!s100 UAOoLT`n2Ac70oHWHMg]a3
IXCcAIZ1TLeOIi=<?_D@Bi2
!s105 Datapath_sv_unit
S1
R0
Z15 w1755105175
Z16 8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Datapath.sv
Z17 FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Datapath.sv
!i122 7
L0 5 351
R7
31
R13
Z18 !s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Datapath.sv|
Z19 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Datapath.sv|
!i113 1
R9
R10
n@datapath
XDatapath_sv_unit
R1
R14
R12
VI_5ZPn^KC^f:^EJzkA<`L0
r1
!s85 0
!i10b 1
!s100 lL8Y84E8M>l?b>`N>VPd12
II_5ZPn^KC^f:^EJzkA<`L0
!i103 1
S1
R0
R15
R16
R17
!i122 7
L0 3 0
R7
31
R13
R18
R19
!i113 1
R9
R10
n@datapath_sv_unit
vflopr
R1
R12
!i10b 1
!s100 ElcDNl85mGL9dF?Xd3Za63
R3
Ii;okVYRm8je3IX=oH<IV22
R4
S1
R0
R11
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/flopr.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/flopr.sv
!i122 8
L0 3 16
R7
r1
!s85 0
31
R13
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/flopr.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/flopr.sv|
!i113 1
R9
R10
vForwardingUnit
R1
R12
!i10b 1
!s100 CEcEo:_iR9UO6Xd4H`cAC3
R3
I9W^n>Om=3df0aWVe=8m?B0
R4
S1
R0
R5
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ForwardingUnit.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ForwardingUnit.sv
!i122 9
L0 3 18
R7
r1
!s85 0
31
R13
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ForwardingUnit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/ForwardingUnit.sv|
!i113 1
R9
R10
n@forwarding@unit
vHazardDetection
R1
R12
!i10b 1
!s100 =:@:A`@P^b2GYnY^68bZa2
R3
I7d4JWDIl78m:gYPIo:3Uk2
R4
S1
R0
w1754318579
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/HazardDetection.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/HazardDetection.sv
!i122 10
R6
R7
r1
!s85 0
31
R13
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/HazardDetection.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/HazardDetection.sv|
!i113 1
R9
R10
n@hazard@detection
vimm_Gen
R1
R12
!i10b 1
!s100 9:iZAbcB6G0;ScMmd[@UK2
R3
IPgb2GK5?8z3X[9K:za2g23
R4
S1
R0
w1755105110
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/imm_Gen.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/imm_Gen.sv
!i122 11
L0 3 47
R7
r1
!s85 0
31
R13
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/imm_Gen.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/imm_Gen.sv|
!i113 1
R9
R10
nimm_@gen
vinstructionmemory
R1
R12
!i10b 1
!s100 6>jnlWCg62QiF^iRiX?C81
R3
IPgCijN?^MX]Id37V=OYh:2
R4
S1
R0
R5
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/instructionmemory.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/instructionmemory.sv
!i122 12
L0 4 23
R7
r1
!s85 0
31
R13
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/instructionmemory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/instructionmemory.sv|
!i113 1
R9
R10
vMemoria32
R1
R12
!i10b 1
!s100 1FjL2lU>nY@FN7_?gRN8Y3
R3
I95=>mNEDzbPDQEINDlHb=2
R4
S1
R0
R5
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32.sv
!i122 13
Z20 L0 26 94
R7
r1
!s85 0
31
R13
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32.sv|
!i113 1
R9
R10
n@memoria32
vMemoria32Data
R1
Z21 !s110 1755105188
!i10b 1
!s100 ]NU@J;o]<e]AW?:CD;Fg21
R3
IFN<Wj8OUZbPz>k`1M7D<k0
R4
S1
R0
R5
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32Data.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32Data.sv
!i122 14
R20
R7
r1
!s85 0
31
Z22 !s108 1755105188.000000
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32Data.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/Memoria32Data.sv|
!i113 1
R9
R10
n@memoria32@data
vmux2
R1
R21
!i10b 1
!s100 9Hgm:_HaC7CH^93]dTO>S3
R3
IaFMjafL1e_=o9_CKn_maf3
R4
S1
R0
R5
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux2.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux2.sv
!i122 15
L0 3 12
R7
r1
!s85 0
31
R22
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux2.sv|
!i113 1
R9
R10
vmux4
R1
R21
!i10b 1
!s100 PkRNb1:FWO8e2Pa@XbPjl1
R3
IBo7z;bbR`i@n]JZT;@HHz2
R4
S1
R0
R5
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux4.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux4.sv
!i122 16
L0 3 14
R7
r1
!s85 0
31
R22
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/mux4.sv|
!i113 1
R9
R10
XPipe_Buf_Reg_PKG
R1
R21
!i10b 1
!s100 YM`ddbcliR^mS]n]18?KM0
R3
If7Qco0BUNnNaTMlYhPGQo3
Vf7Qco0BUNnNaTMlYhPGQo3
S1
R0
w1755093268
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegPack.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegPack.sv
!i122 18
L0 1 0
R7
r1
!s85 0
31
R22
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegPack.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegPack.sv|
!i113 1
R9
R10
n@pipe_@buf_@reg_@p@k@g
vramOnChip32
Z23 !s110 1755094428
!i10b 1
!s100 ANVMcJ>zoMilMS0;3XPLA0
R3
IM>RJX3GMn]cFJE`MB=Fi02
R4
R0
R5
8./../design/ramOnChip32.v
F./../design/ramOnChip32.v
!i122 0
Z24 L0 40 78
R7
r1
!s85 0
31
Z25 !s108 1755094428.000000
Z26 !s107 ./tb_top.sv|./../design/RISC_V.sv|./../design/Datapath.sv|./../design/instructionmemory.sv|./../design/datamemory.sv|./../design/mux4.sv|./../design/mux2.sv|./../design/imm_Gen.sv|./../design/HazardDetection.sv|./../design/ForwardingUnit.sv|./../design/flopr.sv|./../design/Controller.sv|./../design/BranchUnit.sv|./../design/ALUController.sv|./../design/alu.sv|./../design/RegFile.sv|./../design/RegPack.sv|./../design/Memoria32Data.sv|./../design/Memoria32.sv|./../design/ramOnChipData.v|./../design/ramOnChip32.v|./../design/adder.sv|
Z27 !s90 -reportprogress|300|-f|compile_verilog|
!i113 1
R10
nram@on@chip32
vramOnChipData
R23
!i10b 1
!s100 _gV6BH4AzTX?eTUV22eHj0
R3
I75T91PGkUjoFzHkF1[lel3
R4
R0
R5
8./../design/ramOnChipData.v
F./../design/ramOnChipData.v
!i122 0
R24
R7
r1
!s85 0
31
R25
R26
R27
!i113 1
R10
nram@on@chip@data
vRegFile
R1
R21
!i10b 1
!s100 :?B`7Zn]Gb5m`Z5KL_^>03
R3
Ih=SQRaESQaa@5bKP;el;70
R4
S1
R0
R5
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegFile.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegFile.sv
!i122 17
L0 3 35
R7
r1
!s85 0
31
R22
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegFile.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RegFile.sv|
!i113 1
R9
R10
n@reg@file
vriscv
R1
R21
!i10b 1
!s100 1^AXc=7Cc]9lc5zO=<<Td1
R3
IRG6;jFVbFNDglAD7c9eU`0
R4
S1
R0
w1755093306
8D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RISC_V.sv
FD:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RISC_V.sv
!i122 19
L0 3 80
R7
r1
!s85 0
31
R22
!s107 D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RISC_V.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/twrf/Desktop/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/design/RISC_V.sv|
!i113 1
R9
R10
vtb_top
R1
R23
!i10b 1
!s100 <k4lG_MkNX?2l=l78L8cm0
R3
I0gO@LJ9hZW6K9CdMaBCLC1
R4
S1
R0
R5
8./tb_top.sv
F./tb_top.sv
!i122 0
L0 3 62
R7
r1
!s85 0
31
R25
R26
R27
!i113 1
R10
