TimeQuest Timing Analyzer report for dds
Sun Mar 27 21:59:21 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; dds                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.0%      ;
;     Processor 3            ;   2.1%      ;
;     Processor 4            ;   2.0%      ;
;     Processors 5-8         ;   2.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 190.01 MHz ; 190.01 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -4.263 ; -347.787           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.907 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -254.790                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                           ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -4.263 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.648      ;
; -4.258 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.643      ;
; -4.251 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.645      ;
; -4.246 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.640      ;
; -4.228 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.613      ;
; -4.221 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.615      ;
; -4.175 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; -0.115     ; 5.061      ;
; -4.167 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; -0.105     ; 5.063      ;
; -4.164 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.549      ;
; -4.162 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.556      ;
; -4.145 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; -0.115     ; 5.031      ;
; -4.137 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; -0.105     ; 5.033      ;
; -4.117 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.502      ;
; -4.116 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.501      ;
; -4.113 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.498      ;
; -4.111 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.496      ;
; -4.107 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.501      ;
; -4.105 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.499      ;
; -4.100 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.494      ;
; -4.100 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.494      ;
; -4.086 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.471      ;
; -4.081 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.466      ;
; -4.078 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.397      ; 5.476      ;
; -4.077 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.471      ;
; -4.075 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.469      ;
; -4.030 ; sin_fc:sin_fc_inst|phase[10]  ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; -0.115     ; 4.916      ;
; -4.030 ; sin_fc:sin_fc_inst|phase[11]  ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; -0.115     ; 4.916      ;
; -4.028 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; -0.115     ; 4.914      ;
; -4.025 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.410      ;
; -4.021 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.917      ;
; -4.019 ; sin_fc:sin_fc_inst2|phase[11] ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.915      ;
; -4.017 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.402      ;
; -4.016 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.410      ;
; -4.016 ; sin_fc:sin_fc_inst2|phase[10] ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.912      ;
; -4.016 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.410      ;
; -4.015 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.935      ;
; -4.000 ; sin_fc:sin_fc_inst|phase[11]  ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; -0.115     ; 4.886      ;
; -3.998 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; -0.115     ; 4.884      ;
; -3.991 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.887      ;
; -3.989 ; sin_fc:sin_fc_inst2|phase[11] ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.885      ;
; -3.989 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.397      ; 5.387      ;
; -3.973 ; sin_fc:sin_fc_inst|phase[4]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.358      ;
; -3.971 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[28]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.356      ;
; -3.969 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[10] ; clk          ; clk         ; 1.000        ; 0.397      ; 5.367      ;
; -3.969 ; sin_fc:sin_fc_inst|phase[5]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.354      ;
; -3.969 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.354      ;
; -3.967 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.352      ;
; -3.965 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[27]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.350      ;
; -3.961 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.355      ;
; -3.959 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[27] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.353      ;
; -3.955 ; sin_fc:sin_fc_inst2|phase[5]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.349      ;
; -3.955 ; sin_fc:sin_fc_inst2|phase[4]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.349      ;
; -3.954 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[28] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.348      ;
; -3.954 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.348      ;
; -3.945 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.865      ;
; -3.942 ; sin_fc:sin_fc_inst|phase[10]  ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; -0.115     ; 4.828      ;
; -3.941 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[5]   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.861      ;
; -3.939 ; sin_fc:sin_fc_inst|phase[5]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.324      ;
; -3.939 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.324      ;
; -3.935 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[28]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.320      ;
; -3.934 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.397      ; 5.332      ;
; -3.933 ; sin_fc:sin_fc_inst2|phase[10] ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.829      ;
; -3.933 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; -0.101     ; 4.833      ;
; -3.931 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.325      ;
; -3.929 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[28] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.323      ;
; -3.926 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.846      ;
; -3.925 ; sin_fc:sin_fc_inst2|phase[5]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.319      ;
; -3.923 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[10] ; clk          ; clk         ; 1.000        ; 0.397      ; 5.321      ;
; -3.900 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[6]   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.820      ;
; -3.899 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.819      ;
; -3.885 ; sin_fc:sin_fc_inst|phase[12]  ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; -0.115     ; 4.771      ;
; -3.884 ; sin_fc:sin_fc_inst|phase[10]  ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; -0.115     ; 4.770      ;
; -3.883 ; sin_fc:sin_fc_inst|phase[11]  ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; -0.115     ; 4.769      ;
; -3.882 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[27]  ; clk          ; clk         ; 1.000        ; -0.115     ; 4.768      ;
; -3.878 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.263      ;
; -3.877 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[11]  ; clk          ; clk         ; 1.000        ; 0.398      ; 5.276      ;
; -3.875 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[27] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.771      ;
; -3.874 ; sin_fc:sin_fc_inst|phase[4]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.259      ;
; -3.873 ; sin_fc:sin_fc_inst2|phase[11] ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.769      ;
; -3.871 ; sin_fc:sin_fc_inst2|phase[4]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.265      ;
; -3.871 ; sin_fc:sin_fc_inst2|phase[12] ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.767      ;
; -3.871 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.791      ;
; -3.871 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[27]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.256      ;
; -3.870 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.264      ;
; -3.870 ; sin_fc:sin_fc_inst2|phase[10] ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.766      ;
; -3.870 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[27] ; clk          ; clk         ; 1.000        ; 0.393      ; 5.264      ;
; -3.853 ; sin_fc:sin_fc_inst|phase[11]  ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; -0.115     ; 4.739      ;
; -3.852 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[28]  ; clk          ; clk         ; 1.000        ; -0.115     ; 4.738      ;
; -3.848 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[6]   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.768      ;
; -3.847 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[5]   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.767      ;
; -3.845 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[28] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.741      ;
; -3.843 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.397      ; 5.241      ;
; -3.843 ; sin_fc:sin_fc_inst2|phase[11] ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; -0.105     ; 4.739      ;
; -3.831 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[8]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.752      ;
; -3.830 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[8]   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.751      ;
; -3.827 ; sin_fc:sin_fc_inst|phase[4]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.212      ;
; -3.825 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[26]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.210      ;
; -3.825 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[7]   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.745      ;
; -3.823 ; sin_fc:sin_fc_inst|phase[6]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.384      ; 5.208      ;
; -3.823 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[10] ; clk          ; clk         ; 1.000        ; 0.397      ; 5.221      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                      ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.907 ; sin_fc:sin_fc_inst2|phase[24] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.007      ; 1.168      ;
; 0.916 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.007      ; 1.177      ;
; 0.919 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.004      ; 1.177      ;
; 0.922 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.004      ; 1.180      ;
; 0.929 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.002      ; 1.185      ;
; 0.931 ; sin_fc:sin_fc_inst2|phase[23] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.191      ;
; 0.933 ; sin_fc:sin_fc_inst|phase[23]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.007     ; 1.180      ;
; 0.934 ; sin_fc:sin_fc_inst2|phase[22] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.194      ;
; 0.938 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.007      ; 1.199      ;
; 0.942 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.004      ; 1.200      ;
; 0.949 ; sin_fc:sin_fc_inst|phase[32]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.004      ; 1.207      ;
; 0.960 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.002      ; 1.216      ;
; 0.973 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.004      ; 1.231      ;
; 0.987 ; sin_fc:sin_fc_inst|phase[23]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.002      ; 1.243      ;
; 0.990 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.007      ; 1.251      ;
; 0.991 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.007     ; 1.238      ;
; 0.999 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.265      ;
; 1.006 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.272      ;
; 1.006 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.013      ; 1.273      ;
; 1.011 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.007     ; 1.258      ;
; 1.017 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.001      ; 1.272      ;
; 1.031 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.001      ; 1.286      ;
; 1.031 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.001      ; 1.286      ;
; 1.046 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.001      ; 1.301      ;
; 1.052 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.308      ;
; 1.053 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.002      ; 1.309      ;
; 1.056 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.312      ;
; 1.057 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.002      ; 1.313      ;
; 1.090 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.007      ; 1.351      ;
; 1.097 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.007      ; 1.358      ;
; 1.122 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.007      ; 1.383      ;
; 1.231 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.013      ; 1.498      ;
; 1.238 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.498      ;
; 1.246 ; sin_fc:sin_fc_inst|phase[28]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.013      ; 1.513      ;
; 1.248 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.013      ; 1.515      ;
; 1.249 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.013      ; 1.516      ;
; 1.254 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.014      ; 1.522      ;
; 1.255 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.515      ;
; 1.255 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.005      ; 1.514      ;
; 1.259 ; sin_fc:sin_fc_inst2|phase[30] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.519      ;
; 1.263 ; sin_fc:sin_fc_inst|phase[28]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.529      ;
; 1.264 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.530      ;
; 1.267 ; sin_fc:sin_fc_inst2|phase[31] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.014      ; 1.535      ;
; 1.267 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.013      ; 1.534      ;
; 1.268 ; sin_fc:sin_fc_inst2|phase[31] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.012      ; 1.534      ;
; 1.271 ; sin_fc:sin_fc_inst2|phase[22] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.007      ; 1.532      ;
; 1.271 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.005      ; 1.530      ;
; 1.271 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.014      ; 1.539      ;
; 1.271 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.537      ;
; 1.271 ; sin_fc:sin_fc_inst|phase[28]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.537      ;
; 1.271 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.013      ; 1.538      ;
; 1.272 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.012      ; 1.538      ;
; 1.274 ; sin_fc:sin_fc_inst2|phase[23] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.007      ; 1.535      ;
; 1.274 ; sin_fc:sin_fc_inst|phase[32]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.540      ;
; 1.276 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.536      ;
; 1.277 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.014      ; 1.545      ;
; 1.278 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.538      ;
; 1.279 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.012      ; 1.545      ;
; 1.279 ; sin_fc:sin_fc_inst|phase[32]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.013      ; 1.546      ;
; 1.281 ; sin_fc:sin_fc_inst2|phase[21] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.014      ; 1.549      ;
; 1.282 ; sin_fc:sin_fc_inst2|phase[21] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.017      ; 1.553      ;
; 1.282 ; sin_fc:sin_fc_inst|phase[30]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.013      ; 1.549      ;
; 1.284 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.550      ;
; 1.286 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.552      ;
; 1.287 ; sin_fc:sin_fc_inst2|phase[31] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.547      ;
; 1.290 ; sin_fc:sin_fc_inst|phase[26]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.013      ; 1.557      ;
; 1.290 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.013      ; 1.557      ;
; 1.292 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.012      ; 1.558      ;
; 1.293 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.014      ; 1.561      ;
; 1.294 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.012      ; 1.560      ;
; 1.296 ; sin_fc:sin_fc_inst2|phase[31] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.005      ; 1.555      ;
; 1.296 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.012      ; 1.562      ;
; 1.298 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.558      ;
; 1.298 ; sin_fc:sin_fc_inst|phase[30]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.564      ;
; 1.299 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.014      ; 1.567      ;
; 1.301 ; sin_fc:sin_fc_inst|phase[23]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.002      ; 1.557      ;
; 1.303 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.005      ; 1.562      ;
; 1.303 ; sin_fc:sin_fc_inst2|phase[21] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.012      ; 1.569      ;
; 1.305 ; sin_fc:sin_fc_inst2|phase[30] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.005      ; 1.564      ;
; 1.306 ; sin_fc:sin_fc_inst|phase[30]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.572      ;
; 1.306 ; sin_fc:sin_fc_inst|phase[30]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.013      ; 1.573      ;
; 1.307 ; sin_fc:sin_fc_inst|phase[28]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.013      ; 1.574      ;
; 1.310 ; sin_fc:sin_fc_inst2|phase[30] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.014      ; 1.578      ;
; 1.311 ; sin_fc:sin_fc_inst2|phase[30] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.012      ; 1.577      ;
; 1.311 ; sin_fc:sin_fc_inst|phase[32]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.013      ; 1.578      ;
; 1.315 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.005      ; 1.574      ;
; 1.317 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.577      ;
; 1.319 ; sin_fc:sin_fc_inst2|phase[22] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.012      ; 1.585      ;
; 1.322 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.588      ;
; 1.323 ; sin_fc:sin_fc_inst2|phase[23] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.005      ; 1.582      ;
; 1.326 ; sin_fc:sin_fc_inst2|phase[22] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.014      ; 1.594      ;
; 1.328 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.594      ;
; 1.328 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.013      ; 1.595      ;
; 1.330 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.005      ; 1.589      ;
; 1.332 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.014      ; 1.600      ;
; 1.335 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.005      ; 1.594      ;
; 1.335 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.013      ; 1.602      ;
; 1.337 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.012      ; 1.603      ;
; 1.341 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a12~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.018      ; 1.613      ;
; 1.345 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.019      ; 1.618      ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 213.54 MHz ; 213.54 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.683 ; -305.769          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.861 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -254.790                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                            ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.683 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.368      ; 5.053      ;
; -3.681 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.375      ; 5.058      ;
; -3.653 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; -0.103     ; 4.552      ;
; -3.650 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.554      ;
; -3.644 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.368      ; 5.014      ;
; -3.642 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.375      ; 5.019      ;
; -3.639 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.381      ; 5.022      ;
; -3.636 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.565      ;
; -3.634 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.368      ; 5.004      ;
; -3.619 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.996      ;
; -3.614 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; -0.103     ; 4.513      ;
; -3.611 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.515      ;
; -3.599 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.976      ;
; -3.598 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.968      ;
; -3.568 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[5]   ; clk          ; clk         ; 1.000        ; -0.072     ; 4.498      ;
; -3.562 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.932      ;
; -3.557 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.927      ;
; -3.557 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.934      ;
; -3.557 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.381      ; 4.940      ;
; -3.555 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.932      ;
; -3.554 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.483      ;
; -3.547 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; -0.092     ; 4.457      ;
; -3.528 ; sin_fc:sin_fc_inst|phase[11]  ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; -0.103     ; 4.427      ;
; -3.527 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; -0.103     ; 4.426      ;
; -3.524 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.428      ;
; -3.523 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.893      ;
; -3.522 ; sin_fc:sin_fc_inst2|phase[11] ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.426      ;
; -3.518 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.888      ;
; -3.518 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.895      ;
; -3.516 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.893      ;
; -3.515 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.381      ; 4.898      ;
; -3.512 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.441      ;
; -3.508 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.878      ;
; -3.507 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.436      ;
; -3.503 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.873      ;
; -3.496 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.425      ;
; -3.494 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[10] ; clk          ; clk         ; 1.000        ; 0.381      ; 4.877      ;
; -3.493 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.870      ;
; -3.493 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.870      ;
; -3.489 ; sin_fc:sin_fc_inst|phase[11]  ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; -0.103     ; 4.388      ;
; -3.488 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; -0.103     ; 4.387      ;
; -3.485 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.389      ;
; -3.483 ; sin_fc:sin_fc_inst2|phase[11] ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.387      ;
; -3.483 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[5]   ; clk          ; clk         ; 1.000        ; -0.072     ; 4.413      ;
; -3.483 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[10] ; clk          ; clk         ; 1.000        ; 0.381      ; 4.866      ;
; -3.479 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.849      ;
; -3.473 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.850      ;
; -3.473 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.850      ;
; -3.472 ; sin_fc:sin_fc_inst|phase[10]  ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; -0.103     ; 4.371      ;
; -3.472 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.842      ;
; -3.468 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[6]   ; clk          ; clk         ; 1.000        ; -0.072     ; 4.398      ;
; -3.465 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[11]  ; clk          ; clk         ; 1.000        ; 0.379      ; 4.846      ;
; -3.464 ; sin_fc:sin_fc_inst2|phase[10] ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.368      ;
; -3.448 ; sin_fc:sin_fc_inst|phase[10]  ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; -0.103     ; 4.347      ;
; -3.446 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[5]   ; clk          ; clk         ; 1.000        ; -0.072     ; 4.376      ;
; -3.446 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[6]   ; clk          ; clk         ; 1.000        ; -0.072     ; 4.376      ;
; -3.443 ; sin_fc:sin_fc_inst2|phase[10] ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.347      ;
; -3.436 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.806      ;
; -3.435 ; sin_fc:sin_fc_inst|phase[5]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.805      ;
; -3.431 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[27]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.801      ;
; -3.431 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.381      ; 4.814      ;
; -3.431 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.808      ;
; -3.429 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[27] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.806      ;
; -3.429 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[7]   ; clk          ; clk         ; 1.000        ; -0.072     ; 4.359      ;
; -3.428 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[3]   ; clk          ; clk         ; 1.000        ; -0.072     ; 4.358      ;
; -3.428 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.357      ;
; -3.423 ; sin_fc:sin_fc_inst2|phase[5]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.800      ;
; -3.407 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.336      ;
; -3.402 ; sin_fc:sin_fc_inst|phase[11]  ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; -0.103     ; 4.301      ;
; -3.401 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[27]  ; clk          ; clk         ; 1.000        ; -0.103     ; 4.300      ;
; -3.398 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[27] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.302      ;
; -3.397 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.767      ;
; -3.396 ; sin_fc:sin_fc_inst|phase[5]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.766      ;
; -3.396 ; sin_fc:sin_fc_inst2|phase[11] ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.300      ;
; -3.392 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[28]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.762      ;
; -3.392 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.769      ;
; -3.390 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[28] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.767      ;
; -3.384 ; sin_fc:sin_fc_inst2|phase[5]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.761      ;
; -3.384 ; sin_fc:sin_fc_inst|phase[4]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.754      ;
; -3.382 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[28]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.752      ;
; -3.381 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.310      ;
; -3.380 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[8]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.310      ;
; -3.380 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[8]   ; clk          ; clk         ; 1.000        ; -0.071     ; 4.311      ;
; -3.380 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[11]  ; clk          ; clk         ; 1.000        ; 0.379      ; 4.761      ;
; -3.378 ; sin_fc:sin_fc_inst2|phase[5]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.381      ; 4.761      ;
; -3.377 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.368      ; 4.747      ;
; -3.375 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[11]  ; clk          ; clk         ; 1.000        ; -0.092     ; 4.285      ;
; -3.372 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.301      ;
; -3.369 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[8]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.299      ;
; -3.368 ; sin_fc:sin_fc_inst2|phase[4]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.745      ;
; -3.368 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[10] ; clk          ; clk         ; 1.000        ; 0.381      ; 4.751      ;
; -3.367 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[28] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.744      ;
; -3.367 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.375      ; 4.744      ;
; -3.364 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[9]   ; clk          ; clk         ; 1.000        ; 0.379      ; 4.745      ;
; -3.363 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[5]   ; clk          ; clk         ; 1.000        ; -0.072     ; 4.293      ;
; -3.363 ; sin_fc:sin_fc_inst|phase[11]  ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; -0.103     ; 4.262      ;
; -3.362 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[28]  ; clk          ; clk         ; 1.000        ; -0.103     ; 4.261      ;
; -3.359 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[10] ; clk          ; clk         ; 1.000        ; 0.381      ; 4.742      ;
; -3.359 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[28] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.263      ;
; -3.358 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[8]   ; clk          ; clk         ; 1.000        ; -0.071     ; 4.289      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                       ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.861 ; sin_fc:sin_fc_inst2|phase[24] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 1.069      ;
; 0.868 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 1.076      ;
; 0.869 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.027     ; 1.072      ;
; 0.873 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.027     ; 1.076      ;
; 0.874 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.022     ; 1.082      ;
; 0.881 ; sin_fc:sin_fc_inst|phase[23]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.033     ; 1.078      ;
; 0.885 ; sin_fc:sin_fc_inst2|phase[22] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 1.093      ;
; 0.888 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 1.096      ;
; 0.889 ; sin_fc:sin_fc_inst2|phase[23] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 1.097      ;
; 0.893 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.027     ; 1.096      ;
; 0.899 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.022     ; 1.107      ;
; 0.899 ; sin_fc:sin_fc_inst|phase[32]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.027     ; 1.102      ;
; 0.921 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.027     ; 1.124      ;
; 0.925 ; sin_fc:sin_fc_inst|phase[23]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.022     ; 1.133      ;
; 0.928 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.033     ; 1.125      ;
; 0.935 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 1.143      ;
; 0.944 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.017     ; 1.157      ;
; 0.947 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.033     ; 1.144      ;
; 0.954 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.018     ; 1.166      ;
; 0.956 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.024     ; 1.162      ;
; 0.957 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.020     ; 1.167      ;
; 0.963 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.023     ; 1.170      ;
; 0.965 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.023     ; 1.172      ;
; 0.983 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.024     ; 1.189      ;
; 0.989 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.022     ; 1.197      ;
; 0.991 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.022     ; 1.199      ;
; 0.992 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.026     ; 1.196      ;
; 0.994 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.026     ; 1.198      ;
; 1.060 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 1.268      ;
; 1.063 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 1.271      ;
; 1.089 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 1.297      ;
; 1.148 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.016     ; 1.362      ;
; 1.150 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.023     ; 1.357      ;
; 1.155 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.016     ; 1.369      ;
; 1.162 ; sin_fc:sin_fc_inst|phase[28]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.016     ; 1.376      ;
; 1.163 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.016     ; 1.377      ;
; 1.165 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.023     ; 1.372      ;
; 1.167 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.024     ; 1.373      ;
; 1.168 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.016     ; 1.382      ;
; 1.169 ; sin_fc:sin_fc_inst2|phase[30] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.023     ; 1.376      ;
; 1.179 ; sin_fc:sin_fc_inst2|phase[31] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.016     ; 1.393      ;
; 1.179 ; sin_fc:sin_fc_inst|phase[28]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.017     ; 1.392      ;
; 1.180 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.016     ; 1.394      ;
; 1.180 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.017     ; 1.393      ;
; 1.181 ; sin_fc:sin_fc_inst2|phase[31] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.019     ; 1.392      ;
; 1.182 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.024     ; 1.388      ;
; 1.183 ; sin_fc:sin_fc_inst2|phase[22] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.021     ; 1.392      ;
; 1.183 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.023     ; 1.390      ;
; 1.183 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.023     ; 1.390      ;
; 1.183 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.016     ; 1.397      ;
; 1.185 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.019     ; 1.396      ;
; 1.188 ; sin_fc:sin_fc_inst2|phase[23] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.021     ; 1.397      ;
; 1.188 ; sin_fc:sin_fc_inst|phase[28]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.018     ; 1.400      ;
; 1.189 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.016     ; 1.403      ;
; 1.189 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.018     ; 1.401      ;
; 1.191 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.019     ; 1.402      ;
; 1.191 ; sin_fc:sin_fc_inst|phase[32]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.016     ; 1.405      ;
; 1.191 ; sin_fc:sin_fc_inst|phase[32]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.018     ; 1.403      ;
; 1.192 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.020     ; 1.402      ;
; 1.194 ; sin_fc:sin_fc_inst2|phase[31] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.023     ; 1.401      ;
; 1.196 ; sin_fc:sin_fc_inst|phase[30]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.016     ; 1.410      ;
; 1.197 ; sin_fc:sin_fc_inst2|phase[21] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.013     ; 1.414      ;
; 1.197 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.017     ; 1.410      ;
; 1.198 ; sin_fc:sin_fc_inst2|phase[21] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.015     ; 1.413      ;
; 1.199 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.017     ; 1.412      ;
; 1.200 ; sin_fc:sin_fc_inst|phase[26]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.016     ; 1.414      ;
; 1.201 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.016     ; 1.415      ;
; 1.203 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.019     ; 1.414      ;
; 1.203 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.019     ; 1.414      ;
; 1.204 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.023     ; 1.411      ;
; 1.204 ; sin_fc:sin_fc_inst2|phase[31] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.024     ; 1.410      ;
; 1.204 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.019     ; 1.415      ;
; 1.206 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.016     ; 1.420      ;
; 1.207 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.020     ; 1.417      ;
; 1.208 ; sin_fc:sin_fc_inst|phase[23]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.022     ; 1.416      ;
; 1.209 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.024     ; 1.415      ;
; 1.212 ; sin_fc:sin_fc_inst|phase[30]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.017     ; 1.425      ;
; 1.215 ; sin_fc:sin_fc_inst2|phase[30] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.024     ; 1.421      ;
; 1.215 ; sin_fc:sin_fc_inst2|phase[21] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.018     ; 1.427      ;
; 1.218 ; sin_fc:sin_fc_inst2|phase[30] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.016     ; 1.432      ;
; 1.220 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.023     ; 1.427      ;
; 1.220 ; sin_fc:sin_fc_inst2|phase[30] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.019     ; 1.431      ;
; 1.221 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.024     ; 1.427      ;
; 1.221 ; sin_fc:sin_fc_inst|phase[30]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.018     ; 1.433      ;
; 1.224 ; sin_fc:sin_fc_inst|phase[28]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.020     ; 1.434      ;
; 1.224 ; sin_fc:sin_fc_inst|phase[30]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.020     ; 1.434      ;
; 1.227 ; sin_fc:sin_fc_inst|phase[32]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.020     ; 1.437      ;
; 1.233 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.024     ; 1.439      ;
; 1.233 ; sin_fc:sin_fc_inst2|phase[22] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.018     ; 1.445      ;
; 1.233 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.018     ; 1.445      ;
; 1.235 ; sin_fc:sin_fc_inst2|phase[23] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.023     ; 1.442      ;
; 1.236 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.016     ; 1.450      ;
; 1.238 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.024     ; 1.444      ;
; 1.239 ; sin_fc:sin_fc_inst2|phase[22] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.015     ; 1.454      ;
; 1.239 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.018     ; 1.451      ;
; 1.241 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; -0.016     ; 1.455      ;
; 1.242 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.019     ; 1.453      ;
; 1.242 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.020     ; 1.452      ;
; 1.249 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a12~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.014     ; 1.465      ;
; 1.252 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0  ; clk          ; clk         ; 0.000        ; -0.012     ; 1.470      ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.348 ; -79.158           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.338 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -128.355                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                            ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.348 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.485      ;
; -1.341 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.485      ;
; -1.337 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.474      ;
; -1.328 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.472      ;
; -1.291 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.428      ;
; -1.285 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.429      ;
; -1.283 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.420      ;
; -1.280 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.417      ;
; -1.280 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.215      ;
; -1.276 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.420      ;
; -1.274 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; -0.046     ; 2.215      ;
; -1.273 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.417      ;
; -1.273 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.410      ;
; -1.269 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.406      ;
; -1.269 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.406      ;
; -1.264 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.408      ;
; -1.261 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.405      ;
; -1.260 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.404      ;
; -1.226 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.363      ;
; -1.223 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.158      ;
; -1.222 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.359      ;
; -1.220 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.364      ;
; -1.218 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; -0.046     ; 2.159      ;
; -1.217 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.361      ;
; -1.215 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.352      ;
; -1.214 ; sin_fc:sin_fc_inst|phase[5]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.351      ;
; -1.213 ; sin_fc:sin_fc_inst|phase[11]  ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.148      ;
; -1.212 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[28]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.349      ;
; -1.212 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.147      ;
; -1.208 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.352      ;
; -1.206 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; -0.046     ; 2.147      ;
; -1.205 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[28] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.349      ;
; -1.205 ; sin_fc:sin_fc_inst2|phase[11] ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; -0.046     ; 2.146      ;
; -1.205 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.342      ;
; -1.205 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.342      ;
; -1.204 ; sin_fc:sin_fc_inst|phase[4]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.341      ;
; -1.202 ; sin_fc:sin_fc_inst2|phase[5]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.346      ;
; -1.201 ; sin_fc:sin_fc_inst|phase[10]  ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.136      ;
; -1.201 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.338      ;
; -1.201 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[28]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.338      ;
; -1.197 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.341      ;
; -1.196 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.340      ;
; -1.195 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[10] ; clk          ; clk         ; 1.000        ; 0.158      ; 2.340      ;
; -1.194 ; sin_fc:sin_fc_inst2|phase[10] ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; -0.046     ; 2.135      ;
; -1.194 ; sin_fc:sin_fc_inst2|phase[4]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.338      ;
; -1.193 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.337      ;
; -1.192 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[28] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.336      ;
; -1.182 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[10] ; clk          ; clk         ; 1.000        ; 0.158      ; 2.327      ;
; -1.178 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.158      ; 2.323      ;
; -1.158 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.158      ; 2.303      ;
; -1.157 ; sin_fc:sin_fc_inst|phase[5]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.294      ;
; -1.157 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.294      ;
; -1.156 ; sin_fc:sin_fc_inst|phase[11]  ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.091      ;
; -1.154 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[27]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.291      ;
; -1.154 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.089      ;
; -1.152 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.296      ;
; -1.150 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; -0.046     ; 2.091      ;
; -1.149 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[27] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.293      ;
; -1.149 ; sin_fc:sin_fc_inst2|phase[11] ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; -0.046     ; 2.090      ;
; -1.147 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[28]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.284      ;
; -1.146 ; sin_fc:sin_fc_inst2|phase[5]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.290      ;
; -1.146 ; sin_fc:sin_fc_inst|phase[5]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.283      ;
; -1.145 ; sin_fc:sin_fc_inst|phase[11]  ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.080      ;
; -1.144 ; sin_fc:sin_fc_inst|phase[1]   ; sin_fc:sin_fc_inst|phase[26]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.281      ;
; -1.144 ; sin_fc:sin_fc_inst|phase[9]   ; sin_fc:sin_fc_inst|phase[28]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.079      ;
; -1.143 ; sin_fc:sin_fc_inst|phase[7]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.280      ;
; -1.141 ; sin_fc:sin_fc_inst2|phase[7]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.285      ;
; -1.140 ; sin_fc:sin_fc_inst|phase[4]   ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.277      ;
; -1.140 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[28] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.284      ;
; -1.138 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[28] ; clk          ; clk         ; 1.000        ; -0.046     ; 2.079      ;
; -1.137 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[26] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.281      ;
; -1.137 ; sin_fc:sin_fc_inst2|phase[11] ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; -0.046     ; 2.078      ;
; -1.137 ; sin_fc:sin_fc_inst|phase[10]  ; sin_fc:sin_fc_inst|phase[31]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.072      ;
; -1.137 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.274      ;
; -1.137 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[27]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.274      ;
; -1.136 ; sin_fc:sin_fc_inst|phase[4]   ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.273      ;
; -1.135 ; sin_fc:sin_fc_inst|phase[6]   ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.272      ;
; -1.134 ; sin_fc:sin_fc_inst2|phase[5]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.278      ;
; -1.133 ; sin_fc:sin_fc_inst|phase[10]  ; sin_fc:sin_fc_inst|phase[30]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.068      ;
; -1.133 ; sin_fc:sin_fc_inst|phase[2]   ; sin_fc:sin_fc_inst|phase[28]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.270      ;
; -1.133 ; sin_fc:sin_fc_inst|phase[0]   ; sin_fc:sin_fc_inst|phase[26]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.270      ;
; -1.131 ; sin_fc:sin_fc_inst|phase[12]  ; sin_fc:sin_fc_inst|phase[32]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.066      ;
; -1.130 ; sin_fc:sin_fc_inst2|phase[10] ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; -0.046     ; 2.071      ;
; -1.130 ; sin_fc:sin_fc_inst2|phase[4]  ; sin_fc:sin_fc_inst2|phase[31] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.274      ;
; -1.130 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[10] ; clk          ; clk         ; 1.000        ; 0.158      ; 2.275      ;
; -1.129 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[29] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.273      ;
; -1.128 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[27] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.272      ;
; -1.126 ; sin_fc:sin_fc_inst2|phase[10] ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; -0.046     ; 2.067      ;
; -1.126 ; sin_fc:sin_fc_inst2|phase[4]  ; sin_fc:sin_fc_inst2|phase[30] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.270      ;
; -1.125 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[28] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.269      ;
; -1.124 ; sin_fc:sin_fc_inst2|phase[0]  ; sin_fc:sin_fc_inst2|phase[26] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.268      ;
; -1.123 ; sin_fc:sin_fc_inst2|phase[12] ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; -0.046     ; 2.064      ;
; -1.123 ; sin_fc:sin_fc_inst2|phase[6]  ; sin_fc:sin_fc_inst2|phase[32] ; clk          ; clk         ; 1.000        ; 0.157      ; 2.267      ;
; -1.115 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[10] ; clk          ; clk         ; 1.000        ; 0.158      ; 2.260      ;
; -1.113 ; sin_fc:sin_fc_inst2|phase[3]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.158      ; 2.258      ;
; -1.094 ; sin_fc:sin_fc_inst2|phase[9]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; -0.045     ; 2.036      ;
; -1.091 ; sin_fc:sin_fc_inst2|phase[2]  ; sin_fc:sin_fc_inst2|phase[11] ; clk          ; clk         ; 1.000        ; 0.158      ; 2.236      ;
; -1.090 ; sin_fc:sin_fc_inst2|phase[1]  ; sin_fc:sin_fc_inst2|phase[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.040      ;
; -1.089 ; sin_fc:sin_fc_inst|phase[3]   ; sin_fc:sin_fc_inst|phase[27]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.226      ;
; -1.088 ; sin_fc:sin_fc_inst|phase[5]   ; sin_fc:sin_fc_inst|phase[29]  ; clk          ; clk         ; 1.000        ; 0.150      ; 2.225      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                       ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; sin_fc:sin_fc_inst2|phase[24] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.475      ;
; 0.343 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.480      ;
; 0.349 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.486      ;
; 0.350 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.031      ; 0.485      ;
; 0.351 ; sin_fc:sin_fc_inst2|phase[23] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.489      ;
; 0.353 ; sin_fc:sin_fc_inst2|phase[22] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.491      ;
; 0.354 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.031      ; 0.489      ;
; 0.354 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.031      ; 0.489      ;
; 0.354 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.031      ; 0.489      ;
; 0.355 ; sin_fc:sin_fc_inst|phase[23]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.024      ; 0.483      ;
; 0.357 ; sin_fc:sin_fc_inst|phase[32]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.031      ; 0.492      ;
; 0.360 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.031      ; 0.495      ;
; 0.366 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.031      ; 0.501      ;
; 0.371 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.508      ;
; 0.371 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.024      ; 0.499      ;
; 0.372 ; sin_fc:sin_fc_inst|phase[23]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.031      ; 0.507      ;
; 0.373 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.514      ;
; 0.377 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.024      ; 0.505      ;
; 0.382 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.522      ;
; 0.383 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.030      ; 0.517      ;
; 0.384 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.030      ; 0.518      ;
; 0.384 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.522      ;
; 0.388 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.029      ; 0.521      ;
; 0.398 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.029      ; 0.531      ;
; 0.404 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.031      ; 0.539      ;
; 0.407 ; sin_fc:sin_fc_inst|phase[22]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.027      ; 0.538      ;
; 0.411 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.031      ; 0.546      ;
; 0.414 ; sin_fc:sin_fc_inst|phase[21]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.027      ; 0.545      ;
; 0.452 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.589      ;
; 0.455 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.592      ;
; 0.461 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.598      ;
; 0.470 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.612      ;
; 0.471 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.608      ;
; 0.476 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.613      ;
; 0.476 ; sin_fc:sin_fc_inst2|phase[30] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.613      ;
; 0.480 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.622      ;
; 0.484 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.621      ;
; 0.485 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.621      ;
; 0.487 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.624      ;
; 0.487 ; sin_fc:sin_fc_inst2|phase[31] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.624      ;
; 0.489 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.629      ;
; 0.490 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.626      ;
; 0.490 ; sin_fc:sin_fc_inst|phase[28]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.632      ;
; 0.491 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.628      ;
; 0.491 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.633      ;
; 0.492 ; sin_fc:sin_fc_inst2|phase[31] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.632      ;
; 0.493 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.633      ;
; 0.494 ; sin_fc:sin_fc_inst2|phase[31] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.631      ;
; 0.496 ; sin_fc:sin_fc_inst2|phase[22] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.634      ;
; 0.496 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.636      ;
; 0.496 ; sin_fc:sin_fc_inst2|phase[26] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.633      ;
; 0.498 ; sin_fc:sin_fc_inst2|phase[31] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.634      ;
; 0.498 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.635      ;
; 0.501 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.638      ;
; 0.501 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.637      ;
; 0.502 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.644      ;
; 0.503 ; sin_fc:sin_fc_inst2|phase[32] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.640      ;
; 0.503 ; sin_fc:sin_fc_inst|phase[32]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.645      ;
; 0.503 ; sin_fc:sin_fc_inst|phase[28]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.644      ;
; 0.504 ; sin_fc:sin_fc_inst2|phase[23] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.642      ;
; 0.504 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.644      ;
; 0.504 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.641      ;
; 0.504 ; sin_fc:sin_fc_inst|phase[26]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.646      ;
; 0.504 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.645      ;
; 0.505 ; sin_fc:sin_fc_inst2|phase[25] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.641      ;
; 0.505 ; sin_fc:sin_fc_inst2|phase[30] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.645      ;
; 0.506 ; sin_fc:sin_fc_inst2|phase[21] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.649      ;
; 0.506 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.643      ;
; 0.507 ; sin_fc:sin_fc_inst2|phase[30] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.644      ;
; 0.507 ; sin_fc:sin_fc_inst|phase[30]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.649      ;
; 0.508 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.648      ;
; 0.508 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.649      ;
; 0.511 ; sin_fc:sin_fc_inst|phase[28]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.651      ;
; 0.512 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.652      ;
; 0.513 ; sin_fc:sin_fc_inst2|phase[28] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.649      ;
; 0.514 ; sin_fc:sin_fc_inst2|phase[30] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.650      ;
; 0.514 ; sin_fc:sin_fc_inst|phase[32]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.654      ;
; 0.515 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.651      ;
; 0.515 ; sin_fc:sin_fc_inst2|phase[29] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.655      ;
; 0.515 ; sin_fc:sin_fc_inst2|phase[21] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.653      ;
; 0.515 ; sin_fc:sin_fc_inst|phase[27]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.653      ;
; 0.516 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.657      ;
; 0.517 ; sin_fc:sin_fc_inst2|phase[21] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.658      ;
; 0.517 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.655      ;
; 0.521 ; sin_fc:sin_fc_inst|phase[23]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.031      ; 0.656      ;
; 0.521 ; sin_fc:sin_fc_inst|phase[30]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.662      ;
; 0.523 ; sin_fc:sin_fc_inst2|phase[23] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.033      ; 0.660      ;
; 0.523 ; sin_fc:sin_fc_inst2|phase[27] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.660      ;
; 0.525 ; sin_fc:sin_fc_inst|phase[25]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.665      ;
; 0.527 ; sin_fc:sin_fc_inst|phase[28]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.665      ;
; 0.528 ; sin_fc:sin_fc_inst2|phase[22] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.666      ;
; 0.529 ; sin_fc:sin_fc_inst|phase[30]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.669      ;
; 0.529 ; sin_fc:sin_fc_inst|phase[32]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.667      ;
; 0.532 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.674      ;
; 0.532 ; sin_fc:sin_fc_inst|phase[30]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.670      ;
; 0.533 ; sin_fc:sin_fc_inst2|phase[22] ; sin_fc:sin_fc_inst2|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.674      ;
; 0.533 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a12~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.677      ;
; 0.536 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a6~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.676      ;
; 0.537 ; sin_fc:sin_fc_inst|phase[24]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a14~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.682      ;
; 0.539 ; sin_fc:sin_fc_inst|phase[31]  ; sin_fc:sin_fc_inst|rom_sin:rom_sin_inst|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.677      ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.263   ; 0.338 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -4.263   ; 0.338 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -347.787 ; 0.0   ; 0.0      ; 0.0     ; -254.79             ;
;  clk             ; -347.787 ; 0.000 ; N/A      ; N/A     ; -254.790            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sig_out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_out[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; fd[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fd[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ma[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ma[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ma[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ma[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[18]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[19]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[20]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[21]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[22]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[23]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fc[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[18]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[19]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[20]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[21]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[22]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[23]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sig_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sig_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sig_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sig_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sig_out[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 13314    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 13314    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 55    ; 55   ;
; Unconstrained Input Port Paths  ; 1746  ; 1746 ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 608   ; 608  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; fc[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[18]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[18]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ma[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ma[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ma[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ma[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mode[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mode[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; sig_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; fc[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[18]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fc[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[18]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fs[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ma[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ma[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ma[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ma[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mode[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mode[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; sig_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sig_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sun Mar 27 21:59:19 2022
Info: Command: quartus_sta dds -c dds
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dds.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.263            -347.787 clk 
Info (332146): Worst-case hold slack is 0.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.907               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -254.790 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.683            -305.769 clk 
Info (332146): Worst-case hold slack is 0.861
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.861               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -254.790 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.348             -79.158 clk 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -128.355 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4807 megabytes
    Info: Processing ended: Sun Mar 27 21:59:21 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


