{"vcs1":{"timestamp_begin":1735214046.420123189, "rt":1.67, "ut":0.56, "st":0.29}}
{"vcselab":{"timestamp_begin":1735214048.181765575, "rt":0.96, "ut":0.25, "st":0.20}}
{"link":{"timestamp_begin":1735214049.231367770, "rt":0.54, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735214045.521986338}
{"VCS_COMP_START_TIME": 1735214045.521986338}
{"VCS_COMP_END_TIME": 1735214090.558784224}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331904}}
{"stitch_vcselab": {"peak_mem": 223364}}
