Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Sep  8 10:06:19 2024
| Host         : JSH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file coffee_machine_timing_summary_routed.rpt -pb coffee_machine_timing_summary_routed.pb -rpx coffee_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : coffee_machine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fnd_inst/clk_div_reg[18]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.289        0.000                      0                  214        0.232        0.000                      0                  214        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.289        0.000                      0                  214        0.232        0.000                      0                  214        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 db_fifty/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_fifty/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.608ns (20.435%)  route 2.367ns (79.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.558     5.079    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  db_fifty/btn_sync_1_reg/Q
                         net (fo=3, routed)           1.166     6.701    db_fifty/btn_sync_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.853 r  db_fifty/cnt[0]_i_1/O
                         net (fo=20, routed)          1.201     8.055    db_fifty/cnt[0]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  db_fifty/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431    14.772    db_fifty/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  db_fifty/cnt_reg[0]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y22         FDRE (Setup_fdre_C_R)       -0.653    14.344    db_fifty/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 db_fifty/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_fifty/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.608ns (20.435%)  route 2.367ns (79.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.558     5.079    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  db_fifty/btn_sync_1_reg/Q
                         net (fo=3, routed)           1.166     6.701    db_fifty/btn_sync_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.853 r  db_fifty/cnt[0]_i_1/O
                         net (fo=20, routed)          1.201     8.055    db_fifty/cnt[0]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  db_fifty/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431    14.772    db_fifty/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  db_fifty/cnt_reg[1]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y22         FDRE (Setup_fdre_C_R)       -0.653    14.344    db_fifty/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 db_fifty/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_fifty/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.608ns (20.435%)  route 2.367ns (79.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.558     5.079    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  db_fifty/btn_sync_1_reg/Q
                         net (fo=3, routed)           1.166     6.701    db_fifty/btn_sync_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.853 r  db_fifty/cnt[0]_i_1/O
                         net (fo=20, routed)          1.201     8.055    db_fifty/cnt[0]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  db_fifty/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431    14.772    db_fifty/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  db_fifty/cnt_reg[2]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y22         FDRE (Setup_fdre_C_R)       -0.653    14.344    db_fifty/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 db_fifty/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_fifty/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.608ns (20.435%)  route 2.367ns (79.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.558     5.079    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  db_fifty/btn_sync_1_reg/Q
                         net (fo=3, routed)           1.166     6.701    db_fifty/btn_sync_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.853 r  db_fifty/cnt[0]_i_1/O
                         net (fo=20, routed)          1.201     8.055    db_fifty/cnt[0]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  db_fifty/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.431    14.772    db_fifty/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  db_fifty/cnt_reg[3]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y22         FDRE (Setup_fdre_C_R)       -0.653    14.344    db_fifty/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 db_fifty/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_fifty/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.608ns (22.554%)  route 2.088ns (77.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.558     5.079    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  db_fifty/btn_sync_1_reg/Q
                         net (fo=3, routed)           1.166     6.701    db_fifty/btn_sync_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.853 r  db_fifty/cnt[0]_i_1/O
                         net (fo=20, routed)          0.922     7.775    db_fifty/cnt[0]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  db_fifty/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.430    14.771    db_fifty/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  db_fifty/cnt_reg[4]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.653    14.343    db_fifty/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 db_fifty/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_fifty/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.608ns (22.554%)  route 2.088ns (77.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.558     5.079    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  db_fifty/btn_sync_1_reg/Q
                         net (fo=3, routed)           1.166     6.701    db_fifty/btn_sync_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.853 r  db_fifty/cnt[0]_i_1/O
                         net (fo=20, routed)          0.922     7.775    db_fifty/cnt[0]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  db_fifty/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.430    14.771    db_fifty/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  db_fifty/cnt_reg[5]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.653    14.343    db_fifty/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 db_fifty/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_fifty/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.608ns (22.554%)  route 2.088ns (77.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.558     5.079    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  db_fifty/btn_sync_1_reg/Q
                         net (fo=3, routed)           1.166     6.701    db_fifty/btn_sync_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.853 r  db_fifty/cnt[0]_i_1/O
                         net (fo=20, routed)          0.922     7.775    db_fifty/cnt[0]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  db_fifty/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.430    14.771    db_fifty/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  db_fifty/cnt_reg[6]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.653    14.343    db_fifty/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 db_fifty/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_fifty/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.608ns (22.554%)  route 2.088ns (77.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.558     5.079    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  db_fifty/btn_sync_1_reg/Q
                         net (fo=3, routed)           1.166     6.701    db_fifty/btn_sync_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.853 r  db_fifty/cnt[0]_i_1/O
                         net (fo=20, routed)          0.922     7.775    db_fifty/cnt[0]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  db_fifty/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.430    14.771    db_fifty/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  db_fifty/cnt_reg[7]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.653    14.343    db_fifty/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 db_fifty/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_fifty/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.608ns (23.448%)  route 1.985ns (76.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.558     5.079    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  db_fifty/btn_sync_1_reg/Q
                         net (fo=3, routed)           1.166     6.701    db_fifty/btn_sync_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.853 r  db_fifty/cnt[0]_i_1/O
                         net (fo=20, routed)          0.819     7.672    db_fifty/cnt[0]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  db_fifty/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.430    14.771    db_fifty/clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  db_fifty/cnt_reg[16]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y26         FDRE (Setup_fdre_C_R)       -0.653    14.343    db_fifty/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  6.671    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 db_fifty/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_fifty/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.608ns (23.448%)  route 1.985ns (76.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.558     5.079    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  db_fifty/btn_sync_1_reg/Q
                         net (fo=3, routed)           1.166     6.701    db_fifty/btn_sync_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.853 r  db_fifty/cnt[0]_i_1/O
                         net (fo=20, routed)          0.819     7.672    db_fifty/cnt[0]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  db_fifty/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.430    14.771    db_fifty/clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  db_fifty/cnt_reg[17]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y26         FDRE (Setup_fdre_C_R)       -0.653    14.343    db_fifty/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  6.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 db_hundred/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hundred/btn_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.441    db_hundred/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  db_hundred/btn_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db_hundred/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.172     1.754    db_hundred/btn_sync_0_reg_n_0
    SLICE_X35Y18         FDRE                                         r  db_hundred/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.822     1.949    db_hundred/clk_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  db_hundred/btn_sync_1_reg/C
                         clock pessimism             -0.497     1.452    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.070     1.522    db_hundred/btn_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db_coin_ret_req/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_coin_ret_req/btn_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.440    db_coin_ret_req/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  db_coin_ret_req/btn_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  db_coin_ret_req/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.174     1.755    db_coin_ret_req/btn_sync_0_reg_n_0
    SLICE_X28Y17         FDRE                                         r  db_coin_ret_req/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.825     1.952    db_coin_ret_req/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  db_coin_ret_req/btn_sync_1_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.066     1.506    db_coin_ret_req/btn_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db_fifty/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_fifty/btn_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.441    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db_fifty/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.174     1.756    db_fifty/btn_sync_0
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_1_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.066     1.507    db_fifty/btn_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X31Y14         FDCE                                         r  clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  clk_div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.691    clk_div_reg_n_0_[11]
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    clk_div_reg[8]_i_1_n_4
    SLICE_X31Y14         FDCE                                         r  clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X31Y14         FDCE                                         r  clk_div_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y14         FDCE (Hold_fdce_C_D)         0.105     1.547    clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X31Y13         FDCE                                         r  clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  clk_div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.691    clk_div_reg_n_0_[7]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    clk_div_reg[4]_i_1_n_4
    SLICE_X31Y13         FDCE                                         r  clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X31Y13         FDCE                                         r  clk_div_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y13         FDCE (Hold_fdce_C_D)         0.105     1.547    clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  clk_div_reg[15]/Q
                         net (fo=1, routed)           0.108     1.691    clk_div_reg_n_0_[15]
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    clk_div_reg[12]_i_1_n_4
    SLICE_X31Y15         FDCE                                         r  clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  clk_div_reg[15]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X31Y15         FDCE (Hold_fdce_C_D)         0.105     1.547    clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  clk_div_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  clk_div_reg[23]/Q
                         net (fo=1, routed)           0.108     1.689    clk_div_reg_n_0_[23]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  clk_div_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    clk_div_reg[20]_i_1_n_4
    SLICE_X31Y17         FDCE                                         r  clk_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  clk_div_reg[23]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X31Y17         FDCE (Hold_fdce_C_D)         0.105     1.545    clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X31Y12         FDCE                                         r  clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  clk_div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.692    clk_div_reg_n_0_[3]
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    clk_div_reg[0]_i_1_n_4
    SLICE_X31Y12         FDCE                                         r  clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X31Y12         FDCE                                         r  clk_div_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X31Y12         FDCE (Hold_fdce_C_D)         0.105     1.548    clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X31Y16         FDCE                                         r  clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  clk_div_reg[19]/Q
                         net (fo=1, routed)           0.108     1.690    clk_div_reg_n_0_[19]
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    clk_div_reg[16]_i_1_n_4
    SLICE_X31Y16         FDCE                                         r  clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X31Y16         FDCE                                         r  clk_div_reg[19]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X31Y16         FDCE (Hold_fdce_C_D)         0.105     1.546    clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fnd_inst/clk_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd_inst/clk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.440    fnd_inst/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  fnd_inst/clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  fnd_inst/clk_div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.719    fnd_inst/clk_div_reg_n_0_[10]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  fnd_inst/clk_div_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.829    fnd_inst/clk_div_reg[8]_i_1__0_n_5
    SLICE_X34Y16         FDRE                                         r  fnd_inst/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.824     1.951    fnd_inst/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  fnd_inst/clk_div_reg[10]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.134     1.574    fnd_inst/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y12   clk_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y14   clk_div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y14   clk_div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y15   clk_div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y15   clk_div_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y15   clk_div_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y15   clk_div_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y16   clk_div_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y16   clk_div_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y12   clk_div_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y12   clk_div_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   clk_div_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   clk_div_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   clk_div_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   clk_div_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y15   clk_div_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y15   clk_div_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y15   clk_div_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y15   clk_div_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y12   clk_div_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y12   clk_div_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   clk_div_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   clk_div_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   clk_div_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   clk_div_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y15   clk_div_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y15   clk_div_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y15   clk_div_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y15   clk_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.241ns  (logic 4.381ns (53.159%)  route 3.860ns (46.841%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[1]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fnd_inst/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.894     1.412    fnd_inst/digit_select[1]
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.153     1.565 r  fnd_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.966     4.531    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     8.241 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.241    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 4.401ns (54.136%)  route 3.729ns (45.864%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[1]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  fnd_inst/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.857     1.375    fnd_inst/digit_select[1]
    SLICE_X33Y21         LUT4 (Prop_lut4_I2_O)        0.152     1.527 r  fnd_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.871     4.399    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     8.130 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.130    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.389ns (54.763%)  route 3.625ns (45.237%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[1]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fnd_inst/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.856     1.374    fnd_inst/digit_select[1]
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.152     1.526 r  fnd_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.769     4.295    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     8.014 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.014    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.012ns  (logic 4.382ns (54.699%)  route 3.630ns (45.301%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[1]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fnd_inst/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.856     1.374    fnd_inst/digit_select[1]
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.152     1.526 r  fnd_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.773     4.300    seg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         3.712     8.012 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.012    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.973ns  (logic 4.173ns (52.348%)  route 3.799ns (47.652%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[1]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fnd_inst/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.856     1.374    fnd_inst/digit_select[1]
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.124     1.498 r  fnd_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.943     4.441    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.973 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.973    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.941ns  (logic 4.162ns (52.413%)  route 3.779ns (47.587%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[1]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fnd_inst/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.857     1.375    fnd_inst/digit_select[1]
    SLICE_X33Y21         LUT4 (Prop_lut4_I2_O)        0.124     1.499 r  fnd_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.921     4.421    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.941 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.941    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.935ns  (logic 4.344ns (54.738%)  route 3.592ns (45.262%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDCE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X31Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=9, routed)           0.626     1.082    db_coin_ret_req/Q[0]
    SLICE_X28Y19         LUT5 (Prop_lut5_I1_O)        0.150     1.232 r  db_coin_ret_req/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.966     4.198    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.738     7.935 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.935    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.787ns  (logic 4.165ns (53.486%)  route 3.622ns (46.514%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[1]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  fnd_inst/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.695     1.213    fnd_inst/digit_select[1]
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.337 r  fnd_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.927     4.264    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.787 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.787    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 4.414ns (56.907%)  route 3.342ns (43.093%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[1]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fnd_inst/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.856     1.374    fnd_inst/digit_select[1]
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.152     1.526 r  fnd_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.486     4.012    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.744     7.756 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.756    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 4.393ns (57.197%)  route 3.287ns (42.803%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[1]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fnd_inst/digit_select_reg[1]/Q
                         net (fo=9, routed)           0.687     1.205    fnd_inst/digit_select[1]
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.152     1.357 r  fnd_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.600     3.957    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.723     7.681 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.681    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.258%)  route 0.192ns (50.742%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDCE                         0.000     0.000 r  FSM_sequential_curr_state_reg[0]/C
    SLICE_X31Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_curr_state_reg[0]/Q
                         net (fo=6, routed)           0.192     0.333    db_cof_out_req/Q[0]
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.378 r  db_cof_out_req/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    p_0_out[0]
    SLICE_X31Y19         FDCE                                         r  FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.998%)  route 0.194ns (51.002%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDCE                         0.000     0.000 r  FSM_sequential_curr_state_reg[0]/C
    SLICE_X31Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_curr_state_reg[0]/Q
                         net (fo=6, routed)           0.194     0.335    db_hundred/Q[0]
    SLICE_X31Y19         LUT6 (Prop_lut6_I2_O)        0.045     0.380 r  db_hundred/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    p_0_out[1]
    SLICE_X31Y19         FDCE                                         r  FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fnd_inst/digit_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.207ns (39.443%)  route 0.318ns (60.557%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[0]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  fnd_inst/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.199     0.363    fnd_inst/digit_select[0]
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.043     0.406 r  fnd_inst/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.119     0.525    fnd_inst/p_1_in[1]
    SLICE_X34Y22         FDRE                                         r  fnd_inst/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fnd_inst/digit_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.209ns (30.219%)  route 0.483ns (69.781%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[0]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  fnd_inst/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.310     0.474    fnd_inst/digit_select[0]
    SLICE_X34Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.519 r  fnd_inst/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.173     0.692    fnd_inst/p_1_in[0]
    SLICE_X34Y22         FDRE                                         r  fnd_inst/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_curr_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.484ns  (logic 0.210ns (14.116%)  route 1.275ns (85.884%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=29, routed)          1.275     1.484    rst_IBUF
    SLICE_X31Y19         FDCE                                         f  FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_curr_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.484ns  (logic 0.210ns (14.116%)  route 1.275ns (85.884%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=29, routed)          1.275     1.484    rst_IBUF
    SLICE_X31Y19         FDCE                                         f  FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.388ns (58.753%)  route 0.975ns (41.247%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDCE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X31Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=9, routed)           0.242     0.383    db_coin_ret_req/Q[0]
    SLICE_X28Y19         LUT5 (Prop_lut5_I3_O)        0.045     0.428 r  db_coin_ret_req/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.733     1.161    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.363 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.363    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.480ns (61.144%)  route 0.941ns (38.856%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[0]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  fnd_inst/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.199     0.363    fnd_inst/digit_select[0]
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.043     0.406 r  fnd_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.742     1.148    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.273     2.421 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.421    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_inst/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.516ns (61.975%)  route 0.930ns (38.025%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  fnd_inst/digit_select_reg[0]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  fnd_inst/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.187     0.351    fnd_inst/digit_select[0]
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.049     0.400 r  fnd_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.744     1.143    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         1.303     2.447 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.447    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.392ns (55.565%)  route 1.113ns (44.435%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDCE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X31Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=9, routed)           0.164     0.305    db_hundred/Q[1]
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.350 r  db_hundred/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.949     1.299    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.505 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.505    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_fifty/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 4.408ns (51.771%)  route 4.106ns (48.229%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.548     5.069    db_fifty/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  db_fifty/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  db_fifty/btn_out_reg/Q
                         net (fo=8, routed)           1.140     6.727    db_coin_ret_req/fifty
    SLICE_X28Y19         LUT5 (Prop_lut5_I3_O)        0.152     6.879 r  db_coin_ret_req/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.966     9.845    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.738    13.583 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.583    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_fifty/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.968ns  (logic 4.147ns (52.045%)  route 3.821ns (47.955%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.548     5.069    db_fifty/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  db_fifty/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  db_fifty/btn_out_reg/Q
                         net (fo=8, routed)           0.968     6.555    db_hundred/fifty
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  db_hundred/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.853     9.532    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.037 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.037    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_fifty/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.676ns  (logic 4.143ns (53.974%)  route 3.533ns (46.026%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.548     5.069    db_fifty/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  db_fifty/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  db_fifty/btn_out_reg/Q
                         net (fo=8, routed)           1.140     6.727    db_coin_ret_req/fifty
    SLICE_X28Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.851 r  db_coin_ret_req/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.393     9.244    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.745 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.745    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_cof_out_req/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.775ns  (logic 0.580ns (32.670%)  route 1.195ns (67.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.554     5.075    db_cof_out_req/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  db_cof_out_req/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  db_cof_out_req/btn_out_reg/Q
                         net (fo=8, routed)           1.195     6.727    db_hundred/cof_out_req
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.124     6.851 r  db_hundred/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.851    p_0_out[1]
    SLICE_X31Y19         FDCE                                         r  FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_cof_out_req/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.773ns  (logic 0.580ns (32.706%)  route 1.193ns (67.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.554     5.075    db_cof_out_req/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  db_cof_out_req/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  db_cof_out_req/btn_out_reg/Q
                         net (fo=8, routed)           1.193     6.725    db_cof_out_req/cof_out_req
    SLICE_X31Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  db_cof_out_req/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.849    p_0_out[0]
    SLICE_X31Y19         FDCE                                         r  FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_hundred/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.162%)  route 0.171ns (47.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.554     1.437    db_hundred/clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  db_hundred/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  db_hundred/btn_out_reg/Q
                         net (fo=8, routed)           0.171     1.749    db_cof_out_req/hundred
    SLICE_X31Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  db_cof_out_req/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    p_0_out[0]
    SLICE_X31Y19         FDCE                                         r  FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_coin_ret_req/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.466%)  route 0.214ns (53.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.555     1.438    db_coin_ret_req/clk_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  db_coin_ret_req/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  db_coin_ret_req/btn_out_reg/Q
                         net (fo=8, routed)           0.214     1.793    db_hundred/coin_ret_req
    SLICE_X31Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.838 r  db_hundred/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    p_0_out[1]
    SLICE_X31Y19         FDCE                                         r  FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_cof_out_req/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.388ns (60.494%)  route 0.907ns (39.506%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.555     1.438    db_cof_out_req/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  db_cof_out_req/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  db_cof_out_req/btn_out_reg/Q
                         net (fo=8, routed)           0.174     1.753    db_coin_ret_req/cof_out_req
    SLICE_X28Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.798 r  db_coin_ret_req/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.733     2.531    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.733 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.733    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_coin_ret_req/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.392ns (52.955%)  route 1.237ns (47.045%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.555     1.438    db_coin_ret_req/clk_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  db_coin_ret_req/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  db_coin_ret_req/btn_out_reg/Q
                         net (fo=8, routed)           0.288     1.867    db_hundred/coin_ret_req
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.912 r  db_hundred/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.949     2.861    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.067 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.067    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_cof_out_req/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.482ns (55.030%)  route 1.211ns (44.970%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.555     1.438    db_cof_out_req/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  db_cof_out_req/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  db_cof_out_req/btn_out_reg/Q
                         net (fo=8, routed)           0.174     1.753    db_coin_ret_req/cof_out_req
    SLICE_X28Y19         LUT5 (Prop_lut5_I2_O)        0.043     1.796 r  db_coin_ret_req/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.037     2.833    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.298     4.130 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.130    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.995ns  (logic 1.441ns (36.081%)  route 2.553ns (63.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=29, routed)          2.553     3.995    rst_IBUF
    SLICE_X31Y18         FDCE                                         f  clk_div_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.435     4.776    clk_IBUF_BUFG
    SLICE_X31Y18         FDCE                                         r  clk_div_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.995ns  (logic 1.441ns (36.081%)  route 2.553ns (63.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=29, routed)          2.553     3.995    rst_IBUF
    SLICE_X31Y18         FDCE                                         f  clk_div_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.435     4.776    clk_IBUF_BUFG
    SLICE_X31Y18         FDCE                                         r  clk_div_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.995ns  (logic 1.441ns (36.081%)  route 2.553ns (63.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=29, routed)          2.553     3.995    rst_IBUF
    SLICE_X31Y18         FDCE                                         f  clk_div_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.435     4.776    clk_IBUF_BUFG
    SLICE_X31Y18         FDCE                                         r  clk_div_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.846ns  (logic 1.441ns (37.473%)  route 2.405ns (62.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=29, routed)          2.405     3.846    rst_IBUF
    SLICE_X31Y17         FDCE                                         f  clk_div_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.437     4.778    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  clk_div_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.846ns  (logic 1.441ns (37.473%)  route 2.405ns (62.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=29, routed)          2.405     3.846    rst_IBUF
    SLICE_X31Y17         FDCE                                         f  clk_div_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.437     4.778    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  clk_div_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.846ns  (logic 1.441ns (37.473%)  route 2.405ns (62.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=29, routed)          2.405     3.846    rst_IBUF
    SLICE_X31Y17         FDCE                                         f  clk_div_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.437     4.778    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  clk_div_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.846ns  (logic 1.441ns (37.473%)  route 2.405ns (62.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=29, routed)          2.405     3.846    rst_IBUF
    SLICE_X31Y17         FDCE                                         f  clk_div_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.437     4.778    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  clk_div_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.441ns (38.975%)  route 2.257ns (61.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=29, routed)          2.257     3.698    rst_IBUF
    SLICE_X31Y16         FDCE                                         f  clk_div_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.438     4.779    clk_IBUF_BUFG
    SLICE_X31Y16         FDCE                                         r  clk_div_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.441ns (38.975%)  route 2.257ns (61.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=29, routed)          2.257     3.698    rst_IBUF
    SLICE_X31Y16         FDCE                                         f  clk_div_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.438     4.779    clk_IBUF_BUFG
    SLICE_X31Y16         FDCE                                         r  clk_div_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.441ns (38.975%)  route 2.257ns (61.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=29, routed)          2.257     3.698    rst_IBUF
    SLICE_X31Y16         FDCE                                         f  clk_div_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.438     4.779    clk_IBUF_BUFG
    SLICE_X31Y16         FDCE                                         r  clk_div_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_hundred/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.221ns (21.266%)  route 0.817ns (78.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.817     1.037    db_hundred/btnD_IBUF
    SLICE_X35Y15         FDRE                                         r  db_hundred/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.825     1.952    db_hundred/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  db_hundred/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_coin_ret_req/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.219ns (21.047%)  route 0.823ns (78.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.823     1.042    db_coin_ret_req/btnR_IBUF
    SLICE_X28Y17         FDRE                                         r  db_coin_ret_req/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.825     1.952    db_coin_ret_req/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  db_coin_ret_req/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_fifty/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.222ns (21.244%)  route 0.823ns (78.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.823     1.044    db_fifty/btnU_IBUF
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    db_fifty/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  db_fifty/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_cof_out_req/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.219ns (20.043%)  route 0.875ns (79.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.875     1.094    db_cof_out_req/btnL_IBUF
    SLICE_X28Y19         FDRE                                         r  db_cof_out_req/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.823     1.950    db_cof_out_req/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  db_cof_out_req/btn_sync_0_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.210ns (18.880%)  route 0.900ns (81.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=29, routed)          0.900     1.110    rst_IBUF
    SLICE_X31Y13         FDCE                                         f  clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X31Y13         FDCE                                         r  clk_div_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.210ns (18.880%)  route 0.900ns (81.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=29, routed)          0.900     1.110    rst_IBUF
    SLICE_X31Y13         FDCE                                         f  clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X31Y13         FDCE                                         r  clk_div_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.210ns (18.880%)  route 0.900ns (81.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=29, routed)          0.900     1.110    rst_IBUF
    SLICE_X31Y13         FDCE                                         f  clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X31Y13         FDCE                                         r  clk_div_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.210ns (18.880%)  route 0.900ns (81.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=29, routed)          0.900     1.110    rst_IBUF
    SLICE_X31Y13         FDCE                                         f  clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X31Y13         FDCE                                         r  clk_div_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.219%)  route 0.941ns (81.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=29, routed)          0.941     1.150    rst_IBUF
    SLICE_X31Y15         FDCE                                         f  clk_div_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  clk_div_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_div_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.219%)  route 0.941ns (81.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=29, routed)          0.941     1.150    rst_IBUF
    SLICE_X31Y15         FDCE                                         f  clk_div_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X31Y15         FDCE                                         r  clk_div_reg[13]/C





