Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Apr 27 13:36:45 2018
| Host         : linux running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   926 |
| Unused register locations in slices containing registers |  2019 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7778 |         2136 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2146 |          797 |
| Yes          | No                    | No                     |           10846 |         3025 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2763 |          813 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                         Enable Signal                                                                         |                                                                            Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/Q[2]                                                                                                                   | design_1_i/mnist_2/U0/grp_conv1_fu_342/c_reg_1890                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/Q[2]                                                                                                                   | design_1_i/mnist_8/U0/grp_conv1_fu_342/c_reg_1890                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/Q[2]                                                                                                                   | design_1_i/mnist_0/U0/grp_conv1_fu_342/c_reg_1890                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/Q[2]                                                                                                                   | design_1_i/mnist_4/U0/grp_conv1_fu_342/c_reg_1890                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/Q[2]                                                                                                                   | design_1_i/mnist_5/U0/grp_conv1_fu_342/c_reg_1890                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/Q[2]                                                                                                                   | design_1_i/mnist_6/U0/grp_conv1_fu_342/c_reg_1890                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/Q[2]                                                                                                                   | design_1_i/mnist_1/U0/grp_conv1_fu_342/c_reg_1890                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/Q[2]                                                                                                                   | design_1_i/mnist_3/U0/grp_conv1_fu_342/c_reg_1890                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/Q[2]                                                                                                                   | design_1_i/mnist_9/U0/grp_conv1_fu_342/c_reg_1890                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/Q[2]                                                                                                                   | design_1_i/mnist_7/U0/grp_conv1_fu_342/c_reg_1890                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/Q[2]                                                                                                                   | design_1_i/mnist_0/U0/grp_conv2_fu_352/c_reg_1570                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/Q[2]                                                                                                                   | design_1_i/mnist_4/U0/grp_conv2_fu_352/c_reg_1570                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/Q[2]                                                                                                                   | design_1_i/mnist_2/U0/grp_conv2_fu_352/c_reg_1570                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/Q[2]                                                                                                                   | design_1_i/mnist_6/U0/grp_conv2_fu_352/c_reg_1570                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/Q[2]                                                                                                                   | design_1_i/mnist_7/U0/grp_conv2_fu_352/c_reg_1570                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/Q[2]                                                                                                                   | design_1_i/mnist_9/U0/grp_conv2_fu_352/c_reg_1570                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/Q[2]                                                                                                                   | design_1_i/mnist_8/U0/grp_conv2_fu_352/c_reg_1570                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/Q[2]                                                                                                                   | design_1_i/mnist_1/U0/grp_conv2_fu_352/c_reg_1570                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/Q[2]                                                                                                                   | design_1_i/mnist_3/U0/grp_conv2_fu_352/c_reg_1570                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/Q[2]                                                                                                                   | design_1_i/mnist_5/U0/grp_conv2_fu_352/c_reg_1570                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE//i__n_0                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_rst_a                                                                            |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool2_fu_366/k_reg_990                                                                                                              |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_CS_fsm_state37                                                                                                                       |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool1_fu_360/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/i_i9_reg_29707_out                                                                                                                      | design_1_i/mnist_5/U0/i_i9_reg_2970                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/j_reg_10002_out                                                                                                        | design_1_i/mnist_1/U0/grp_conv2_fu_352/j_reg_100                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool1_fu_360/grp_pool1_fu_360_outputImage_0_we0                                                                                     | design_1_i/mnist_1/U0/grp_pool1_fu_360/k_reg_1090                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ce0                                                                                                                                     | design_1_i/mnist_5/U0/ip2Biases_U/mnist_ip2Biases_rom_U/q0[24]_i_1_n_7                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool2_fu_366/k_reg_990                                                                                                              |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/k_reg_1180                                                                                                             |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool1_fu_360/grp_pool1_fu_360_outputImage_0_we0                                                                                     | design_1_i/mnist_5/U0/grp_pool1_fu_360/k_reg_1090                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool1_fu_360/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/j_reg_10002_out                                                                                                        | design_1_i/mnist_5/U0/grp_conv2_fu_352/j_reg_100                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/i_i9_reg_29707_out                                                                                                                      | design_1_i/mnist_1/U0/i_i9_reg_2970                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ce0                                                                                                                                     | design_1_i/mnist_1/U0/ip2Biases_U/mnist_ip2Biases_rom_U/q0[24]_i_1_n_7                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/k_reg_11201_out                                                                                                        | design_1_i/mnist_5/U0/grp_conv2_fu_352/k_reg_112                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_CS_fsm_state37                                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/tmp_reg_7921                                                                                                                            |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/k_reg_11201_out                                                                                                        | design_1_i/mnist_6/U0/grp_conv2_fu_352/k_reg_112                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_CS_fsm_state37                                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_CS_fsm_state37                                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ce0                                                                                                                                     | design_1_i/mnist_6/U0/ip2Biases_U/mnist_ip2Biases_rom_U/q0[24]_i_1_n_7                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/i_i9_reg_29707_out                                                                                                                      | design_1_i/mnist_6/U0/i_i9_reg_2970                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/i_i9_reg_29707_out                                                                                                                      | design_1_i/mnist_0/U0/i_i9_reg_2970                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/outputVector_ce0                                                                                                                        | design_1_i/mnist_0/U0/i_reg_3310                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ce0                                                                                                                                     | design_1_i/mnist_0/U0/ip2Biases_U/mnist_ip2Biases_rom_U/q0[24]_i_1_n_7                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool2_fu_366/k_reg_990                                                                                                              |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool1_fu_360/grp_pool1_fu_360_outputImage_0_we0                                                                                     | design_1_i/mnist_6/U0/grp_pool1_fu_360/k_reg_1090                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_NS_fsm[25]                                                                                                                           |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/tmp_reg_7921                                                                                                                            |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool1_fu_360/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/j_reg_10002_out                                                                                                        | design_1_i/mnist_6/U0/grp_conv2_fu_352/j_reg_100                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/k_reg_11201_out                                                                                                        | design_1_i/mnist_1/U0/grp_conv2_fu_352/k_reg_112                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/Q[0]                                                                                                                   |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/k_reg_11801_out                                                                                                        | design_1_i/mnist_1/U0/grp_conv1_fu_342/k_reg_118                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/k_reg_1180                                                                                                             |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/k_reg_1180                                                                                                             |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/k_reg_11801_out                                                                                                        | design_1_i/mnist_6/U0/grp_conv1_fu_342/k_reg_118                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/tmp_reg_7921                                                                                                                            |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_NS_fsm[25]                                                                                                                           |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/outputVector_ce0                                                                                                                        | design_1_i/mnist_5/U0/i_reg_3310                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/k_reg_11801_out                                                                                                        | design_1_i/mnist_3/U0/grp_conv1_fu_342/k_reg_118                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/k_reg_1180                                                                                                             |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/k_reg_11801_out                                                                                                        | design_1_i/mnist_4/U0/grp_conv1_fu_342/k_reg_118                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/tmp_reg_7921                                                                                                                            |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_CS_fsm_state37                                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_NS_fsm[25]                                                                                                                           |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/i_i9_reg_29707_out                                                                                                                      | design_1_i/mnist_2/U0/i_i9_reg_2970                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/outputVector_ce0                                                                                                                        | design_1_i/mnist_2/U0/i_reg_3310                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ce0                                                                                                                                     | design_1_i/mnist_3/U0/ip2Biases_U/mnist_ip2Biases_rom_U/q0[24]_i_1_n_7                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ce0                                                                                                                                     | design_1_i/mnist_2/U0/ip2Biases_U/mnist_ip2Biases_rom_U/q0[24]_i_1_n_7                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/outputVector_ce0                                                                                                                        | design_1_i/mnist_3/U0/i_reg_3310                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/i_i9_reg_29707_out                                                                                                                      | design_1_i/mnist_3/U0/i_i9_reg_2970                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_NS_fsm[25]                                                                                                                           |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/tmp_reg_7921                                                                                                                            |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_CS_fsm_state37                                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/k_reg_1180                                                                                                             |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/tmp_reg_7921                                                                                                                            |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_NS_fsm[25]                                                                                                                           |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ce0                                                                                                                                     | design_1_i/mnist_7/U0/ip2Biases_U/mnist_ip2Biases_rom_U/q0[24]_i_1_n_7                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/outputVector_ce0                                                                                                                        | design_1_i/mnist_7/U0/i_reg_3310                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/i_i9_reg_29707_out                                                                                                                      | design_1_i/mnist_7/U0/i_i9_reg_2970                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/k_reg_11201_out                                                                                                        | design_1_i/mnist_3/U0/grp_conv2_fu_352/k_reg_112                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/j_reg_10002_out                                                                                                        | design_1_i/mnist_3/U0/grp_conv2_fu_352/j_reg_100                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_CS_fsm_state37                                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool1_fu_360/grp_pool1_fu_360_outputImage_0_we0                                                                                     | design_1_i/mnist_3/U0/grp_pool1_fu_360/k_reg_1090                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool2_fu_366/k_reg_990                                                                                                              |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/j_reg_10002_out                                                                                                        | design_1_i/mnist_2/U0/grp_conv2_fu_352/j_reg_100                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/tmp_reg_7921                                                                                                                            |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool1_fu_360/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/outputVector_ce0                                                                                                                        | design_1_i/mnist_1/U0/i_reg_3310                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_NS_fsm[25]                                                                                                                           |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_NS_fsm[25]                                                                                                                           |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ce0                                                                                                                                     | design_1_i/mnist_4/U0/ip2Biases_U/mnist_ip2Biases_rom_U/q0[24]_i_1_n_7                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/outputVector_ce0                                                                                                                        | design_1_i/mnist_4/U0/i_reg_3310                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/i_i9_reg_29707_out                                                                                                                      | design_1_i/mnist_4/U0/i_i9_reg_2970                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_CS_fsm_state37                                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/k_reg_11801_out                                                                                                        | design_1_i/mnist_2/U0/grp_conv1_fu_342/k_reg_118                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/k_reg_1180                                                                                                             |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/k_reg_11201_out                                                                                                        | design_1_i/mnist_2/U0/grp_conv2_fu_352/k_reg_112                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/k_reg_11801_out                                                                                                        | design_1_i/mnist_5/U0/grp_conv1_fu_342/k_reg_118                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool2_fu_366/k_reg_990                                                                                                              |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool1_fu_360/grp_pool1_fu_360_outputImage_0_we0                                                                                     | design_1_i/mnist_4/U0/grp_pool1_fu_360/k_reg_1090                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool1_fu_360/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool1_fu_360/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool1_fu_360/grp_pool1_fu_360_outputImage_0_we0                                                                                     | design_1_i/mnist_2/U0/grp_pool1_fu_360/k_reg_1090                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool2_fu_366/k_reg_990                                                                                                              |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/j_reg_10002_out                                                                                                        | design_1_i/mnist_4/U0/grp_conv2_fu_352/j_reg_100                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/k_reg_11201_out                                                                                                        | design_1_i/mnist_4/U0/grp_conv2_fu_352/k_reg_112                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/receive_buffer/FSM_sequential_fsm_ctrl_reg[0][0]                                                                | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/Q[0]                                                                                                                   |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool1_fu_360/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool1_fu_360/grp_pool1_fu_360_outputImage_0_we0                                                                                     | design_1_i/mnist_9/U0/grp_pool1_fu_360/k_reg_1090                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool2_fu_366/k_reg_990                                                                                                              |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/k_reg_1180                                                                                                             |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/k_reg_11801_out                                                                                                        | design_1_i/mnist_8/U0/grp_conv1_fu_342/k_reg_118                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/j_reg_10002_out                                                                                                        | design_1_i/mnist_9/U0/grp_conv2_fu_352/j_reg_100                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool2_fu_366/k_reg_990                                                                                                              |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool1_fu_360/grp_pool1_fu_360_outputImage_0_we0                                                                                     | design_1_i/mnist_7/U0/grp_pool1_fu_360/k_reg_1090                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/k_reg_1180                                                                                                             |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool1_fu_360/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/k_reg_11201_out                                                                                                        | design_1_i/mnist_0/U0/grp_conv2_fu_352/k_reg_112                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_CS_fsm_state37                                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/j_reg_10002_out                                                                                                        | design_1_i/mnist_0/U0/grp_conv2_fu_352/j_reg_100                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/tmp_reg_7921                                                                                                                            |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_CS_fsm_state37                                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool2_fu_366/k_reg_990                                                                                                              |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/i_i9_reg_29707_out                                                                                                                      | design_1_i/mnist_8/U0/i_i9_reg_2970                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/outputVector_ce0                                                                                                                        | design_1_i/mnist_8/U0/i_reg_3310                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ce0                                                                                                                                     | design_1_i/mnist_8/U0/ip2Biases_U/mnist_ip2Biases_rom_U/q0[24]_i_1_n_7                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool1_fu_360/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_NS_fsm[25]                                                                                                                           |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool1_fu_360/grp_pool1_fu_360_outputImage_0_we0                                                                                     | design_1_i/mnist_8/U0/grp_pool1_fu_360/k_reg_1090                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/k_reg_11801_out                                                                                                        | design_1_i/mnist_0/U0/grp_conv1_fu_342/k_reg_118                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/k_reg_11801_out                                                                                                        | design_1_i/mnist_9/U0/grp_conv1_fu_342/k_reg_118                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/k_reg_1180                                                                                                             |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/j_reg_10002_out                                                                                                        | design_1_i/mnist_8/U0/grp_conv2_fu_352/j_reg_100                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/k_reg_11201_out                                                                                                        | design_1_i/mnist_9/U0/grp_conv2_fu_352/k_reg_112                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/k_reg_11201_out                                                                                                        | design_1_i/mnist_8/U0/grp_conv2_fu_352/k_reg_112                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool2_fu_366/k_reg_990                                                                                                              |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/k_reg_11801_out                                                                                                        | design_1_i/mnist_7/U0/grp_conv1_fu_342/k_reg_118                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ce0                                                                                                                                     | design_1_i/mnist_9/U0/ip2Biases_U/mnist_ip2Biases_rom_U/q0[24]_i_1_n_7                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool1_fu_360/grp_pool1_fu_360_outputImage_0_we0                                                                                     | design_1_i/mnist_0/U0/grp_pool1_fu_360/k_reg_1090                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/Q[0]                                                                                                                   |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_rst_a                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_NS_fsm[25]                                                                                                                           |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool1_fu_360/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/receive_buffer/FSM_sequential_fsm_ctrl_reg[0][0]                                                                | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/outputVector_ce0                                                                                                                        | design_1_i/mnist_9/U0/i_reg_3310                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/k_reg_1180                                                                                                             |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/tmp_reg_7921                                                                                                                            |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/receive_buffer/FSM_sequential_fsm_ctrl_reg[0][0]                                                                | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_NS_fsm[25]                                                                                                                           |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/tmp_reg_7921                                                                                                                            |                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/k_reg_11201_out                                                                                                        | design_1_i/mnist_7/U0/grp_conv2_fu_352/k_reg_112                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/i_i9_reg_29707_out                                                                                                                      | design_1_i/mnist_9/U0/i_i9_reg_2970                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/outputVector_ce0                                                                                                                        | design_1_i/mnist_6/U0/i_reg_3310                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/j_reg_10002_out                                                                                                        | design_1_i/mnist_7/U0/grp_conv2_fu_352/j_reg_100                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_CS_fsm_state36                                                                                                                       | design_1_i/mnist_7/U0/j_i1_reg_320                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/k_reg_1120                                                                                                             |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_NS_fsm[21]                                                                                                                           |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_CS_fsm_state21                                                                                                                       |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/we0                                                                                                                                     | design_1_i/mnist_8/U0/i_i3_reg_286[4]_i_1_n_7                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/i_i_reg_2520                                                                                                                            | design_1_i/mnist_7/U0/grp_pool2_fu_366/SR[0]                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_NS_fsm[9]                                                                                                                            |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/k_reg_1120                                                                                                             |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_CS_fsm_state36                                                                                                                       | design_1_i/mnist_4/U0/j_i1_reg_320                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_NS_fsm[21]                                                                                                                           |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/i_i_reg_2520                                                                                                                            | design_1_i/mnist_4/U0/grp_pool2_fu_366/SR[0]                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_CS_fsm_state21                                                                                                                       |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_NS_fsm[21]                                                                                                                           |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/i_i_reg_2520                                                                                                                            | design_1_i/mnist_8/U0/grp_pool2_fu_366/SR[0]                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_NS_fsm[21]                                                                                                                           |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_NS_fsm[9]                                                                                                                            |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_CS_fsm_state36                                                                                                                       | design_1_i/mnist_8/U0/j_i1_reg_320                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/we0                                                                                                                                     | design_1_i/mnist_4/U0/i_i3_reg_286[4]_i_1_n_7                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_NS_fsm[9]                                                                                                                            |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_CS_fsm_state36                                                                                                                       | design_1_i/mnist_9/U0/j_i1_reg_320                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/i_i_reg_2520                                                                                                                            | design_1_i/mnist_2/U0/grp_pool2_fu_366/SR[0]                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/i_i_reg_2520                                                                                                                            | design_1_i/mnist_9/U0/grp_pool2_fu_366/SR[0]                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_NS_fsm[21]                                                                                                                           |                                                                                                                                                                        |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/i_i_reg_2520                                                                                                                            | design_1_i/mnist_3/U0/grp_pool2_fu_366/SR[0]                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_NS_fsm[21]                                                                                                                           |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_CS_fsm_state21                                                                                                                       |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_NS_fsm[9]                                                                                                                            |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/we0                                                                                                                                     | design_1_i/mnist_6/U0/i_i3_reg_286[4]_i_1_n_7                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_CS_fsm_state36                                                                                                                       | design_1_i/mnist_2/U0/j_i1_reg_320                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_CS_fsm_state21                                                                                                                       |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/we0                                                                                                                                     | design_1_i/mnist_3/U0/i_i3_reg_286[4]_i_1_n_7                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           |                                                                                                                                                                        |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           |                                                                                                                                                                        |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/we0                                                                                                                                     | design_1_i/mnist_2/U0/i_i3_reg_286[4]_i_1_n_7                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/k_reg_1120                                                                                                             |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_CS_fsm_state36                                                                                                                       | design_1_i/mnist_3/U0/j_i1_reg_320                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_NS_fsm[21]                                                                                                                           |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_CS_fsm_state21                                                                                                                       |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/k_reg_1120                                                                                                             |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_NS_fsm[9]                                                                                                                            |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/we0                                                                                                                                     | design_1_i/mnist_7/U0/i_i3_reg_286[4]_i_1_n_7                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_NS_fsm[9]                                                                                                                            |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/we0                                                                                                                                     | design_1_i/mnist_9/U0/i_i3_reg_286[4]_i_1_n_7                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/i_i_reg_2520                                                                                                                            | design_1_i/mnist_6/U0/grp_pool2_fu_366/SR[0]                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_CS_fsm_state36                                                                                                                       | design_1_i/mnist_6/U0/j_i1_reg_320                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/k_reg_1120                                                                                                             |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_CS_fsm_state21                                                                                                                       |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_CS_fsm_state21                                                                                                                       |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_CS_fsm_state36                                                                                                                       | design_1_i/mnist_5/U0/j_i1_reg_320                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_CS_fsm_state36                                                                                                                       | design_1_i/mnist_0/U0/j_i1_reg_320                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/i_i_reg_2520                                                                                                                            | design_1_i/mnist_5/U0/grp_pool2_fu_366/SR[0]                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/k_reg_1120                                                                                                             |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_NS_fsm[21]                                                                                                                           |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_NS_fsm[21]                                                                                                                           |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_CS_fsm_state21                                                                                                                       |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_NS_fsm[9]                                                                                                                            |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/we0                                                                                                                                     | design_1_i/mnist_5/U0/i_i3_reg_286[4]_i_1_n_7                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/i_i_reg_2520                                                                                                                            | design_1_i/mnist_0/U0/grp_pool2_fu_366/SR[0]                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/k_reg_1120                                                                                                             |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           |                                                                                                                                                                        |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/k_reg_1120                                                                                                             |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/k_reg_1120                                                                                                             |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_NS_fsm[9]                                                                                                                            |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/we0                                                                                                                                     | design_1_i/mnist_0/U0/i_i3_reg_286[4]_i_1_n_7                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_NS_fsm[9]                                                                                                                            |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_NS_fsm[21]                                                                                                                           |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_CS_fsm_state21                                                                                                                       |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/we0                                                                                                                                     | design_1_i/mnist_1/U0/i_i3_reg_286[4]_i_1_n_7                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_NS_fsm[9]                                                                                                                            |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_CS_fsm_state36                                                                                                                       | design_1_i/mnist_1/U0/j_i1_reg_320                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_CS_fsm_state21                                                                                                                       |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/k_reg_1120                                                                                                             |                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/i_i_reg_2520                                                                                                                            | design_1_i/mnist_1/U0/grp_pool2_fu_366/SR[0]                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           |                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_CS_fsm_state20                                                                                                                       | design_1_i/mnist_9/U0/j_i_reg_275                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_CS_fsm_state20                                                                                                                       | design_1_i/mnist_5/U0/j_i_reg_275                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_CS_fsm_state20                                                                                                                       | design_1_i/mnist_8/U0/j_i_reg_275                                                                                                                                      |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/we01_in                                                                                                                                 |                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_CS_fsm_state20                                                                                                                       | design_1_i/mnist_2/U0/j_i_reg_275                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_CS_fsm_state20                                                                                                                       | design_1_i/mnist_1/U0/j_i_reg_275                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool2_fu_366/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/we01_in                                                                                                                                 |                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool2_fu_366/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/we01_in                                                                                                                                 |                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool2_fu_366/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/we01_in                                                                                                                                 |                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/receive_buffer/read_pointer0                                                                                    | design_1_i/tmr_control_dut_0/U0/control_dut_2/receive_buffer/read_pointer[0]_i_1__1_n_0                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool2_fu_366/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/we01_in                                                                                                                                 |                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/we01_in                                                                                                                                 |                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_CS_fsm_state20                                                                                                                       | design_1_i/mnist_3/U0/j_i_reg_275                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool2_fu_366/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_CS_fsm_state20                                                                                                                       | design_1_i/mnist_6/U0/j_i_reg_275                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/we01_in                                                                                                                                 |                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/we01_in                                                                                                                                 |                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_CS_fsm_state20                                                                                                                       | design_1_i/mnist_7/U0/j_i_reg_275                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_CS_fsm_state20                                                                                                                       | design_1_i/mnist_4/U0/j_i_reg_275                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/receive_buffer/write_pointer0                                                                                   | design_1_i/tmr_control_dut_0/U0/control_dut_1/receive_buffer/write_pointer[5]_i_1__0_n_0                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/receive_buffer/E[0]                                                                                             | design_1_i/tmr_control_dut_0/U0/control_dut_1/receive_buffer/SS[0]                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_CS_fsm_state20                                                                                                                       | design_1_i/mnist_0/U0/j_i_reg_275                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/we01_in                                                                                                                                 |                                                                                                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool2_fu_366/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/receive_buffer/E[0]                                                                                             | design_1_i/tmr_control_dut_0/U0/control_dut_0/receive_buffer/SS[0]                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/receive_buffer/read_pointer0                                                                                    | design_1_i/tmr_control_dut_0/U0/control_dut_1/receive_buffer/read_pointer[0]_i_1__0_n_0                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool2_fu_366/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool2_fu_366/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool2_fu_366/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/receive_buffer/E[0]                                                                                             | design_1_i/tmr_control_dut_0/U0/control_dut_2/receive_buffer/SS[0]                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/we01_in                                                                                                                                 |                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/receive_buffer/write_pointer0                                                                                   | design_1_i/tmr_control_dut_0/U0/control_dut_2/receive_buffer/write_pointer[5]_i_1__1_n_0                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool2_fu_366/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/receive_buffer/write_pointer0                                                                                   | design_1_i/tmr_control_dut_0/U0/control_dut_0/receive_buffer/write_pointer[5]_i_1_n_0                                                                                  |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/receive_buffer/read_pointer0                                                                                    | design_1_i/tmr_control_dut_0/U0/control_dut_0/receive_buffer/read_pointer[0]_i_1_n_0                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_CS_fsm_state10                                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_CS_fsm_state10                                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_CS_fsm_state10                                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_CS_fsm_state10                                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_CS_fsm_state10                                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool1_fu_360/ap_CS_fsm_state4                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool1_fu_360/ap_CS_fsm_state4                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool1_fu_360/ap_CS_fsm_state4                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_CS_fsm_state10                                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_CS_fsm_state10                                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool1_fu_360/ap_CS_fsm_state4                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool1_fu_360/ap_CS_fsm_state4                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_CS_fsm_state10                                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_CS_fsm_state10                                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool1_fu_360/ap_CS_fsm_state4                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool1_fu_360/ap_CS_fsm_state4                                                                                                       |                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_CS_fsm_state10                                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool1_fu_360/ap_CS_fsm_state4                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool1_fu_360/ap_CS_fsm_state4                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool1_fu_360/ap_CS_fsm_state4                                                                                                       |                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/b_reg_13404_out                                                                                                        |                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool1_fu_360/b_reg_1430                                                                                                             |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/receive_buffer/uart_data_in_reg[7][0]                                                                           | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_data_in[7]_i_1__1_n_0                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_CS_fsm_state26                                                                                                                       |                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/b_reg_13404_out                                                                                                        |                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool1_fu_360/b_reg_1430                                                                                                             |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_CS_fsm_state26                                                                                                                       |                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_CS_fsm_state26                                                                                                                       |                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/b_reg_13404_out                                                                                                        |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_CS_fsm_state26                                                                                                                       |                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool1_fu_360/b_reg_1430                                                                                                             |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool1_fu_360/b_reg_1430                                                                                                             |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/receive_buffer/uart_data_in_reg[7][0]                                                                           | design_1_i/tmr_control_dut_0/U0/control_dut_1/uart_data_in[7]_i_1__0_n_0                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/b_reg_13404_out                                                                                                        |                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_CS_fsm_state26                                                                                                                       |                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/receive_buffer/uart_data_in_reg[7][0]                                                                           | design_1_i/tmr_control_dut_0/U0/control_dut_0/uart_data_in[7]_i_1_n_0                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool1_fu_360/b_reg_1430                                                                                                             |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/b_reg_13404_out                                                                                                        |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/b_reg_13404_out                                                                                                        |                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_CS_fsm_state26                                                                                                                       |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool1_fu_360/b_reg_1430                                                                                                             |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_CS_fsm_state26                                                                                                                       |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_5/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/b_reg_13404_out                                                                                                        |                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_CS_fsm_state26                                                                                                                       |                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_9/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_2/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_3/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_4/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_4/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_8/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool1_fu_360/b_reg_1430                                                                                                             |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/b_reg_13404_out                                                                                                        |                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_5/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_4/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_9/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_6/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool1_fu_360/b_reg_1430                                                                                                             |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_5/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_CS_fsm_state26                                                                                                                       |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_9/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_CS_fsm_state26                                                                                                                       |                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_6/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_8/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_7/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_6/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_8/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_7/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_7/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_1/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool1_fu_360/b_reg_1430                                                                                                             |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool1_fu_360/b_reg_1430                                                                                                             |                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_0/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/b_reg_13404_out                                                                                                        |                                                                                                                                                                        |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/b_reg_13404_out                                                                                                        |                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/c_reg_1890                                                                                                             |                                                                                                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/c_reg_1890                                                                                                             |                                                                                                                                                                        |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/c_reg_1890                                                                                                             |                                                                                                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/c_reg_1890                                                                                                             |                                                                                                                                                                        |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/c_reg_1890                                                                                                             |                                                                                                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/c_reg_1890                                                                                                             |                                                                                                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/c_reg_1890                                                                                                             |                                                                                                                                                                        |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/c_reg_1890                                                                                                             |                                                                                                                                                                        |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/c_reg_1890                                                                                                             |                                                                                                                                                                        |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/c_reg_1890                                                                                                             |                                                                                                                                                                        |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/uart_tx_count[2]_i_1__1_n_0                                                                           | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/uart_inst/uart_tx_count[2]_i_1_n_0                                                                              | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/uart_inst/uart_tx_count[2]_i_1__0_n_0                                                                           | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/c_reg_1570                                                                                                             |                                                                                                                                                                        |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/c_reg_1570                                                                                                             |                                                                                                                                                                        |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/c_reg_1570                                                                                                             |                                                                                                                                                                        |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/c_reg_1570                                                                                                             |                                                                                                                                                                        |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/c_reg_1570                                                                                                             |                                                                                                                                                                        |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/c_reg_1570                                                                                                             |                                                                                                                                                                        |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/c_reg_1570                                                                                                             |                                                                                                                                                                        |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/c_reg_1570                                                                                                             |                                                                                                                                                                        |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/c_reg_1570                                                                                                             |                                                                                                                                                                        |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/c_reg_1570                                                                                                             |                                                                                                                                                                        |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/j_reg_950                                                                                                              | design_1_i/mnist_2/U0/grp_conv1_fu_342/j_reg_95                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/j_reg_950                                                                                                              | design_1_i/mnist_0/U0/grp_conv1_fu_342/j_reg_95                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/a_reg_14104_out                                                                                                        |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/a_reg_14104_out                                                                                                        |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/j_reg_950                                                                                                              | design_1_i/mnist_5/U0/grp_conv1_fu_342/j_reg_95                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/j_reg_950                                                                                                              | design_1_i/mnist_8/U0/grp_conv1_fu_342/j_reg_95                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/a_reg_14104_out                                                                                                        |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/receive_buffer/fifo_memory_reg_0_63_0_2_i_1_n_0                                                                 |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/a_reg_14104_out                                                                                                        |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]      |                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/j_reg_950                                                                                                              | design_1_i/mnist_7/U0/grp_conv1_fu_342/j_reg_95                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/receive_buffer/fifo_memory_reg_0_63_0_2_i_1__0_n_0                                                              |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/j_reg_950                                                                                                              | design_1_i/mnist_6/U0/grp_conv1_fu_342/j_reg_95                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/a_reg_14104_out                                                                                                        |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/a_reg_14104_out                                                                                                        |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/j_reg_950                                                                                                              | design_1_i/mnist_3/U0/grp_conv1_fu_342/j_reg_95                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/a_reg_14104_out                                                                                                        |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/a_reg_14104_out                                                                                                        |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/j_reg_950                                                                                                              | design_1_i/mnist_1/U0/grp_conv1_fu_342/j_reg_95                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/a_reg_14104_out                                                                                                        |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/j_reg_950                                                                                                              | design_1_i/mnist_4/U0/grp_conv1_fu_342/j_reg_95                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/a_reg_14104_out                                                                                                        |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/j_reg_950                                                                                                              | design_1_i/mnist_9/U0/grp_conv1_fu_342/j_reg_95                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/receive_buffer/fifo_memory_reg_0_63_0_2_i_1__1_n_0                                                              |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/mnist_AXILiteS_s_axi_U/aw_hs                                                                                                            |                                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/mnist_AXILiteS_s_axi_U/aw_hs                                                                                                            |                                                                                                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/mnist_AXILiteS_s_axi_U/aw_hs                                                                                                            |                                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/mnist_AXILiteS_s_axi_U/aw_hs                                                                                                            |                                                                                                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/mnist_AXILiteS_s_axi_U/aw_hs                                                                                                            |                                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/mnist_AXILiteS_s_axi_U/aw_hs                                                                                                            |                                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/mnist_AXILiteS_s_axi_U/aw_hs                                                                                                            |                                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/mnist_AXILiteS_s_axi_U/aw_hs                                                                                                            |                                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/mnist_AXILiteS_s_axi_U/aw_hs                                                                                                            |                                                                                                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/mnist_AXILiteS_s_axi_U/aw_hs                                                                                                            |                                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              | design_1_i/mnist_2/U0/grp_conv2_fu_352/tmp_4_reg_124[30]_i_1_n_7                                                                                                       |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              | design_1_i/mnist_5/U0/grp_conv2_fu_352/tmp_4_reg_124[30]_i_1_n_7                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              | design_1_i/mnist_0/U0/grp_conv2_fu_352/tmp_4_reg_124[30]_i_1_n_7                                                                                                       |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              | design_1_i/mnist_1/U0/grp_conv2_fu_352/tmp_4_reg_124[30]_i_1_n_7                                                                                                       |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              | design_1_i/mnist_9/U0/grp_conv2_fu_352/tmp_4_reg_124[30]_i_1_n_7                                                                                                       |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              | design_1_i/mnist_4/U0/grp_conv2_fu_352/tmp_4_reg_124[30]_i_1_n_7                                                                                                       |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              | design_1_i/mnist_8/U0/grp_conv2_fu_352/tmp_4_reg_124[30]_i_1_n_7                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              | design_1_i/mnist_7/U0/grp_conv2_fu_352/tmp_4_reg_124[30]_i_1_n_7                                                                                                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              | design_1_i/mnist_3/U0/grp_conv2_fu_352/tmp_4_reg_124[30]_i_1_n_7                                                                                                       |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              | design_1_i/mnist_6/U0/grp_conv2_fu_352/tmp_4_reg_124[30]_i_1_n_7                                                                                                       |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              |                                                                                                                                                                        |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              |                                                                                                                                                                        |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              |                                                                                                                                                                        |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              |                                                                                                                                                                        |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              |                                                                                                                                                                        |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              |                                                                                                                                                                        |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              |                                                                                                                                                                        |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              |                                                                                                                                                                        |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              |                                                                                                                                                                        |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/tmp_4_reg_124[23]_i_1_n_7                                                                                              |                                                                                                                                                                        |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool1_fu_360/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool1_fu_360/j_reg_730                                                                                                              | design_1_i/mnist_5/U0/grp_pool1_fu_360/j_reg_73                                                                                                                        |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool1_fu_360/j_reg_730                                                                                                              | design_1_i/mnist_0/U0/grp_pool1_fu_360/j_reg_73                                                                                                                        |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool1_fu_360/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool1_fu_360/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool1_fu_360/j_reg_730                                                                                                              | design_1_i/mnist_3/U0/grp_pool1_fu_360/j_reg_73                                                                                                                        |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool1_fu_360/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool1_fu_360/j_reg_730                                                                                                              | design_1_i/mnist_9/U0/grp_pool1_fu_360/j_reg_73                                                                                                                        |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool1_fu_360/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool1_fu_360/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool1_fu_360/j_reg_730                                                                                                              | design_1_i/mnist_6/U0/grp_pool1_fu_360/j_reg_73                                                                                                                        |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool1_fu_360/j_reg_730                                                                                                              | design_1_i/mnist_2/U0/grp_pool1_fu_360/j_reg_73                                                                                                                        |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool1_fu_360/j_reg_730                                                                                                              | design_1_i/mnist_1/U0/grp_pool1_fu_360/j_reg_73                                                                                                                        |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool1_fu_360/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool1_fu_360/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool1_fu_360/j_reg_730                                                                                                              | design_1_i/mnist_4/U0/grp_pool1_fu_360/j_reg_73                                                                                                                        |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool1_fu_360/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool1_fu_360/j_reg_730                                                                                                              | design_1_i/mnist_8/U0/grp_pool1_fu_360/j_reg_73                                                                                                                        |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                 |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool1_fu_360/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                        |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool1_fu_360/j_reg_730                                                                                                              | design_1_i/mnist_7/U0/grp_pool1_fu_360/j_reg_73                                                                                                                        |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                                                        |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                                        |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_8/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                      |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_5/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                        |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                     |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                        |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_0/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                      |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                        |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                        |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_1/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                      |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                     |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                        |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_2/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                      |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_3/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                      |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_4/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                        |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_4/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_9/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                      |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_4/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                      |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_5/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_6/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                        |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_5/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                      |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_6/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                     |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_6/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                      |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_7/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                        |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_7/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                     |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_8/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                        |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_7/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                      |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_8/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_9/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                        |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_9/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           | design_1_i/mnist_5/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_7                                                                                                    |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ce0                                                                                                                                     |                                                                                                                                                                        |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           | design_1_i/mnist_8/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_7                                                                                                    |               11 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           | design_1_i/mnist_6/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_7                                                                                                    |               11 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ce0                                                                                                                                     |                                                                                                                                                                        |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           | design_1_i/mnist_0/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_7                                                                                                    |               12 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           | design_1_i/mnist_7/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_7                                                                                                    |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ce0                                                                                                                                     |                                                                                                                                                                        |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ce0                                                                                                                                     |                                                                                                                                                                        |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           | design_1_i/mnist_9/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_7                                                                                                    |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ce0                                                                                                                                     |                                                                                                                                                                        |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           | design_1_i/mnist_2/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_7                                                                                                    |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           | design_1_i/mnist_1/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_7                                                                                                    |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ce0                                                                                                                                     |                                                                                                                                                                        |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ce0                                                                                                                                     |                                                                                                                                                                        |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ce0                                                                                                                                     |                                                                                                                                                                        |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           | design_1_i/mnist_3/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_7                                                                                                    |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_7                                                                                           | design_1_i/mnist_4/U0/mnist_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_7                                                                                                    |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ce0                                                                                                                                     |                                                                                                                                                                        |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ce0                                                                                                                                     |                                                                                                                                                                        |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/Q[1]                                                                                                                   |                                                                                                                                                                        |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/Q[1]                                                                                                                   |                                                                                                                                                                        |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/Q[1]                                                                                                                   |                                                                                                                                                                        |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/Q[1]                                                                                                                   |                                                                                                                                                                        |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/Q[1]                                                                                                                   |                                                                                                                                                                        |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/Q[1]                                                                                                                   |                                                                                                                                                                        |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/Q[1]                                                                                                                   |                                                                                                                                                                        |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/Q[1]                                                                                                                   |                                                                                                                                                                        |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/Q[1]                                                                                                                   |                                                                                                                                                                        |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/Q[1]                                                                                                                   |                                                                                                                                                                        |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/mem0_addrb_reg                                                                                                  | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/mem0_addrb_reg                                                                                                  | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               14 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/mem0_addrb_reg                                                                                                  | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/relu1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__0_n_7                                                                         |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool2_fu_366/maximum_1_reg_144[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ip1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_CS_fsm_state22                                                                                                                       |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ip1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__1_n_7                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_CS_fsm_state23                                                                                                                       | design_1_i/mnist_8/U0/mnist_fcmp_32ns_3eOg_x_U20/mnist_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ip1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                  |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool2_fu_366/ap_CS_fsm_state8                                                                                                       |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool2_fu_366/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/rdata_data_reg[31]_i_4_n_7                                                                                                              |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/relu1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/reg_3910                                                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/a_reg_1410                                                                                                             | design_1_i/mnist_9/U0/grp_conv1_fu_342/tmp_15_reg_129                                                                                                                  |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/rdata_data_reg[31]_i_8_n_7                                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/rdata_data_reg[31]_i_4_n_7                                                                                                              |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/tmp_17_reg_154[31]_i_1_n_7                                                                                             |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/tmp_17_reg_154[31]_i_1_n_7                                                                                             |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/din1_buf1_reg[31]_i_2_n_7                                                                                                               |                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/rdata_data_reg[31]_i_8_n_7                                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/reg_3910                                                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/outputVector_assign_1_U/mnist_outputVectog8j_ram_U/ce03_out                                                                             |                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/a_reg_1410                                                                                                             | design_1_i/mnist_4/U0/grp_conv1_fu_342/tmp_15_reg_129                                                                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv1_fu_342/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ip1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_NS_fsm[10]                                                                                                                           |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ap_NS_fsm[26]                                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ip1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__1_n_7                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool2_fu_366/maximum_1_reg_144[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool1_fu_360/ap_CS_fsm_state7                                                                                                       |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool2_fu_366/ap_CS_fsm_state8                                                                                                       |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool2_fu_366/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv2_fu_352/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ip1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ip1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                  |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/tmp_17_reg_154[31]_i_1_n_7                                                                                             |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/outputVector_assign_1_U/mnist_outputVectog8j_ram_U/ce03_out                                                                             |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/relu1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_conv1_fu_342/a_reg_1410                                                                                                             | design_1_i/mnist_8/U0/grp_conv1_fu_342/tmp_15_reg_129                                                                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool1_fu_360/maximum_1_reg_154[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/relu1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/outputVector_assign_1_U/mnist_outputVectog8j_ram_U/ce03_out                                                                             |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_conv2_fu_352/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool1_fu_360/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_pool1_fu_360/ap_CS_fsm_state7                                                                                                       |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool1_fu_360/ap_CS_fsm_state7                                                                                                       |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/din1_buf1_reg[31]_i_2_n_7                                                                                                               |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ip1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__1_n_7                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ip1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                  |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/relu1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool2_fu_366/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool2_fu_366/ap_CS_fsm_state8                                                                                                       |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool2_fu_366/maximum_1_reg_144[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv1_fu_342/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool1_fu_360/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/grp_pool1_fu_360/maximum_1_reg_154[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool1_fu_360/maximum_1_reg_154[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/grp_pool1_fu_360/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_CS_fsm_state23                                                                                                                       | design_1_i/mnist_7/U0/mnist_fcmp_32ns_3eOg_x_U20/mnist_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/receive_buffer/uart_DUT_data_reg[0][0]                                                                          | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/receive_buffer/uart_package_size_bytes_reg[0][0]                                                                | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv2_fu_352/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/uart_DUT_data_size_bytes_1                                                                                      | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/rdata_data_reg[31]_i_4_n_7                                                                                                              |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/rdata_data_reg[31]_i_8_n_7                                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/reg_3910                                                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_CS_fsm_state22                                                                                                                       |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/relu1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__0_n_7                                                                         |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_NS_fsm[10]                                                                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_NS_fsm[26]                                                                                                                           |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/din1_buf1_reg[31]_i_2_n_7                                                                                                               |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_NS_fsm[26]                                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ap_NS_fsm[10]                                                                                                                           |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_CS_fsm_state23                                                                                                                       | design_1_i/mnist_9/U0/mnist_fcmp_32ns_3eOg_x_U20/mnist_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ap_CS_fsm_state22                                                                                                                       |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/receive_buffer/uart_package_size_bytes_reg[0][0]                                                                | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_DUT_data_size_bytes                                                                                        | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/exec_accum                                                                                                      | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool1_fu_360/maximum_1_reg_154[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool1_fu_360/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool2_fu_366/maximum_1_reg_144[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool2_fu_366/ap_CS_fsm_state8                                                                                                       |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool2_fu_366/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ip1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                  |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/receive_buffer/uart_DUT_data_reg[0][0]                                                                          | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ip1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__1_n_7                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/uart_DUT_data_size_bytes                                                                                        | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ip1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/exec_accum                                                                                                      | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_pool1_fu_360/ap_CS_fsm_state7                                                                                                       |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/outputVector_assign_1_U/mnist_outputVectog8j_ram_U/ce03_out                                                                             |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/relu1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/relu1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/din1_buf1_reg[31]_i_2_n_7                                                                                                               |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool2_fu_366/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool2_fu_366/ap_CS_fsm_state8                                                                                                       |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool2_fu_366/maximum_1_reg_144[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_NS_fsm[10]                                                                                                                           |                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool1_fu_360/maximum_1_reg_154[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool1_fu_360/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_CS_fsm_state23                                                                                                                       | design_1_i/mnist_3/U0/mnist_fcmp_32ns_3eOg_x_U20/mnist_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_NS_fsm[26]                                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_pool1_fu_360/ap_CS_fsm_state7                                                                                                       |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_CS_fsm_state22                                                                                                                       |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/grp_conv2_fu_352/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ip1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_NS_fsm[26]                                                                                                                           |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ap_NS_fsm[10]                                                                                                                           |                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_CS_fsm_state23                                                                                                                       | design_1_i/mnist_2/U0/mnist_fcmp_32ns_3eOg_x_U20/mnist_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ap_CS_fsm_state22                                                                                                                       |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/relu1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/rdata_data_reg[31]_i_4_n_7                                                                                                              |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/a_reg_1410                                                                                                             | design_1_i/mnist_3/U0/grp_conv1_fu_342/tmp_15_reg_129                                                                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/reg_3910                                                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/rdata_data_reg[31]_i_8_n_7                                                                                                              |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/din1_buf1_reg[31]_i_2_n_7                                                                                                               |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/exec_accum                                                                                                      | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/relu1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/relu1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__0_n_7                                                                         |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/relu1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/outputVector_assign_1_U/mnist_outputVectog8j_ram_U/ce03_out                                                                             |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/relu1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__0_n_7                                                                         |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/receive_buffer/uart_DUT_data_reg[0][0]                                                                          | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/grp_conv1_fu_342/tmp_17_reg_154[31]_i_1_n_7                                                                                             |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/rdata_data_reg[31]_i_4_n_7                                                                                                              |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/receive_buffer/uart_package_size_bytes_reg[0][0]                                                                | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/rdata_data_reg[31]_i_8_n_7                                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/reg_3910                                                                                                                                |                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ip1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__1_n_7                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ip1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                  |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ip1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/tmp_17_reg_154[31]_i_1_n_7                                                                                             |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_NS_fsm[10]                                                                                                                           |                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/reg_3910                                                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/rdata_data_reg[31]_i_8_n_7                                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool1_fu_360/maximum_1_reg_154[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/rdata_data_reg[31]_i_4_n_7                                                                                                              |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool1_fu_360/ap_CS_fsm_state7                                                                                                       |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_CS_fsm_state22                                                                                                                       |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/din1_buf1_reg[31]_i_2_n_7                                                                                                               |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv2_fu_352/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/a_reg_1410                                                                                                             | design_1_i/mnist_6/U0/grp_conv1_fu_342/tmp_15_reg_129                                                                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/relu1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ip1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_CS_fsm_state22                                                                                                                       |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/rdata_data_reg[31]_i_8_n_7                                                                                                              |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_CS_fsm_state23                                                                                                                       | design_1_i/mnist_0/U0/mnist_fcmp_32ns_3eOg_x_U20/mnist_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/relu1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/relu1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__0_n_7                                                                         |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/relu1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/outputVector_assign_1_U/mnist_outputVectog8j_ram_U/ce03_out                                                                             |                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/reg_3910                                                                                                                                |                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/tmp_17_reg_154[31]_i_1_n_7                                                                                             |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_CS_fsm_state23                                                                                                                       | design_1_i/mnist_1/U0/mnist_fcmp_32ns_3eOg_x_U20/mnist_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ip1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__1_n_7                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ip1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                  |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool2_fu_366/maximum_1_reg_144[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/din1_buf1_reg[31]_i_2_n_7                                                                                                               |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool2_fu_366/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool2_fu_366/ap_CS_fsm_state8                                                                                                       |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_pool1_fu_360/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv1_fu_342/a_reg_1410                                                                                                             | design_1_i/mnist_5/U0/grp_conv1_fu_342/tmp_15_reg_129                                                                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ap_NS_fsm[26]                                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ip1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                  |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_CS_fsm_state23                                                                                                                       | design_1_i/mnist_5/U0/mnist_fcmp_32ns_3eOg_x_U20/mnist_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool1_fu_360/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_CS_fsm_state22                                                                                                                       |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool2_fu_366/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool1_fu_360/ap_CS_fsm_state7                                                                                                       |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ip1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__1_n_7                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool1_fu_360/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool2_fu_366/ap_CS_fsm_state8                                                                                                       |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/din1_buf1_reg[31]_i_2_n_7                                                                                                               |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool2_fu_366/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool1_fu_360/maximum_1_reg_154[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/relu1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/relu1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__0_n_7                                                                         |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/relu1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/outputVector_assign_1_U/mnist_outputVectog8j_ram_U/ce03_out                                                                             |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool2_fu_366/maximum_1_reg_144[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_pool2_fu_366/maximum_1_reg_144[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool2_fu_366/ap_CS_fsm_state8                                                                                                       |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ip1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__1_n_7                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ip1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                  |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/a_reg_1410                                                                                                             | design_1_i/mnist_1/U0/grp_conv1_fu_342/tmp_15_reg_129                                                                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_conv2_fu_352/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/tmp_17_reg_154[31]_i_1_n_7                                                                                             |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv1_fu_342/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/grp_conv1_fu_342/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/relu1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__0_n_7                                                                         |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/relu1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool1_fu_360/maximum_1_reg_154[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/relu1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__0_n_7                                                                         |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/outputVector_assign_1_U/mnist_outputVectog8j_ram_U/ce03_out                                                                             |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/grp_conv2_fu_352/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_NS_fsm[10]                                                                                                                           |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ap_NS_fsm[26]                                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/grp_pool1_fu_360/ap_CS_fsm_state7                                                                                                       |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/rdata_data_reg[31]_i_4_n_7                                                                                                              |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/rdata_data_reg[31]_i_8_n_7                                                                                                              |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/reg_3910                                                                                                                                |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ip1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool1_fu_360/maximum_1_reg_154[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_NS_fsm[10]                                                                                                                           |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ap_NS_fsm[26]                                                                                                                           |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool1_fu_360/ap_CS_fsm_state7                                                                                                       |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool1_fu_360/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool2_fu_366/maximum_1_reg_144[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/tmp_17_reg_154[31]_i_1_n_7                                                                                             |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool2_fu_366/ap_CS_fsm_state8                                                                                                       |                                                                                                                                                                        |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool1_fu_360/ap_NS_fsm[4]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/rdata_data_reg[31]_i_4_n_7                                                                                                              |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool2_fu_366/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ip1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                  |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ip1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__1_n_7                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/tmp_17_reg_154[31]_i_1_n_7                                                                                             |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool1_fu_360/maximum_1_reg_154[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_CS_fsm_state23                                                                                                                       | design_1_i/mnist_4/U0/mnist_fcmp_32ns_3eOg_x_U20/mnist_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_NS_fsm[26]                                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/reg_3910                                                                                                                                |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_pool1_fu_360/ap_CS_fsm_state7                                                                                                       |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv2_fu_352/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/ap_CS_fsm_state15                                                                                                      |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_CS_fsm_state22                                                                                                                       |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv2_fu_352/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ap_NS_fsm[10]                                                                                                                           |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/a_reg_1410                                                                                                             | design_1_i/mnist_2/U0/grp_conv1_fu_342/tmp_15_reg_129                                                                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_conv1_fu_342/a_reg_1410                                                                                                             | design_1_i/mnist_0/U0/grp_conv1_fu_342/tmp_15_reg_129                                                                                                                  |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/outputVector_assign_1_U/mnist_outputVectog8j_ram_U/ce03_out                                                                             |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/grp_conv1_fu_342/a_reg_1410                                                                                                             | design_1_i/mnist_7/U0/grp_conv1_fu_342/tmp_15_reg_129                                                                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/relu1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__0_n_7                                                                         |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ip1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                  |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ip1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__1_n_7                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/relu1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ip1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_CS_fsm_state23                                                                                                                       | design_1_i/mnist_6/U0/mnist_fcmp_32ns_3eOg_x_U20/mnist_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/relu1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_CS_fsm_state22                                                                                                                       |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/relu1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/outputVector_assign_1_U/mnist_outputVectog8j_ram_U/ce03_out                                                                             |                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/relu1Output_U/mnist_ip1Output_ram_U/E[0]                                                                                                |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/relu1Output_U/mnist_ip1Output_ram_U/ram_reg_0_15_0_0_i_1__0_n_7                                                                         |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/relu1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/din1_buf1_reg[31]_i_2_n_7                                                                                                               |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/rdata_data_reg[31]_i_8_n_7                                                                                                              |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/din1_buf1_reg[31]_i_2_n_7                                                                                                               |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/rdata_data_reg[31]_i_4_n_7                                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv2_fu_352/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool2_fu_366/ap_NS_fsm[5]                                                                                                           |                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/grp_conv1_fu_342/tmp_17_reg_154[31]_i_1_n_7                                                                                             |                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_NS_fsm[26]                                                                                                                           |                                                                                                                                                                        |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ap_NS_fsm[10]                                                                                                                           |                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool2_fu_366/ap_CS_fsm_state8                                                                                                       |                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/reg_3910                                                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ip1Output_U//ram_reg_0_15_0_0__0_i_1_n_7                                                                                                |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/grp_pool2_fu_366/maximum_1_reg_144[31]_i_1_n_7                                                                                          |                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/rdata_data_reg[31]_i_4_n_7                                                                                                              |                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/rdata_data_reg[31]_i_8_n_7                                                                                                              |                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/ce03_in                                                                                                                                 |                                                                                                                                                                        |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/ce03_in                                                                                                                                 |                                                                                                                                                                        |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/watchdog[32]_i_2__0_n_0                                                                                         | design_1_i/tmr_control_dut_0/U0/control_dut_1/watchdog[32]_i_1__0_n_0                                                                                                  |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/watchdog[32]_i_2__1_n_0                                                                                         | design_1_i/tmr_control_dut_0/U0/control_dut_2/watchdog[32]_i_1__1_n_0                                                                                                  |               14 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/watchdog[32]_i_2_n_0                                                                                            | design_1_i/tmr_control_dut_0/U0/control_dut_0/watchdog[32]_i_1_n_0                                                                                                     |               14 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                                                        |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/ce03_in                                                                                                                                 |                                                                                                                                                                        |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/ce03_in                                                                                                                                 |                                                                                                                                                                        |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/ce03_in                                                                                                                                 |                                                                                                                                                                        |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/ce03_in                                                                                                                                 |                                                                                                                                                                        |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/ce03_in                                                                                                                                 |                                                                                                                                                                        |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/ce03_in                                                                                                                                 |                                                                                                                                                                        |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/ce03_in                                                                                                                                 |                                                                                                                                                                        |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/ce03_in                                                                                                                                 |                                                                                                                                                                        |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                                        |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                                        |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_4/U0/mnist_outputVectog8j_ram_U/p_0_in                                                                                                       |                                                                                                                                                                        |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_3/U0/mnist_outputVectog8j_ram_U/p_0_in                                                                                                       |                                                                                                                                                                        |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_6/U0/mnist_outputVectog8j_ram_U/p_0_in                                                                                                       |                                                                                                                                                                        |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_8/U0/mnist_outputVectog8j_ram_U/p_0_in                                                                                                       |                                                                                                                                                                        |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_0/U0/mnist_outputVectog8j_ram_U/p_0_in                                                                                                       |                                                                                                                                                                        |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_2/U0/mnist_outputVectog8j_ram_U/p_0_in                                                                                                       |                                                                                                                                                                        |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_7/U0/mnist_outputVectog8j_ram_U/p_0_in                                                                                                       |                                                                                                                                                                        |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_1/U0/mnist_outputVectog8j_ram_U/p_0_in                                                                                                       |                                                                                                                                                                        |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_5/U0/mnist_outputVectog8j_ram_U/p_0_in                                                                                                       |                                                                                                                                                                        |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mnist_9/U0/mnist_outputVectog8j_ram_U/p_0_in                                                                                                       |                                                                                                                                                                        |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_0/receive_buffer/uart_package_reg[0][0]                                                                           | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               16 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_1/receive_buffer/uart_package_reg[0][0]                                                                           | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tmr_control_dut_0/U0/control_dut_2/receive_buffer/uart_package_reg[0][0]                                                                           | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               13 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                                        |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                        |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                                                        |               10 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                                        |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                                        |               10 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                                                        |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                   |               13 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/tmr_control_dut_0/U0/control_dut_2/uart_inst/SR[0]                                                                                                          |               25 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_7/U0/grp_conv2_fu_352/reset                                                                                                                           |               50 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_6/U0/grp_conv2_fu_352/reset                                                                                                                           |               56 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_1/U0/grp_conv2_fu_352/reset                                                                                                                           |               41 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_9/U0/grp_conv2_fu_352/reset                                                                                                                           |               39 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_5/U0/grp_conv2_fu_352/reset                                                                                                                           |               46 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_3/U0/grp_conv2_fu_352/reset                                                                                                                           |               44 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_0/U0/grp_conv2_fu_352/reset                                                                                                                           |               43 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_4/U0/grp_conv2_fu_352/reset                                                                                                                           |               42 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_8/U0/grp_conv2_fu_352/reset                                                                                                                           |               39 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/mnist_2/U0/grp_conv2_fu_352/reset                                                                                                                           |               38 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                                                        |             2137 |           7779 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                    11 |
| 3      |                     1 |
| 4      |                   168 |
| 5      |                    81 |
| 6      |                    40 |
| 7      |                    20 |
| 8      |                    64 |
| 9      |                    10 |
| 10     |                     3 |
| 11     |                    10 |
| 12     |                    37 |
| 13     |                     1 |
| 14     |                    12 |
| 15     |                    10 |
| 16+    |                   448 |
+--------+-----------------------+


