$date
	Sun Jul 07 13:43:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sr_ff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # r $end
$var reg 1 $ reset $end
$var reg 1 % s $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
0"
x!
$end
#5
0!
1"
#10
0"
#15
1"
0$
#20
0"
#25
1!
1"
1%
#30
0"
#35
0!
1"
1#
0%
#40
0"
#45
1"
0#
#50
0"
#55
1"
