PPA Report for pipelined_parity_gen.v (Module: pipelined_parity_gen)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 12
FF Count: 11
IO Count: 35
Cell Count: 129

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1150.75 MHz
Reg-to-Reg Critical Path Delay: 0.751 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
