--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Custom_TB.twx Custom_TB.ncd -o Custom_TB.twr Custom_TB.pcf

Design file:              Custom_TB.ncd
Physical constraint file: Custom_TB.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out<0>      |    8.614(R)|clock_BUFGP       |   0.000|
out<1>      |    8.489(R)|clock_BUFGP       |   0.000|
out<2>      |    8.478(R)|clock_BUFGP       |   0.000|
out<3>      |    8.500(R)|clock_BUFGP       |   0.000|
out<4>      |    8.651(R)|clock_BUFGP       |   0.000|
out<5>      |    8.510(R)|clock_BUFGP       |   0.000|
out<6>      |    8.661(R)|clock_BUFGP       |   0.000|
out<7>      |    8.520(R)|clock_BUFGP       |   0.000|
out<8>      |    8.504(R)|clock_BUFGP       |   0.000|
out<9>      |    8.475(R)|clock_BUFGP       |   0.000|
out<10>     |    8.481(R)|clock_BUFGP       |   0.000|
out<11>     |    8.336(R)|clock_BUFGP       |   0.000|
out<12>     |    8.510(R)|clock_BUFGP       |   0.000|
out<13>     |    8.509(R)|clock_BUFGP       |   0.000|
out<14>     |    8.356(R)|clock_BUFGP       |   0.000|
out<15>     |    8.347(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.195|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 27 15:15:24 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 597 MB



