D:/File_ZJU/CompStr/lab30_Risc5CPU/src/adder_4bits.v {1 {vlog -work work -vopt -stats=none D:/File_ZJU/CompStr/lab30_Risc5CPU/src/adder_4bits.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module adder_4bits

Top level modules:
	adder_4bits

} {} {}} D:/File_ZJU/CompStr/lab30_Risc5CPU/src/adder_32bits.v {1 {vlog -work work -vopt -stats=none D:/File_ZJU/CompStr/lab30_Risc5CPU/src/adder_32bits.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module adder_32bits
-- Compiling module conditional_adder_4bits

Top level modules:
	adder_32bits

} {} {}} D:/File_ZJU/CompStr/lab30_Risc5CPU/src/ALU.v {1 {vlog -work work -vopt -stats=none D:/File_ZJU/CompStr/lab30_Risc5CPU/src/ALU.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} D:/File_ZJU/CompStr/lab30_Risc5CPU/src/ALU_tb.v {1 {vlog -work work -vopt -stats=none D:/File_ZJU/CompStr/lab30_Risc5CPU/src/ALU_tb.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ALU_tb

Top level modules:
	ALU_tb

} {} {}}
