    reg state;
    reg next_state;
    
    localparam OFF = 1'b0;
    localparam ON  = 1'b1;
    
    // State transition logic
    always @(*) begin
        case (state)
            OFF: next_state = j ? ON : OFF;
            ON:  next_state = k ? OFF : ON;
            default: next_state = OFF;
        endcase
    end
    
    // State register with asynchronous reset
    always @(posedge clk or posedge areset) begin
        if (areset)
            state <= OFF;
        else
            state <= next_state;
    end
    
    // Output logic (Moore: output depends only on state)
    assign out = (state == ON);
endmodule