 // RUN: bishengir-opt -analyze-vector-layout \
 // RUN: -remove-vector-layout-attr -ave-normalize-ops -convert-hivmave-to-ave-intrin -cse %s | FileCheck %s
#map = affine_map<()[s0] -> (s0 * 12)>
#map1 = affine_map<(d0)[s0] -> (d0 + s0)>
#map2 = affine_map<()[s0] -> (s0 * 32)>
module attributes {dlti.target_system_spec = #dlti.target_system_spec<"NPU" : #hacc.target_device_spec<#dlti.dl_entry<"AI_CORE_COUNT", 32 : i32>, #dlti.dl_entry<"CUBE_CORE_COUNT", 32 : i32>, #dlti.dl_entry<"VECTOR_CORE_COUNT", 64 : i32>, #dlti.dl_entry<"UB_SIZE", 2031616 : i32>, #dlti.dl_entry<"L1_SIZE", 4194304 : i32>, #dlti.dl_entry<"L0A_SIZE", 524288 : i32>, #dlti.dl_entry<"L0B_SIZE", 524288 : i32>, #dlti.dl_entry<"L0C_SIZE", 2097152 : i32>, #dlti.dl_entry<"UB_ALIGN_SIZE", 256 : i32>, #dlti.dl_entry<"L1_ALIGN_SIZE", 256 : i32>, #dlti.dl_entry<"L0C_ALIGN_SIZE", 4096 : i32>, #dlti.dl_entry<"MINIMAL_D_CACHE_SIZE", 262144 : i32>, #dlti.dl_entry<"MAXIMUM_D_CACHE_SIZE", 983040 : i32>, #dlti.dl_entry<"ARCH", "dav-c310">>>, hacc.target = #hacc.target<"Ascend910_9589">, hivm.module_core_type = #hivm.module_core_type<AIV>} {
  // CHECK-LABEL: @sort_kernel_2d_outlined_vf_0
  func.func @sort_kernel_2d_outlined_vf_0(%arg0: memref<10x12xf8E5M2, #hivm.address_space<ub>>, %arg1: memref<10x12xf32, strided<[32, 1]>, #hivm.address_space<ub>>) attributes {hivm.func_core_type = #hivm.func_core_type<AIV>, hivm.vector_function, no_inline} {
    %c12 = arith.constant 12 : index
    %c1 = arith.constant 1 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    scf.for %arg2 = %c0 to %c10 step %c1 {
      %res, %new_true_shape = ave.hir.plt %c12 {mask_op_idx = 0 : i32} : vector<64xi1>, index
      %base_buffer, %offset, %sizes:2, %strides:2 = memref.extract_strided_metadata %arg0 : memref<10x12xf8E5M2, #hivm.address_space<ub>> -> memref<f8E5M2, #hivm.address_space<ub>>, index, index, index, index, index
      %0 = affine.apply #map()[%arg2]
      %reinterpret_cast = memref.reinterpret_cast %base_buffer to offset: [%0], sizes: [12], strides: [1] : memref<f8E5M2, #hivm.address_space<ub>> to memref<12xf8E5M2, #map1, #hivm.address_space<ub>>
      // CHECK: hivm_regbaseintrins.intr.hivm.vintlv
      // CHECK: hivm_regbaseintrins.intr.hivm.vintlv
      %res_0 = ave.hir.vload <NORM> %reinterpret_cast[%c0] {ave.unaligned_ub_access = #ave.unaligned_ub_access} : memref<12xf8E5M2, #map1, #hivm.address_space<ub>> into vector<64xf8E5M2>
      %1 = ave.hir.vextf %res_0, <part_even>, %res : vector<64xf8E5M2>, vector<64xf32>, vector<64xi1>
      %base_buffer_1, %offset_2, %sizes_3:2, %strides_4:2 = memref.extract_strided_metadata %arg1 : memref<10x12xf32, strided<[32, 1]>, #hivm.address_space<ub>> -> memref<f32, #hivm.address_space<ub>>, index, index, index, index, index
      %2 = affine.apply #map2()[%arg2]
      %reinterpret_cast_5 = memref.reinterpret_cast %base_buffer_1 to offset: [%2], sizes: [12], strides: [1] : memref<f32, #hivm.address_space<ub>> to memref<12xf32, #map1, #hivm.address_space<ub>>
      ave.hir.masked_store <NORM_B32> %reinterpret_cast_5[%c0], %res, %1 : memref<12xf32, #map1, #hivm.address_space<ub>>, vector<64xi1>, vector<64xf32>
    }
    return
  }

  // CHECK-LABEL: @sort_kernel_2d_outlined_vf_1
  func.func @sort_kernel_2d_outlined_vf_1(%arg0: memref<10x12xf32, strided<[32, 1]>, #hivm.address_space<ub>>, %arg1: memref<10x12xf8E5M2, #hivm.address_space<ub>>) attributes {hivm.func_core_type = #hivm.func_core_type<AIV>, hivm.vector_function, no_inline} {
    %c12 = arith.constant 12 : index
    %c1 = arith.constant 1 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    scf.for %arg2 = %c0 to %c10 step %c1 {
      %res, %new_true_shape = ave.hir.plt %c12 {mask_op_idx = 0 : i32} : vector<64xi1>, index
      %base_buffer, %offset, %sizes:2, %strides:2 = memref.extract_strided_metadata %arg0 : memref<10x12xf32, strided<[32, 1]>, #hivm.address_space<ub>> -> memref<f32, #hivm.address_space<ub>>, index, index, index, index, index
      %0 = affine.apply #map2()[%arg2]
      %reinterpret_cast = memref.reinterpret_cast %base_buffer to offset: [%0], sizes: [12], strides: [1] : memref<f32, #hivm.address_space<ub>> to memref<12xf32, #map1, #hivm.address_space<ub>>
      %res_0 = ave.hir.vload <NORM> %reinterpret_cast[%c0] : memref<12xf32, #map1, #hivm.address_space<ub>> into vector<64xf32>
      %1 = ave.hir.vtruncf %res_0, <round>, false, <part_even>, %res : vector<64xf32>, vector<64xf8E5M2>, vector<64xi1>
      %base_buffer_1, %offset_2, %sizes_3:2, %strides_4:2 = memref.extract_strided_metadata %arg1 : memref<10x12xf8E5M2, #hivm.address_space<ub>> -> memref<f8E5M2, #hivm.address_space<ub>>, index, index, index, index, index
      %2 = affine.apply #map()[%arg2]
      %reinterpret_cast_5 = memref.reinterpret_cast %base_buffer_1 to offset: [%2], sizes: [12], strides: [1] : memref<f8E5M2, #hivm.address_space<ub>> to memref<12xf8E5M2, #map1, #hivm.address_space<ub>>
      // CHECK: hivm_regbaseintrins.intr.hivm.vdintlv
      // CHECK: hivm_regbaseintrins.intr.hivm.vdintlv
      ave.hir.masked_store <NORM_B8> %reinterpret_cast_5[%c0], %res, %1 {ave.unaligned_ub_access = #ave.unaligned_ub_access} : memref<12xf8E5M2, #map1, #hivm.address_space<ub>>, vector<64xi1>, vector<64xf8E5M2>
    }
    return
  }

  // CHECK-LABEL:   func.func @masked_fill_kernel_self_outlined_vf_2
  // CHECK: %[[VAL_1:.*]] = "hivm_regbaseintrins.intr.hivm.vbr"(%[[VAL_2:.*]]) : (f16) -> vector<128xf16>
  // CHECK-NEXT: %[[VAL_3:.*]] = builtin.unrealized_conversion_cast %[[VAL_1]] : vector<128xf16> to vector<64xf16>
  func.func @masked_fill_kernel_self_outlined_vf_2(%arg0: memref<1024xi32, #hivm.address_space<ub>>, %arg1: memref<1024xf16, #hivm.address_space<ub>>, %arg2: f16, %arg3: memref<1024xf16, #hivm.address_space<ub>>) attributes {hivm.func_core_type = #hivm.func_core_type<AIV>, hivm.vector_function, no_inline} {
    %c0 = arith.constant 0 : index
    %c1024 = arith.constant 1024 : index
    %c64 = arith.constant 64 : index
    %c0_i32 = arith.constant 0 : i32
    %0 = ave.hir.pge <ALL> : vector<64xi1>
    %1 = ave.hir.broadcast %c0_i32, %0 : i32, vector<64xi1> -> vector<64xi32>
    %2 = ave.hir.scalar_broadcast %arg2 : f16 -> vector<64xf16>
    scf.for %arg4 = %c0 to %c1024 step %c64 {
      %base_buffer, %offset, %sizes, %strides = memref.extract_strided_metadata %arg0 : memref<1024xi32, #hivm.address_space<ub>> -> memref<i32, #hivm.address_space<ub>>, index, index, index
      %reinterpret_cast = memref.reinterpret_cast %base_buffer to offset: [%arg4], sizes: [64], strides: [1] : memref<i32, #hivm.address_space<ub>> to memref<64xi32, strided<[1], offset: ?>, #hivm.address_space<ub>>
      %base_buffer_0, %offset_1, %sizes_2, %strides_3 = memref.extract_strided_metadata %arg1 : memref<1024xf16, #hivm.address_space<ub>> -> memref<f16, #hivm.address_space<ub>>, index, index, index
      %reinterpret_cast_4 = memref.reinterpret_cast %base_buffer_0 to offset: [%arg4], sizes: [64], strides: [1] : memref<f16, #hivm.address_space<ub>> to memref<64xf16, strided<[1], offset: ?>, #hivm.address_space<ub>>
      %base_buffer_5, %offset_6, %sizes_7, %strides_8 = memref.extract_strided_metadata %arg3 : memref<1024xf16, #hivm.address_space<ub>> -> memref<f16, #hivm.address_space<ub>>, index, index, index
      %reinterpret_cast_9 = memref.reinterpret_cast %base_buffer_5 to offset: [%arg4], sizes: [64], strides: [1] : memref<f16, #hivm.address_space<ub>> to memref<64xf16, strided<[1], offset: ?>, #hivm.address_space<ub>>
      %res = ave.hir.vload <NORM> %reinterpret_cast[%c0] : memref<64xi32, strided<[1], offset: ?>, #hivm.address_space<ub>> into vector<64xi32>
      %res_10 = ave.hir.vload <NORM> %reinterpret_cast_4[%c0] : memref<64xf16, strided<[1], offset: ?>, #hivm.address_space<ub>> into vector<64xf16>
      %3 = ave.hir.pge <ALL> : vector<64xi1>
      %4 = ave.hir.vcmp <NE> %res, %1, %3 : vector<64xi32>, vector<64xi1> -> vector<64xi1>
      %5 = ave.hir.vsel %4, %2, %res_10 : vector<64xi1>, vector<64xf16>
      %6 = ave.hir.pge <ALL> : vector<64xi1>
      ave.hir.masked_store <NORM_B16> %reinterpret_cast_9[%c0], %6, %5 {hivm.is_continuous} : memref<64xf16, strided<[1], offset: ?>, #hivm.address_space<ub>>, vector<64xi1>, vector<64xf16>
    }
    return
  }

  // CHECK-LABEL: func.func @pge_normalize_all_to_half_pb16
  // CHECK: %[[PAT:.*]] = llvm.mlir.constant(12 : i32) : i32
  // CHECK: "hivm_regbaseintrins.intr.hivm.pge.b16"(%[[PAT]], %{{.*}}) {mask_bit_width = 16 : i32} : (i32, i32) -> vector<256xi1>
  func.func @pge_normalize_all_to_half_pb16(%arg0: memref<64xf16, #hivm.address_space<ub>>, %arg1: f16) attributes {hivm.func_core_type = #hivm.func_core_type<AIV>, hivm.vector_function, no_inline} {
    %c0 = arith.constant 0 : index
    %mask = ave.hir.pge <ALL> {functionType = #ave.func_dist_type<pb16>} : vector<64xi1>
    %val = ave.hir.scalar_broadcast %arg1 : f16 -> vector<64xf16>
    ave.hir.masked_store <NORM_B16> %arg0[%c0], %mask, %val : memref<64xf16, #hivm.address_space<ub>>, vector<64xi1>, vector<64xf16>
    return
  }
}
