# AXI Interconnect - Configurable Arbitration

## Overview

Module `axi_rr_interconnect_2x4` h·ªó tr·ª£ 3 thu·∫≠t to√°n arbitration c√≥ th·ªÉ c·∫•u h√¨nh th√¥ng qua parameter `ARBITRATION_MODE`.

---

## C√°c thu·∫≠t to√°n h·ªó tr·ª£

### 1. **FIXED Priority** (`ARBITRATION_MODE = "FIXED"`)

**M√¥ t·∫£:**
- Master 0 **lu√¥n ƒë∆∞·ª£c ∆∞u ti√™n** cao h∆°n Master 1
- Khi c·∫£ 2 masters ƒë·ªÅu request ‚Üí Master 0 lu√¥n ƒë∆∞·ª£c ph·ª•c v·ª• tr∆∞·ªõc
- ƒê∆°n gi·∫£n, deterministic, latency th·∫•p cho Master 0

**∆Øu ƒëi·ªÉm:**
- ‚úÖ Latency th·∫•p v√† d·ª± ƒëo√°n ƒë∆∞·ª£c cho master c√≥ priority cao
- ‚úÖ ƒê∆°n gi·∫£n, d·ªÖ debug
- ‚úÖ Ph√π h·ª£p khi c√≥ master real-time quan tr·ªçng

**Nh∆∞·ª£c ƒëi·ªÉm:**
- ‚ùå **Master 1 c√≥ th·ªÉ b·ªã starvation** n·∫øu Master 0 request li√™n t·ª•c
- ‚ùå Kh√¥ng c√¥ng b·∫±ng

**Use case:**
- Master 0 l√† real-time CPU core
- Master 1 l√† DMA ho·∫∑c peripheral controller √≠t quan tr·ªçng h∆°n

**V√≠ d·ª•:**
```systemverilog
axi_rr_interconnect_2x4 #(
    .ADDR_WIDTH(32),
    .DATA_WIDTH(32),
    .ARBITRATION_MODE("FIXED")  // Master 0 > Master 1
) u_xbar (
    // ... connections
);
```

---

### 2. **ROUND_ROBIN** (`ARBITRATION_MODE = "ROUND_ROBIN"`) - **DEFAULT**

**M√¥ t·∫£:**
- **C√¥ng b·∫±ng** gi·ªØa 2 masters
- S·ª≠ d·ª•ng bi·∫øn `wr_turn`/`rd_turn` ƒë·ªÉ track master v·ª´a ƒë∆∞·ª£c ph·ª•c v·ª•
- Khi c·∫£ 2 request ‚Üí ch·ªçn master **ch∆∞a ƒë∆∞·ª£c ph·ª•c v·ª• l·∫ßn tr∆∞·ªõc**
- Pattern: M0 ‚Üí M1 ‚Üí M0 ‚Üí M1 ‚Üí ...

**∆Øu ƒëi·ªÉm:**
- ‚úÖ **Kh√¥ng c√≥ starvation** - c·∫£ 2 masters ƒë·ªÅu ƒë∆∞·ª£c ph·ª•c v·ª• c√¥ng b·∫±ng
- ‚úÖ Fair arbitration
- ‚úÖ Ph√π h·ª£p cho h·ªá th·ªëng multi-core v·ªõi ƒë·ªô ∆∞u ti√™n ngang nhau

**Nh∆∞·ª£c ƒëi·ªÉm:**
- ‚ö†Ô∏è Latency trung b√¨nh cao h∆°n Fixed Priority
- ‚ö†Ô∏è C·∫ßn th√™m logic ƒë·ªÉ track turn pointer

**Use case:**
- 2 CPU cores v·ªõi ƒë·ªô quan tr·ªçng ngang nhau
- Multi-master system c·∫ßn fairness
- **ƒê√¢y l√† mode m·∫∑c ƒë·ªãnh** trong h·ªá th·ªëng dual RISC-V

**V√≠ d·ª•:**
```systemverilog
axi_rr_interconnect_2x4 #(
    .ADDR_WIDTH(32),
    .DATA_WIDTH(32),
    .ARBITRATION_MODE("ROUND_ROBIN")  // Fair arbitration
) u_xbar (
    // ... connections
);
```

---

### 3. **QoS-based** (`ARBITRATION_MODE = "QOS"`)

**M√¥ t·∫£:**
- **Dynamic priority** d·ª±a tr√™n gi√° tr·ªã QoS c·ªßa m·ªói transaction
- M·ªói master g·ª≠i k√®m `awqos[3:0]` / `arqos[3:0]` (4-bit priority, 0-15)
- Master c√≥ QoS **cao h∆°n** ƒë∆∞·ª£c ∆∞u ti√™n
- N·∫øu QoS **b·∫±ng nhau** ‚Üí Master 0 ƒë∆∞·ª£c ∆∞u ti√™n (tie-breaker)

**Logic:**
```
if (M0_AWQOS >= M1_AWQOS)
    ‚Üí Grant to M0
else
    ‚Üí Grant to M1
```

**∆Øu ƒëi·ªÉm:**
- ‚úÖ **Linh ho·∫°t** - priority thay ƒë·ªïi theo t·ª´ng transaction
- ‚úÖ Ph√π h·ª£p cho h·ªá th·ªëng ph·ª©c t·∫°p v·ªõi nhi·ªÅu lo·∫°i traffic
- ‚úÖ Critical transactions (QoS cao) ƒë∆∞·ª£c ∆∞u ti√™n
- ‚úÖ Best-effort traffic (QoS th·∫•p) v·∫´n ƒë∆∞·ª£c ph·ª•c v·ª• khi kh√¥ng c√≥ traffic quan tr·ªçng

**Nh∆∞·ª£c ƒëi·ªÉm:**
- ‚ö†Ô∏è Master v·ªõi QoS th·∫•p c√≥ th·ªÉ b·ªã starvation n·∫øu lu√¥n c√≥ traffic QoS cao
- ‚ö†Ô∏è Ph·ª©c t·∫°p h∆°n, c·∫ßn software/hardware config QoS tags
- ‚ö†Ô∏è C·∫ßn th√™m wiring cho QoS signals

**Use case:**
- Video streaming (QoS cao) vs. file transfer (QoS th·∫•p)
- Real-time control (QoS cao) vs. logging/debug (QoS th·∫•p)
- Mixed-criticality systems

**QoS Values (v√≠ d·ª•):**
- `4'b1111` (15) - Critical real-time traffic
- `4'b1000` (8)  - High priority
- `4'b0100` (4)  - Normal priority
- `4'b0001` (1)  - Low priority
- `4'b0000` (0)  - Best effort

**V√≠ d·ª•:**
```systemverilog
axi_rr_interconnect_2x4 #(
    .ADDR_WIDTH(32),
    .DATA_WIDTH(32),
    .ARBITRATION_MODE("QOS")  // QoS-based priority
) u_xbar (
    .ACLK(ACLK),
    .ARESETN(ARESETN),
    
    // Master 0 - Video streaming (QoS = 12)
    .M0_AWADDR(m0_awaddr),
    .M0_AWPROT(m0_awprot),
    .M0_AWQOS(4'd12),      // High priority
    .M0_AWVALID(m0_awvalid),
    .M0_AWREADY(m0_awready),
    .M0_ARQOS(4'd12),      // High priority for reads
    
    // Master 1 - File transfer (QoS = 2)
    .M1_AWADDR(m1_awaddr),
    .M1_AWPROT(m1_awprot),
    .M1_AWQOS(4'd2),       // Low priority
    .M1_AWVALID(m1_awvalid),
    .M1_AWREADY(m1_awready),
    .M1_ARQOS(4'd2),       // Low priority for reads
    
    // ... slave connections
);
```

---

## So s√°nh c√°c thu·∫≠t to√°n

| Thu·∫≠t to√°n | Fairness | Starvation? | Latency (M0) | Latency (M1) | Complexity | Dynamic Priority |
|------------|----------|-------------|--------------|--------------|------------|------------------|
| **FIXED** | ‚ùå No | ‚ö†Ô∏è Yes (M1) | ‚≠ê Very Low | ‚ö†Ô∏è High | ‚≠ê Low | ‚ùå No |
| **ROUND_ROBIN** | ‚úÖ Yes | ‚ùå No | üü° Medium | üü° Medium | üü° Medium | ‚ùå No |
| **QOS** | ‚öñÔ∏è Dynamic | ‚ö†Ô∏è Possible | üü¢ Variable | üü¢ Variable | üî¥ High | ‚úÖ Yes |

---

## C√°ch ch·ªçn thu·∫≠t to√°n ph√π h·ª£p

### Ch·ªçn **FIXED** khi:
- ‚úÖ C√≥ 1 master quan tr·ªçng h∆°n r√µ r·ªát (real-time CPU)
- ‚úÖ C·∫ßn latency th·∫•p v√† deterministic cho master 0
- ‚úÖ Master 1 c√≥ th·ªÉ ch·∫•p nh·∫≠n b·ªã delay
- ‚úÖ H·ªá th·ªëng ƒë∆°n gi·∫£n, kh√¥ng c·∫ßn fairness

### Ch·ªçn **ROUND_ROBIN** khi:
- ‚úÖ C·∫£ 2 masters c√≥ ƒë·ªô quan tr·ªçng ngang nhau
- ‚úÖ C·∫ßn fairness, kh√¥ng ch·∫•p nh·∫≠n starvation
- ‚úÖ Multi-core SMP system
- ‚úÖ **M·∫∑c ƒë·ªãnh cho h·∫ßu h·∫øt c√°c h·ªá th·ªëng**

### Ch·ªçn **QOS** khi:
- ‚úÖ C√≥ nhi·ªÅu lo·∫°i traffic v·ªõi ƒë·ªô quan tr·ªçng kh√°c nhau
- ‚úÖ C·∫ßn dynamic priority theo t·ª´ng transaction
- ‚úÖ Mixed-criticality system
- ‚úÖ Software c·∫ßn control priority runtime
- ‚úÖ Video/audio streaming c√πng v·ªõi best-effort traffic

---

## V√≠ d·ª• c·∫•u h√¨nh trong `dual_riscv_axi_system`

### 1. C·∫•u h√¨nh Round-Robin (default - hi·ªán t·∫°i):
```verilog
axi_rr_interconnect_2x4 #(
    .ADDR_WIDTH(32),
    .DATA_WIDTH(32),
    .ARBITRATION_MODE("ROUND_ROBIN")
) u_rr_xbar (
    .M0_AWQOS(4'b0000),  // Not used in RR mode
    .M1_AWQOS(4'b0000),  // Not used in RR mode
    // ...
);
```

### 2. Thay ƒë·ªïi sang Fixed Priority (SERV0 > SERV1):
```verilog
axi_rr_interconnect_2x4 #(
    .ADDR_WIDTH(32),
    .DATA_WIDTH(32),
    .ARBITRATION_MODE("FIXED")  // ‚Üê Ch·ªâ c·∫ßn thay ƒë·ªïi d√≤ng n√†y
) u_rr_xbar (
    .M0_AWQOS(4'b0000),  // Not used in FIXED mode
    .M1_AWQOS(4'b0000),  // Not used in FIXED mode
    // ...
);
```

### 3. Thay ƒë·ªïi sang QoS-based:
```verilog
// V√≠ d·ª•: SERV0 l√† real-time core (QoS=10), SERV1 l√† best-effort (QoS=2)
axi_rr_interconnect_2x4 #(
    .ADDR_WIDTH(32),
    .DATA_WIDTH(32),
    .ARBITRATION_MODE("QOS")  // ‚Üê Enable QoS mode
) u_rr_xbar (
    .M0_AWQOS(4'd10),  // ‚Üê SERV0 higher priority
    .M0_ARQOS(4'd10),
    .M1_AWQOS(4'd2),   // ‚Üê SERV1 lower priority
    .M1_ARQOS(4'd2),
    // ...
);
```

**L∆∞u √Ω:** ƒê·ªÉ QoS mode ho·∫°t ƒë·ªông ƒë·ªông (runtime changeable), b·∫°n c·∫ßn:
1. Th√™m QoS registers trong master interface
2. Software config QoS value cho m·ªói transaction
3. Connect QoS signals t·ª´ masters ƒë·∫øn interconnect

---

## Test v√† Verification

C√°c testbench trong `tb/interconnect_tb/SystemVerilog_tb/arbitration/` ƒë√£ h·ªó tr·ª£ test c·∫£ 3 modes:

1. **`Write_Arbiter_tb.sv`** - Test Fixed Priority
2. **`Write_Arbiter_RR_tb.sv`** - Test Round-Robin
3. **`Qos_Arbiter_tb.sv`** - Test QoS-based

ƒê·ªÉ test v·ªõi mode kh√°c nhau trong full interconnect:
```bash
# Compile v√† run v·ªõi parameter override
vsim -c -do "
    vlog +define+ARBITRATION_MODE=\"FIXED\" ...
    vsim -g ARBITRATION_MODE=FIXED top_tb
    run -all
"
```

---

## Performance Metrics (Example)

Gi·∫£ s·ª≠ 2 masters ƒë·ªÅu request li√™n t·ª•c:

| Mode | M0 granted | M1 granted | M0 avg latency | M1 avg latency |
|------|-----------|-----------|----------------|----------------|
| **FIXED** | 100% | 0% (starved) | 1 cycle | ‚àû |
| **ROUND_ROBIN** | 50% | 50% | 2 cycles | 2 cycles |
| **QOS** (M0=10, M1=2) | ~83% | ~17% | 1.2 cycles | 6 cycles |

---

## T√†i li·ªáu tham kh·∫£o

- **AMBA AXI4 Specification** - ARM IHI 0022E
- **AXI QoS Signaling** - Section A4.7
- **Arbitration Schemes** - Computer Architecture textbooks

---

**Author:** AXI Interconnect Project  
**Last Updated:** 2025-01-02  
**Version:** 1.0

