verilog work "a_skip_fulladder.v"
verilog work "a_n_cba.v"
