

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Thu Mar 10 19:40:55 2022

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        accel
* Solution:       solution0
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  230331|  230331|  230332|  230332|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOAD_OFF_1  |      10|      10|         2|          -|          -|     5|    no    |
        |- LOAD_W_1    |    2580|    2580|       258|          -|          -|    10|    no    |
        | + LOAD_W_2   |     256|     256|         2|          -|          -|   128|    no    |
        |- LOAD_I_1    |    2064|    2064|       258|          -|          -|     8|    no    |
        | + LOAD_I_2   |     256|     256|         2|          -|          -|   128|    no    |
        |- L1          |  225536|  225536|     28192|          -|          -|     8|    no    |
        | + L2         |   28190|   28190|      2819|          -|          -|    10|    no    |
        |  ++ L3       |    2816|    2816|        11|          -|          -|   256|    no    |
        |- STORE_O_1   |     136|     136|        17|          -|          -|     8|    no    |
        | + STORE_O_2  |      15|      15|         3|          -|          -|     5|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    537|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      5|     384|    751|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    558|
|Register         |        -|      -|     779|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      5|    1163|   1846|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |mmult_hw_CONTROL_BUS_s_axi_U  |mmult_hw_CONTROL_BUS_s_axi  |        0|      0|   36|   40|
    |mmult_hw_fadd_32nbkb_U1       |mmult_hw_fadd_32nbkb        |        0|      2|  205|  390|
    |mmult_hw_fmul_32ncud_U2       |mmult_hw_fmul_32ncud        |        0|      3|  143|  321|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        0|      5|  384|  751|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+---------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------+---------+---+----+------+-----+------+-------------+
    |in_buf_U      |mmult_hw_in_buf      |        4|  0|   0|  2048|   32|     1|        65536|
    |offset_buf_U  |mmult_hw_offset_buf  |        2|  0|   0|    10|   32|     1|          320|
    |out_buf_U     |mmult_hw_out_buf     |        2|  0|   0|    80|   32|     1|         2560|
    |weight_buf_U  |mmult_hw_weight_buf  |        8|  0|   0|  2560|   32|     1|        81920|
    +--------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                     |       16|  0|   0|  4698|  128|     4|       150336|
    +--------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_646_p2                       |     +    |      0|  0|  13|           2|           4|
    |i_2_fu_658_p2                       |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_761_p2                       |     +    |      0|  0|  13|           4|           1|
    |i_4_fu_864_p2                       |     +    |      0|  0|  13|           4|           1|
    |i_5_fu_997_p2                       |     +    |      0|  0|  13|           4|           1|
    |indvars_iv_next1_fu_713_p2          |     +    |      0|  0|  18|          11|           8|
    |indvars_iv_next6_fu_816_p2          |     +    |      0|  0|  19|          12|           8|
    |indvars_iv_next_fu_1097_p2          |     +    |      0|  0|  15|           6|           3|
    |is_idx_5_fu_767_p2                  |     +    |      0|  0|  19|          12|           8|
    |is_idx_6_fu_791_p2                  |     +    |      0|  0|  19|           1|          12|
    |j_1_fu_707_p2                       |     +    |      0|  0|  16|           2|           9|
    |j_2_fu_810_p2                       |     +    |      0|  0|  16|           2|           9|
    |j_3_fu_1091_p2                      |     +    |      0|  0|  13|           4|           2|
    |j_4_fu_918_p2                       |     +    |      0|  0|  13|           4|           1|
    |k_1_fu_961_p2                       |     +    |      0|  0|  16|           9|           1|
    |os_idx_2_fu_1003_p2                 |     +    |      0|  0|  15|           6|           3|
    |tmp_11_fu_688_p2                    |     +    |      0|  0|  18|           1|          11|
    |tmp_14_fu_698_p2                    |     +    |      0|  0|  20|          13|          13|
    |tmp_29_fu_906_p2                    |     +    |      0|  0|  15|           8|           8|
    |tmp_2_fu_610_p2                     |     +    |      0|  0|  12|           3|           1|
    |tmp_36_fu_1079_p2                   |     +    |      0|  0|  15|           6|           1|
    |tmp_37_fu_801_p2                    |     +    |      0|  0|  20|          13|          13|
    |tmp_45_fu_1033_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_47_fu_933_p2                    |     +    |      0|  0|  15|           8|           8|
    |tmp_48_fu_1049_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_49_fu_1069_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_50_fu_971_p2                    |     +    |      0|  0|  20|          13|          13|
    |tmp_51_fu_981_p2                    |     +    |      0|  0|  20|          13|          13|
    |tmp_s_fu_664_p2                     |     +    |      0|  0|  18|          11|           8|
    |in_stream_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |in_stream_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_991_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_955_p2                 |   icmp   |      0|  0|   5|           9|          10|
    |exitcond3_fu_912_p2                 |   icmp   |      0|  0|   2|           4|           4|
    |exitcond4_fu_858_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |exitcond5_fu_604_p2                 |   icmp   |      0|  0|   1|           3|           3|
    |exitcond6_fu_652_p2                 |   icmp   |      0|  0|   2|           4|           4|
    |exitcond7_fu_785_p2                 |   icmp   |      0|  0|   6|          12|          12|
    |exitcond8_fu_755_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |exitcond9_fu_682_p2                 |   icmp   |      0|  0|   6|          11|          11|
    |exitcond_fu_1039_p2                 |   icmp   |      0|  0|   3|           6|           6|
    |in_stream_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |last_assign_fu_1085_p2              |   icmp   |      0|  0|   3|           6|           6|
    |out_stream_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |out_stream_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_state24                    |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_737_p2                    |    or    |      0|  0|   8|           8|           1|
    |tmp_25_fu_840_p2                    |    or    |      0|  0|   8|           8|           1|
    |tmp_32_fu_1059_p2                   |    or    |      0|  0|   4|           4|           1|
    |tmp_8_fu_635_p2                     |    or    |      0|  0|   4|           4|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 537|         304|         270|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  129|         28|    1|         28|
    |i1_reg_378                    |    9|          2|    4|          8|
    |i2_reg_435                    |    9|          2|    4|          8|
    |i4_reg_480                    |    9|          2|    4|          8|
    |i6_reg_549                    |    9|          2|    4|          8|
    |i_reg_343                     |    9|          2|    4|          8|
    |in_buf_address0               |   15|          3|   11|         33|
    |in_stream_TDATA_blk_n         |    9|          2|    1|          2|
    |in_stream_data_V_0_data_out   |    9|          2|   64|        128|
    |in_stream_data_V_0_state      |   15|          3|    2|          6|
    |in_stream_dest_V_0_state      |   15|          3|    2|          6|
    |indvars_iv1_reg_366           |    9|          2|   11|         22|
    |indvars_iv5_reg_423           |    9|          2|   12|         24|
    |indvars_iv_reg_525            |    9|          2|    6|         12|
    |is_idx_1_reg_390              |    9|          2|   11|         22|
    |is_idx_2_reg_413              |    9|          2|   11|         22|
    |is_idx_3_reg_447              |    9|          2|   12|         24|
    |is_idx_4_reg_470              |    9|          2|   12|         24|
    |is_idx_reg_355                |    9|          2|    3|          6|
    |j3_reg_459                    |    9|          2|    9|         18|
    |j5_reg_491                    |    9|          2|    4|          8|
    |j7_reg_570                    |    9|          2|    4|          8|
    |j_reg_402                     |    9|          2|    9|         18|
    |k_reg_503                     |    9|          2|    9|         18|
    |offset_buf_address0           |   15|          3|    4|         12|
    |os_idx_1_reg_560              |    9|          2|    6|         12|
    |os_idx_reg_537                |    9|          2|    6|         12|
    |out_buf_address0              |   15|          3|    7|         21|
    |out_stream_TDATA_blk_n        |    9|          2|    1|          2|
    |out_stream_data_V_1_data_out  |    9|          2|   64|        128|
    |out_stream_data_V_1_state     |   15|          3|    2|          6|
    |out_stream_dest_V_1_state     |   15|          3|    2|          6|
    |out_stream_id_V_1_state       |   15|          3|    2|          6|
    |out_stream_keep_V_1_state     |   15|          3|    2|          6|
    |out_stream_last_V_1_data_out  |    9|          2|    1|          2|
    |out_stream_last_V_1_state     |   15|          3|    2|          6|
    |out_stream_strb_V_1_state     |   15|          3|    2|          6|
    |out_stream_user_V_1_state     |   15|          3|    2|          6|
    |tmp1_reg_514                  |    9|          2|   32|         64|
    |weight_buf_address0           |   15|          3|   12|         36|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  558|        119|  361|        800|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  27|   0|   27|          0|
    |i1_reg_378                     |   4|   0|    4|          0|
    |i2_reg_435                     |   4|   0|    4|          0|
    |i4_reg_480                     |   4|   0|    4|          0|
    |i6_reg_549                     |   4|   0|    4|          0|
    |i_2_reg_1136                   |   4|   0|    4|          0|
    |i_3_reg_1182                   |   4|   0|    4|          0|
    |i_4_reg_1228                   |   4|   0|    4|          0|
    |i_5_reg_1312                   |   4|   0|    4|          0|
    |i_reg_343                      |   4|   0|    4|          0|
    |in_buf_load_reg_1289           |  32|   0|   32|          0|
    |in_stream_data_V_0_payload_A   |  64|   0|   64|          0|
    |in_stream_data_V_0_payload_B   |  64|   0|   64|          0|
    |in_stream_data_V_0_sel_rd      |   1|   0|    1|          0|
    |in_stream_data_V_0_sel_wr      |   1|   0|    1|          0|
    |in_stream_data_V_0_state       |   2|   0|    2|          0|
    |in_stream_dest_V_0_state       |   2|   0|    2|          0|
    |indvars_iv1_reg_366            |  11|   0|   11|          0|
    |indvars_iv5_reg_423            |  12|   0|   12|          0|
    |indvars_iv_reg_525             |   6|   0|    6|          0|
    |is_idx_1_reg_390               |  11|   0|   11|          0|
    |is_idx_2_reg_413               |  11|   0|   11|          0|
    |is_idx_3_reg_447               |  12|   0|   12|          0|
    |is_idx_4_reg_470               |  12|   0|   12|          0|
    |is_idx_5_reg_1187              |  12|   0|   12|          0|
    |is_idx_6_reg_1200              |  12|   0|   12|          0|
    |is_idx_reg_355                 |   3|   0|    3|          0|
    |j3_reg_459                     |   9|   0|    9|          0|
    |j5_reg_491                     |   4|   0|    4|          0|
    |j7_reg_570                     |   4|   0|    4|          0|
    |j_1_reg_1169                   |   9|   0|    9|          0|
    |j_2_reg_1215                   |   9|   0|    9|          0|
    |j_3_reg_1351                   |   4|   0|    4|          0|
    |j_4_reg_1246                   |   4|   0|    4|          0|
    |j_reg_402                      |   9|   0|    9|          0|
    |k_1_reg_1274                   |   9|   0|    9|          0|
    |k_reg_503                      |   9|   0|    9|          0|
    |last_assign_reg_1346           |   1|   0|    1|          0|
    |os_idx_1_reg_560               |   6|   0|    6|          0|
    |os_idx_2_reg_1317              |   6|   0|    6|          0|
    |os_idx_reg_537                 |   6|   0|    6|          0|
    |out_buf_addr_2_reg_1251        |   7|   0|    7|          0|
    |out_stream_data_V_1_payload_A  |  64|   0|   64|          0|
    |out_stream_data_V_1_payload_B  |  64|   0|   64|          0|
    |out_stream_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_data_V_1_state      |   2|   0|    2|          0|
    |out_stream_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_dest_V_1_state      |   2|   0|    2|          0|
    |out_stream_id_V_1_sel_rd       |   1|   0|    1|          0|
    |out_stream_id_V_1_state        |   2|   0|    2|          0|
    |out_stream_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_keep_V_1_state      |   2|   0|    2|          0|
    |out_stream_last_V_1_payload_A  |   1|   0|    1|          0|
    |out_stream_last_V_1_payload_B  |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_last_V_1_state      |   2|   0|    2|          0|
    |out_stream_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_strb_V_1_state      |   2|   0|    2|          0|
    |out_stream_user_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_user_V_1_state      |   2|   0|    2|          0|
    |tmp1_reg_514                   |  32|   0|   32|          0|
    |tmp_11_reg_1154                |  11|   0|   11|          0|
    |tmp_14_cast_reg_1192           |   4|   0|   13|          9|
    |tmp_14_reg_1159                |  13|   0|   13|          0|
    |tmp_18_reg_1164                |   8|   0|    8|          0|
    |tmp_27_cast_reg_1233           |   4|   0|   13|          9|
    |tmp_29_reg_1238                |   7|   0|    8|          1|
    |tmp_2_reg_1123                 |   3|   0|    3|          0|
    |tmp_36_reg_1341                |   6|   0|    6|          0|
    |tmp_37_reg_1205                |  13|   0|   13|          0|
    |tmp_38_reg_1299                |  32|   0|   32|          0|
    |tmp_40_reg_1210                |   8|   0|    8|          0|
    |tmp_45_reg_1322                |   7|   0|    8|          1|
    |tmp_50_cast_reg_1261           |   4|   0|   13|          9|
    |tmp_5_cast_reg_1146            |   4|   0|   13|          9|
    |tmp_s_reg_1141                 |  11|   0|   11|          0|
    |weight_buf_load_reg_1294       |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 779|   0|  817|         38|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    4|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    4|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |    CONTROL_BUS    |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |      mmult_hw     | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      mmult_hw     | return value |
|interrupt                  | out |    1| ap_ctrl_hs |      mmult_hw     | return value |
|in_stream_TDATA            |  in |   64|    axis    |  in_stream_data_V |    pointer   |
|in_stream_TVALID           |  in |    1|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TREADY           | out |    1|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TDEST            |  in |    5|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TKEEP            |  in |    8|    axis    |  in_stream_keep_V |    pointer   |
|in_stream_TSTRB            |  in |    8|    axis    |  in_stream_strb_V |    pointer   |
|in_stream_TUSER            |  in |    4|    axis    |  in_stream_user_V |    pointer   |
|in_stream_TLAST            |  in |    1|    axis    |  in_stream_last_V |    pointer   |
|in_stream_TID              |  in |    5|    axis    |   in_stream_id_V  |    pointer   |
|out_stream_TDATA           | out |   64|    axis    | out_stream_data_V |    pointer   |
|out_stream_TVALID          | out |    1|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TREADY          |  in |    1|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TDEST           | out |    5|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TKEEP           | out |    8|    axis    | out_stream_keep_V |    pointer   |
|out_stream_TSTRB           | out |    8|    axis    | out_stream_strb_V |    pointer   |
|out_stream_TUSER           | out |    4|    axis    | out_stream_user_V |    pointer   |
|out_stream_TLAST           | out |    1|    axis    | out_stream_last_V |    pointer   |
|out_stream_TID             | out |    5|    axis    |  out_stream_id_V  |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	4  / (exitcond5)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond6)
	7  / (exitcond6)
5 --> 
	6  / (!exitcond9)
	4  / (exitcond9)
6 --> 
	5  / true
7 --> 
	8  / (!exitcond8)
	10  / (exitcond8)
8 --> 
	9  / (!exitcond7)
	7  / (exitcond7)
9 --> 
	8  / true
10 --> 
	11  / (!exitcond4)
	24  / (exitcond4)
11 --> 
	12  / (!exitcond3)
	10  / (exitcond3)
12 --> 
	13  / true
13 --> 
	14  / (!exitcond2)
	11  / (exitcond2)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	13  / true
24 --> 
	25  / (!exitcond1)
25 --> 
	26  / (!exitcond)
	24  / (exitcond)
26 --> 
	27  / true
27 --> 
	25  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: StgValue_28 (15)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_stream_data_V), !map !49

ST_1: StgValue_29 (16)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_keep_V), !map !55

ST_1: StgValue_30 (17)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_strb_V), !map !59

ST_1: StgValue_31 (18)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_user_V), !map !63

ST_1: StgValue_32 (19)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_last_V), !map !67

ST_1: StgValue_33 (20)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_id_V), !map !71

ST_1: StgValue_34 (21)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_dest_V), !map !75

ST_1: StgValue_35 (22)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_data_V), !map !79

ST_1: StgValue_36 (23)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_keep_V), !map !85

ST_1: StgValue_37 (24)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_strb_V), !map !89

ST_1: StgValue_38 (25)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_user_V), !map !93

ST_1: StgValue_39 (26)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_last_V), !map !97

ST_1: StgValue_40 (27)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_id_V), !map !101

ST_1: StgValue_41 (28)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_dest_V), !map !105

ST_1: StgValue_42 (29)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @mmult_hw_str) nounwind

ST_1: offset_buf (30)  [1/1] 2.32ns  loc: ./mmult_float.cpp:28
:15  %offset_buf = alloca [10 x float], align 16

ST_1: weight_buf (31)  [1/1] 3.25ns  loc: ./mmult_float.cpp:29
:16  %weight_buf = alloca [2560 x float], align 4

ST_1: in_buf (32)  [1/1] 3.25ns  loc: ./mmult_float.cpp:30
:17  %in_buf = alloca [2048 x float], align 4

ST_1: out_buf (33)  [1/1] 3.25ns  loc: ./mmult_float.cpp:31
:18  %out_buf = alloca [80 x float], align 4

ST_1: StgValue_47 (34)  [1/1] 0.00ns  loc: ./mmult_float.cpp:10
:19  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_48 (35)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_data_V, i8* %in_stream_keep_V, i8* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_49 (36)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_data_V, i8* %out_stream_keep_V, i8* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_50 (37)  [1/1] 1.77ns  loc: ./mmult_float.cpp:38
:22  br label %1


 <State 2>: 2.53ns
ST_2: i (39)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

ST_2: is_idx (40)  [1/1] 0.00ns  loc: ./mmult_float.cpp:39
:1  %is_idx = phi i3 [ 0, %0 ], [ %tmp_2, %2 ]

ST_2: exitcond5 (41)  [1/1] 2.07ns  loc: ./mmult_float.cpp:38
:2  %exitcond5 = icmp eq i3 %is_idx, -3

ST_2: empty (42)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_2: tmp_2 (43)  [1/1] 2.53ns  loc: ./mmult_float.cpp:39
:4  %tmp_2 = add i3 %is_idx, 1

ST_2: StgValue_56 (44)  [1/1] 0.00ns  loc: ./mmult_float.cpp:38
:5  br i1 %exitcond5, label %.preheader18.preheader, label %2

ST_2: empty_5 (47)  [2/2] 0.00ns
:1  %empty_5 = call { i64, i8, i8, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i4P.i1P.i5P.i5P(i64* %in_stream_data_V, i8* %in_stream_keep_V, i8* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)

ST_2: StgValue_58 (63)  [1/1] 1.77ns  loc: ./mmult_float.cpp:45
.preheader18.preheader:0  br label %.preheader18


 <State 3>: 2.62ns
ST_3: StgValue_59 (46)  [1/1] 0.00ns  loc: ./mmult_float.cpp:38
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

ST_3: empty_5 (47)  [1/2] 0.00ns
:1  %empty_5 = call { i64, i8, i8, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i4P.i1P.i5P.i5P(i64* %in_stream_data_V, i8* %in_stream_keep_V, i8* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)

ST_3: ret (48)  [1/1] 0.00ns
:2  %ret = extractvalue { i64, i8, i8, i4, i1, i5, i5 } %empty_5, 0

ST_3: tmp_5 (49)  [1/1] 0.00ns
:3  %tmp_5 = trunc i64 %ret to i32

ST_3: bitcast1 (50)  [1/1] 0.00ns
:4  %bitcast1 = bitcast i32 %tmp_5 to float

ST_3: tmp_4 (51)  [1/1] 0.00ns  loc: ./mmult_float.cpp:40
:5  %tmp_4 = zext i4 %i to i64

ST_3: offset_buf_addr (52)  [1/1] 0.00ns  loc: ./mmult_float.cpp:40
:6  %offset_buf_addr = getelementptr inbounds [10 x float]* %offset_buf, i64 0, i64 %tmp_4

ST_3: StgValue_66 (53)  [1/1] 2.32ns  loc: ./mmult_float.cpp:40
:7  store float %bitcast1, float* %offset_buf_addr, align 8

ST_3: tmp_6 (54)  [1/1] 0.00ns
:8  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret, i32 32, i32 63)

ST_3: tmp_7 (55)  [1/1] 0.00ns
:9  %tmp_7 = bitcast i32 %tmp_6 to float

ST_3: tmp_8 (56)  [1/1] 0.00ns  loc: ./mmult_float.cpp:41
:10  %tmp_8 = or i4 %i, 1

ST_3: tmp_9 (57)  [1/1] 0.00ns  loc: ./mmult_float.cpp:41
:11  %tmp_9 = zext i4 %tmp_8 to i64

ST_3: offset_buf_addr_1 (58)  [1/1] 0.00ns  loc: ./mmult_float.cpp:41
:12  %offset_buf_addr_1 = getelementptr inbounds [10 x float]* %offset_buf, i64 0, i64 %tmp_9

ST_3: StgValue_72 (59)  [1/1] 2.32ns  loc: ./mmult_float.cpp:41
:13  store float %tmp_7, float* %offset_buf_addr_1, align 4

ST_3: i_1 (60)  [1/1] 2.62ns  loc: ./mmult_float.cpp:38
:14  %i_1 = add i4 2, %i

ST_3: StgValue_74 (61)  [1/1] 0.00ns  loc: ./mmult_float.cpp:38
:15  br label %1


 <State 4>: 3.10ns
ST_4: indvars_iv1 (65)  [1/1] 0.00ns  loc: ./mmult_float.cpp:45
.preheader18:0  %indvars_iv1 = phi i11 [ %indvars_iv_next1, %6 ], [ 133, %.preheader18.preheader ]

ST_4: i1 (66)  [1/1] 0.00ns
.preheader18:1  %i1 = phi i4 [ %i_2, %6 ], [ 0, %.preheader18.preheader ]

ST_4: is_idx_1 (67)  [1/1] 0.00ns  loc: ./mmult_float.cpp:48
.preheader18:2  %is_idx_1 = phi i11 [ %tmp_s, %6 ], [ 5, %.preheader18.preheader ]

ST_4: exitcond6 (68)  [1/1] 3.10ns  loc: ./mmult_float.cpp:45
.preheader18:3  %exitcond6 = icmp eq i4 %i1, -6

ST_4: empty_6 (69)  [1/1] 0.00ns
.preheader18:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_4: i_2 (70)  [1/1] 2.62ns  loc: ./mmult_float.cpp:45
.preheader18:5  %i_2 = add i4 %i1, 1

ST_4: StgValue_81 (71)  [1/1] 0.00ns  loc: ./mmult_float.cpp:45
.preheader18:6  br i1 %exitcond6, label %.preheader17.preheader, label %3

ST_4: StgValue_82 (73)  [1/1] 0.00ns  loc: ./mmult_float.cpp:45
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind

ST_4: tmp_3 (74)  [1/1] 0.00ns  loc: ./mmult_float.cpp:45
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str6)

ST_4: tmp_s (75)  [1/1] 2.86ns  loc: ./mmult_float.cpp:48
:2  %tmp_s = add i11 %is_idx_1, 128

ST_4: tmp_1 (76)  [1/1] 0.00ns  loc: ./mmult_float.cpp:45
:3  %tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i1, i8 0)

ST_4: tmp_5_cast (77)  [1/1] 0.00ns  loc: ./mmult_float.cpp:46
:4  %tmp_5_cast = zext i12 %tmp_1 to i13

ST_4: StgValue_87 (78)  [1/1] 1.77ns  loc: ./mmult_float.cpp:46
:5  br label %4

ST_4: StgValue_88 (112)  [1/1] 1.77ns  loc: ./mmult_float.cpp:56
.preheader17.preheader:0  br label %.preheader17


 <State 5>: 2.94ns
ST_5: j (80)  [1/1] 0.00ns
:0  %j = phi i9 [ 0, %3 ], [ %j_1, %5 ]

ST_5: is_idx_2 (81)  [1/1] 0.00ns  loc: ./mmult_float.cpp:48
:1  %is_idx_2 = phi i11 [ %is_idx_1, %3 ], [ %tmp_11, %5 ]

ST_5: exitcond9 (82)  [1/1] 2.94ns  loc: ./mmult_float.cpp:46
:2  %exitcond9 = icmp eq i11 %is_idx_2, %indvars_iv1

ST_5: empty_7 (83)  [1/1] 0.00ns
:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_5: StgValue_93 (84)  [1/1] 0.00ns  loc: ./mmult_float.cpp:46
:4  br i1 %exitcond9, label %6, label %5

ST_5: tmp_11 (87)  [1/1] 2.86ns  loc: ./mmult_float.cpp:48
:1  %tmp_11 = add i11 1, %is_idx_2

ST_5: empty_8 (88)  [2/2] 0.00ns
:2  %empty_8 = call { i64, i8, i8, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i4P.i1P.i5P.i5P(i64* %in_stream_data_V, i8* %in_stream_keep_V, i8* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)

ST_5: tmp_13_cast (92)  [1/1] 0.00ns  loc: ./mmult_float.cpp:49
:6  %tmp_13_cast = zext i9 %j to i13

ST_5: tmp_14 (93)  [1/1] 2.88ns  loc: ./mmult_float.cpp:49
:7  %tmp_14 = add i13 %tmp_13_cast, %tmp_5_cast

ST_5: tmp_18 (99)  [1/1] 0.00ns  loc: ./mmult_float.cpp:46
:13  %tmp_18 = trunc i9 %j to i8

ST_5: j_1 (105)  [1/1] 2.82ns  loc: ./mmult_float.cpp:46
:19  %j_1 = add i9 2, %j

ST_5: empty_9 (108)  [1/1] 0.00ns  loc: ./mmult_float.cpp:52
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str6, i32 %tmp_3)

ST_5: indvars_iv_next1 (109)  [1/1] 2.86ns  loc: ./mmult_float.cpp:45
:1  %indvars_iv_next1 = add i11 %indvars_iv1, 128

ST_5: StgValue_102 (110)  [1/1] 0.00ns  loc: ./mmult_float.cpp:45
:2  br label %.preheader18


 <State 6>: 3.25ns
ST_6: StgValue_103 (86)  [1/1] 0.00ns  loc: ./mmult_float.cpp:46
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind

ST_6: empty_8 (88)  [1/2] 0.00ns
:2  %empty_8 = call { i64, i8, i8, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i4P.i1P.i5P.i5P(i64* %in_stream_data_V, i8* %in_stream_keep_V, i8* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)

ST_6: ret_1 (89)  [1/1] 0.00ns
:3  %ret_1 = extractvalue { i64, i8, i8, i4, i1, i5, i5 } %empty_8, 0

ST_6: tmp_13 (90)  [1/1] 0.00ns
:4  %tmp_13 = trunc i64 %ret_1 to i32

ST_6: bitcast2 (91)  [1/1] 0.00ns
:5  %bitcast2 = bitcast i32 %tmp_13 to float

ST_6: tmp_18_cast (94)  [1/1] 0.00ns  loc: ./mmult_float.cpp:49
:8  %tmp_18_cast = zext i13 %tmp_14 to i64

ST_6: weight_buf_addr (95)  [1/1] 0.00ns  loc: ./mmult_float.cpp:49
:9  %weight_buf_addr = getelementptr [2560 x float]* %weight_buf, i64 0, i64 %tmp_18_cast

ST_6: StgValue_110 (96)  [1/1] 3.25ns  loc: ./mmult_float.cpp:49
:10  store float %bitcast2, float* %weight_buf_addr, align 8

ST_6: tmp_15 (97)  [1/1] 0.00ns
:11  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret_1, i32 32, i32 63)

ST_6: tmp_16 (98)  [1/1] 0.00ns
:12  %tmp_16 = bitcast i32 %tmp_15 to float

ST_6: tmp_17 (100)  [1/1] 0.00ns  loc: ./mmult_float.cpp:50
:14  %tmp_17 = or i8 %tmp_18, 1

ST_6: tmp_19 (101)  [1/1] 0.00ns  loc: ./mmult_float.cpp:45
:15  %tmp_19 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i1, i8 %tmp_17)

ST_6: tmp_21 (102)  [1/1] 0.00ns  loc: ./mmult_float.cpp:50
:16  %tmp_21 = zext i12 %tmp_19 to i64

ST_6: weight_buf_addr_1 (103)  [1/1] 0.00ns  loc: ./mmult_float.cpp:50
:17  %weight_buf_addr_1 = getelementptr [2560 x float]* %weight_buf, i64 0, i64 %tmp_21

ST_6: StgValue_117 (104)  [1/1] 3.25ns  loc: ./mmult_float.cpp:50
:18  store float %tmp_16, float* %weight_buf_addr_1, align 4

ST_6: StgValue_118 (106)  [1/1] 0.00ns  loc: ./mmult_float.cpp:46
:20  br label %4


 <State 7>: 3.10ns
ST_7: indvars_iv5 (114)  [1/1] 0.00ns  loc: ./mmult_float.cpp:56
.preheader17:0  %indvars_iv5 = phi i12 [ %indvars_iv_next6, %10 ], [ 1413, %.preheader17.preheader ]

ST_7: i2 (115)  [1/1] 0.00ns
.preheader17:1  %i2 = phi i4 [ %i_3, %10 ], [ 0, %.preheader17.preheader ]

ST_7: is_idx_3 (116)  [1/1] 0.00ns
.preheader17:2  %is_idx_3 = phi i12 [ %is_idx_5, %10 ], [ 1285, %.preheader17.preheader ]

ST_7: exitcond8 (117)  [1/1] 3.10ns  loc: ./mmult_float.cpp:56
.preheader17:3  %exitcond8 = icmp eq i4 %i2, -8

ST_7: empty_10 (118)  [1/1] 0.00ns
.preheader17:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_7: i_3 (119)  [1/1] 2.62ns  loc: ./mmult_float.cpp:56
.preheader17:5  %i_3 = add i4 %i2, 1

ST_7: StgValue_125 (120)  [1/1] 0.00ns  loc: ./mmult_float.cpp:56
.preheader17:6  br i1 %exitcond8, label %.preheader16.preheader, label %7

ST_7: StgValue_126 (122)  [1/1] 0.00ns  loc: ./mmult_float.cpp:56
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind

ST_7: tmp_10 (123)  [1/1] 0.00ns  loc: ./mmult_float.cpp:56
:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8)

ST_7: is_idx_5 (124)  [1/1] 2.88ns  loc: ./mmult_float.cpp:39
:2  %is_idx_5 = add i12 %is_idx_3, 128

ST_7: tmp_12 (125)  [1/1] 0.00ns  loc: ./mmult_float.cpp:56
:3  %tmp_12 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i2, i8 0)

ST_7: tmp_14_cast (126)  [1/1] 0.00ns  loc: ./mmult_float.cpp:57
:4  %tmp_14_cast = zext i12 %tmp_12 to i13

ST_7: StgValue_131 (127)  [1/1] 1.77ns  loc: ./mmult_float.cpp:57
:5  br label %8

ST_7: StgValue_132 (161)  [1/1] 1.77ns  loc: ./mmult_float.cpp:66
.preheader16.preheader:0  br label %.preheader16


 <State 8>: 2.94ns
ST_8: j3 (129)  [1/1] 0.00ns
:0  %j3 = phi i9 [ 0, %7 ], [ %j_2, %9 ]

ST_8: is_idx_4 (130)  [1/1] 0.00ns
:1  %is_idx_4 = phi i12 [ %is_idx_3, %7 ], [ %is_idx_6, %9 ]

ST_8: exitcond7 (131)  [1/1] 2.94ns  loc: ./mmult_float.cpp:57
:2  %exitcond7 = icmp eq i12 %is_idx_4, %indvars_iv5

ST_8: empty_11 (132)  [1/1] 0.00ns
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_8: StgValue_137 (133)  [1/1] 0.00ns  loc: ./mmult_float.cpp:57
:4  br i1 %exitcond7, label %10, label %9

ST_8: is_idx_6 (136)  [1/1] 2.88ns  loc: ./mmult_float.cpp:59
:1  %is_idx_6 = add i12 1, %is_idx_4

ST_8: empty_12 (137)  [2/2] 0.00ns
:2  %empty_12 = call { i64, i8, i8, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i4P.i1P.i5P.i5P(i64* %in_stream_data_V, i8* %in_stream_keep_V, i8* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)

ST_8: tmp_21_cast (141)  [1/1] 0.00ns  loc: ./mmult_float.cpp:60
:6  %tmp_21_cast = zext i9 %j3 to i13

ST_8: tmp_37 (142)  [1/1] 2.88ns  loc: ./mmult_float.cpp:60
:7  %tmp_37 = add i13 %tmp_21_cast, %tmp_14_cast

ST_8: tmp_40 (148)  [1/1] 0.00ns  loc: ./mmult_float.cpp:57
:13  %tmp_40 = trunc i9 %j3 to i8

ST_8: j_2 (154)  [1/1] 2.82ns  loc: ./mmult_float.cpp:57
:19  %j_2 = add i9 2, %j3

ST_8: empty_13 (157)  [1/1] 0.00ns  loc: ./mmult_float.cpp:63
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp_10)

ST_8: indvars_iv_next6 (158)  [1/1] 2.88ns  loc: ./mmult_float.cpp:56
:1  %indvars_iv_next6 = add i12 %indvars_iv5, 128

ST_8: StgValue_146 (159)  [1/1] 0.00ns  loc: ./mmult_float.cpp:56
:2  br label %.preheader17


 <State 9>: 3.25ns
ST_9: StgValue_147 (135)  [1/1] 0.00ns  loc: ./mmult_float.cpp:57
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind

ST_9: empty_12 (137)  [1/2] 0.00ns
:2  %empty_12 = call { i64, i8, i8, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i4P.i1P.i5P.i5P(i64* %in_stream_data_V, i8* %in_stream_keep_V, i8* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)

ST_9: ret_2 (138)  [1/1] 0.00ns
:3  %ret_2 = extractvalue { i64, i8, i8, i4, i1, i5, i5 } %empty_12, 0

ST_9: tmp_33 (139)  [1/1] 0.00ns
:4  %tmp_33 = trunc i64 %ret_2 to i32

ST_9: bitcast (140)  [1/1] 0.00ns
:5  %bitcast = bitcast i32 %tmp_33 to float

ST_9: tmp_43_cast (143)  [1/1] 0.00ns  loc: ./mmult_float.cpp:60
:8  %tmp_43_cast = zext i13 %tmp_37 to i64

ST_9: in_buf_addr (144)  [1/1] 0.00ns  loc: ./mmult_float.cpp:60
:9  %in_buf_addr = getelementptr [2048 x float]* %in_buf, i64 0, i64 %tmp_43_cast

ST_9: StgValue_154 (145)  [1/1] 3.25ns  loc: ./mmult_float.cpp:60
:10  store float %bitcast, float* %in_buf_addr, align 8

ST_9: tmp_23 (146)  [1/1] 0.00ns
:11  %tmp_23 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret_2, i32 32, i32 63)

ST_9: tmp_24 (147)  [1/1] 0.00ns
:12  %tmp_24 = bitcast i32 %tmp_23 to float

ST_9: tmp_25 (149)  [1/1] 0.00ns  loc: ./mmult_float.cpp:61
:14  %tmp_25 = or i8 %tmp_40, 1

ST_9: tmp_41 (150)  [1/1] 0.00ns  loc: ./mmult_float.cpp:56
:15  %tmp_41 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i2, i8 %tmp_25)

ST_9: tmp_42 (151)  [1/1] 0.00ns  loc: ./mmult_float.cpp:61
:16  %tmp_42 = zext i12 %tmp_41 to i64

ST_9: in_buf_addr_1 (152)  [1/1] 0.00ns  loc: ./mmult_float.cpp:61
:17  %in_buf_addr_1 = getelementptr [2048 x float]* %in_buf, i64 0, i64 %tmp_42

ST_9: StgValue_161 (153)  [1/1] 3.25ns  loc: ./mmult_float.cpp:61
:18  store float %tmp_24, float* %in_buf_addr_1, align 4

ST_9: StgValue_162 (155)  [1/1] 0.00ns  loc: ./mmult_float.cpp:57
:20  br label %8


 <State 10>: 3.10ns
ST_10: i4 (163)  [1/1] 0.00ns
.preheader16:0  %i4 = phi i4 [ %i_4, %17 ], [ 0, %.preheader16.preheader ]

ST_10: exitcond4 (164)  [1/1] 3.10ns  loc: ./mmult_float.cpp:66
.preheader16:1  %exitcond4 = icmp eq i4 %i4, -8

ST_10: empty_14 (165)  [1/1] 0.00ns
.preheader16:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_10: i_4 (166)  [1/1] 2.62ns  loc: ./mmult_float.cpp:66
.preheader16:3  %i_4 = add i4 %i4, 1

ST_10: StgValue_167 (167)  [1/1] 0.00ns  loc: ./mmult_float.cpp:66
.preheader16:4  br i1 %exitcond4, label %.preheader.preheader, label %11

ST_10: StgValue_168 (169)  [1/1] 0.00ns  loc: ./mmult_float.cpp:66
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind

ST_10: tmp_20 (170)  [1/1] 0.00ns  loc: ./mmult_float.cpp:66
:1  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str10)

ST_10: tmp_22 (171)  [1/1] 0.00ns  loc: ./mmult_float.cpp:66
:2  %tmp_22 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i4, i8 0)

ST_10: tmp_27_cast (172)  [1/1] 0.00ns  loc: ./mmult_float.cpp:66
:3  %tmp_27_cast = zext i12 %tmp_22 to i13

ST_10: tmp_26 (173)  [1/1] 0.00ns  loc: ./mmult_float.cpp:66
:4  %tmp_26 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i4, i3 0)

ST_10: p_shl_cast (174)  [1/1] 0.00ns  loc: ./mmult_float.cpp:66
:5  %p_shl_cast = zext i7 %tmp_26 to i8

ST_10: tmp_27 (175)  [1/1] 0.00ns  loc: ./mmult_float.cpp:66
:6  %tmp_27 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i4, i1 false)

ST_10: p_shl1_cast (176)  [1/1] 0.00ns  loc: ./mmult_float.cpp:74
:7  %p_shl1_cast = zext i5 %tmp_27 to i8

ST_10: tmp_29 (177)  [1/1] 2.75ns  loc: ./mmult_float.cpp:74
:8  %tmp_29 = add i8 %p_shl1_cast, %p_shl_cast

ST_10: StgValue_177 (178)  [1/1] 1.77ns  loc: ./mmult_float.cpp:68
:9  br label %12

ST_10: StgValue_178 (227)  [1/1] 1.77ns  loc: ./mmult_float.cpp:79
.preheader.preheader:0  br label %.preheader


 <State 11>: 3.10ns
ST_11: j5 (180)  [1/1] 0.00ns
:0  %j5 = phi i4 [ 0, %11 ], [ %j_4, %16 ]

ST_11: exitcond3 (181)  [1/1] 3.10ns  loc: ./mmult_float.cpp:68
:1  %exitcond3 = icmp eq i4 %j5, -6

ST_11: empty_15 (182)  [1/1] 0.00ns
:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_11: j_4 (183)  [1/1] 2.62ns  loc: ./mmult_float.cpp:68
:3  %j_4 = add i4 %j5, 1

ST_11: StgValue_183 (184)  [1/1] 0.00ns  loc: ./mmult_float.cpp:68
:4  br i1 %exitcond3, label %17, label %13

ST_11: tmp_28 (188)  [1/1] 0.00ns  loc: ./mmult_float.cpp:70
:2  %tmp_28 = zext i4 %j5 to i64

ST_11: tmp_28_cast (189)  [1/1] 0.00ns  loc: ./mmult_float.cpp:68
:3  %tmp_28_cast = zext i4 %j5 to i8

ST_11: tmp_47 (192)  [1/1] 2.80ns  loc: ./mmult_float.cpp:74
:6  %tmp_47 = add i8 %tmp_28_cast, %tmp_29

ST_11: tmp_51_cast (193)  [1/1] 0.00ns  loc: ./mmult_float.cpp:74
:7  %tmp_51_cast = zext i8 %tmp_47 to i64

ST_11: out_buf_addr_2 (194)  [1/1] 0.00ns  loc: ./mmult_float.cpp:74
:8  %out_buf_addr_2 = getelementptr [80 x float]* %out_buf, i64 0, i64 %tmp_51_cast

ST_11: offset_buf_addr_2 (195)  [1/1] 0.00ns  loc: ./mmult_float.cpp:70
:9  %offset_buf_addr_2 = getelementptr inbounds [10 x float]* %offset_buf, i64 0, i64 %tmp_28

ST_11: tmp (196)  [2/2] 2.32ns  loc: ./mmult_float.cpp:70
:10  %tmp = load float* %offset_buf_addr_2, align 4

ST_11: empty_18 (224)  [1/1] 0.00ns  loc: ./mmult_float.cpp:76
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str10, i32 %tmp_20)

ST_11: StgValue_192 (225)  [1/1] 0.00ns  loc: ./mmult_float.cpp:66
:1  br label %.preheader16


 <State 12>: 4.09ns
ST_12: StgValue_193 (186)  [1/1] 0.00ns  loc: ./mmult_float.cpp:68
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str11) nounwind

ST_12: tmp_35 (187)  [1/1] 0.00ns  loc: ./mmult_float.cpp:68
:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str11)

ST_12: tmp_46 (190)  [1/1] 0.00ns  loc: ./mmult_float.cpp:68
:4  %tmp_46 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %j5, i8 0)

ST_12: tmp_50_cast (191)  [1/1] 0.00ns  loc: ./mmult_float.cpp:74
:5  %tmp_50_cast = zext i12 %tmp_46 to i13

ST_12: tmp (196)  [1/2] 2.32ns  loc: ./mmult_float.cpp:70
:10  %tmp = load float* %offset_buf_addr_2, align 4

ST_12: StgValue_198 (197)  [1/1] 1.77ns  loc: ./mmult_float.cpp:71
:11  br label %14


 <State 13>: 6.13ns
ST_13: k (199)  [1/1] 0.00ns
:0  %k = phi i9 [ 0, %13 ], [ %k_1, %15 ]

ST_13: tmp1 (200)  [1/1] 0.00ns
:1  %tmp1 = phi float [ %tmp, %13 ], [ %tmp_39, %15 ]

ST_13: exitcond2 (201)  [1/1] 3.02ns  loc: ./mmult_float.cpp:71
:2  %exitcond2 = icmp eq i9 %k, -256

ST_13: empty_16 (202)  [1/1] 0.00ns
:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_13: k_1 (203)  [1/1] 2.82ns  loc: ./mmult_float.cpp:71
:4  %k_1 = add i9 %k, 1

ST_13: StgValue_204 (204)  [1/1] 0.00ns  loc: ./mmult_float.cpp:71
:5  br i1 %exitcond2, label %16, label %15

ST_13: tmp_37_cast (207)  [1/1] 0.00ns  loc: ./mmult_float.cpp:72
:1  %tmp_37_cast = zext i9 %k to i13

ST_13: tmp_50 (208)  [1/1] 2.88ns  loc: ./mmult_float.cpp:72
:2  %tmp_50 = add i13 %tmp_50_cast, %tmp_37_cast

ST_13: tmp_54_cast (209)  [1/1] 0.00ns  loc: ./mmult_float.cpp:72
:3  %tmp_54_cast = zext i13 %tmp_50 to i64

ST_13: weight_buf_addr_2 (210)  [1/1] 0.00ns  loc: ./mmult_float.cpp:72
:4  %weight_buf_addr_2 = getelementptr [2560 x float]* %weight_buf, i64 0, i64 %tmp_54_cast

ST_13: tmp_51 (211)  [1/1] 2.88ns  loc: ./mmult_float.cpp:72
:5  %tmp_51 = add i13 %tmp_27_cast, %tmp_37_cast

ST_13: tmp_55_cast (212)  [1/1] 0.00ns  loc: ./mmult_float.cpp:72
:6  %tmp_55_cast = zext i13 %tmp_51 to i64

ST_13: in_buf_addr_2 (213)  [1/1] 0.00ns  loc: ./mmult_float.cpp:72
:7  %in_buf_addr_2 = getelementptr [2048 x float]* %in_buf, i64 0, i64 %tmp_55_cast

ST_13: in_buf_load (214)  [2/2] 3.25ns  loc: ./mmult_float.cpp:72
:8  %in_buf_load = load float* %in_buf_addr_2, align 4

ST_13: weight_buf_load (215)  [2/2] 3.25ns  loc: ./mmult_float.cpp:72
:9  %weight_buf_load = load float* %weight_buf_addr_2, align 4

ST_13: StgValue_214 (220)  [1/1] 3.25ns  loc: ./mmult_float.cpp:74
:0  store float %tmp1, float* %out_buf_addr_2, align 4

ST_13: empty_17 (221)  [1/1] 0.00ns  loc: ./mmult_float.cpp:75
:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str11, i32 %tmp_35)

ST_13: StgValue_216 (222)  [1/1] 0.00ns  loc: ./mmult_float.cpp:68
:2  br label %12


 <State 14>: 3.25ns
ST_14: in_buf_load (214)  [1/2] 3.25ns  loc: ./mmult_float.cpp:72
:8  %in_buf_load = load float* %in_buf_addr_2, align 4

ST_14: weight_buf_load (215)  [1/2] 3.25ns  loc: ./mmult_float.cpp:72
:9  %weight_buf_load = load float* %weight_buf_addr_2, align 4


 <State 15>: 5.70ns
ST_15: tmp_38 (216)  [4/4] 5.70ns  loc: ./mmult_float.cpp:72
:10  %tmp_38 = fmul float %in_buf_load, %weight_buf_load


 <State 16>: 5.70ns
ST_16: tmp_38 (216)  [3/4] 5.70ns  loc: ./mmult_float.cpp:72
:10  %tmp_38 = fmul float %in_buf_load, %weight_buf_load


 <State 17>: 5.70ns
ST_17: tmp_38 (216)  [2/4] 5.70ns  loc: ./mmult_float.cpp:72
:10  %tmp_38 = fmul float %in_buf_load, %weight_buf_load


 <State 18>: 5.70ns
ST_18: tmp_38 (216)  [1/4] 5.70ns  loc: ./mmult_float.cpp:72
:10  %tmp_38 = fmul float %in_buf_load, %weight_buf_load


 <State 19>: 7.26ns
ST_19: tmp_39 (217)  [5/5] 7.26ns  loc: ./mmult_float.cpp:72
:11  %tmp_39 = fadd float %tmp1, %tmp_38


 <State 20>: 7.26ns
ST_20: tmp_39 (217)  [4/5] 7.26ns  loc: ./mmult_float.cpp:72
:11  %tmp_39 = fadd float %tmp1, %tmp_38


 <State 21>: 7.26ns
ST_21: tmp_39 (217)  [3/5] 7.26ns  loc: ./mmult_float.cpp:72
:11  %tmp_39 = fadd float %tmp1, %tmp_38


 <State 22>: 7.26ns
ST_22: tmp_39 (217)  [2/5] 7.26ns  loc: ./mmult_float.cpp:72
:11  %tmp_39 = fadd float %tmp1, %tmp_38


 <State 23>: 7.26ns
ST_23: StgValue_227 (206)  [1/1] 0.00ns  loc: ./mmult_float.cpp:71
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str12) nounwind

ST_23: tmp_39 (217)  [1/5] 7.26ns  loc: ./mmult_float.cpp:72
:11  %tmp_39 = fadd float %tmp1, %tmp_38

ST_23: StgValue_229 (218)  [1/1] 0.00ns  loc: ./mmult_float.cpp:71
:12  br label %14


 <State 24>: 3.10ns
ST_24: indvars_iv (229)  [1/1] 0.00ns  loc: ./mmult_float.cpp:79
.preheader:0  %indvars_iv = phi i6 [ %indvars_iv_next, %21 ], [ 5, %.preheader.preheader ]

ST_24: os_idx (230)  [1/1] 0.00ns
.preheader:1  %os_idx = phi i6 [ %os_idx_2, %21 ], [ 0, %.preheader.preheader ]

ST_24: i6 (231)  [1/1] 0.00ns
.preheader:2  %i6 = phi i4 [ %i_5, %21 ], [ 0, %.preheader.preheader ]

ST_24: exitcond1 (232)  [1/1] 3.10ns  loc: ./mmult_float.cpp:79
.preheader:3  %exitcond1 = icmp eq i4 %i6, -8

ST_24: empty_19 (233)  [1/1] 0.00ns
.preheader:4  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_24: i_5 (234)  [1/1] 2.62ns  loc: ./mmult_float.cpp:79
.preheader:5  %i_5 = add i4 %i6, 1

ST_24: StgValue_236 (235)  [1/1] 0.00ns  loc: ./mmult_float.cpp:79
.preheader:6  br i1 %exitcond1, label %22, label %18

ST_24: StgValue_237 (237)  [1/1] 0.00ns  loc: ./mmult_float.cpp:79
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str13) nounwind

ST_24: tmp_31 (238)  [1/1] 0.00ns  loc: ./mmult_float.cpp:79
:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str13)

ST_24: os_idx_2 (239)  [1/1] 2.71ns  loc: ./mmult_float.cpp:84
:2  %os_idx_2 = add i6 %os_idx, 5

ST_24: tmp_43 (240)  [1/1] 0.00ns  loc: ./mmult_float.cpp:79
:3  %tmp_43 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i6, i3 0)

ST_24: p_shl2_cast (241)  [1/1] 0.00ns  loc: ./mmult_float.cpp:79
:4  %p_shl2_cast = zext i7 %tmp_43 to i8

ST_24: tmp_44 (242)  [1/1] 0.00ns  loc: ./mmult_float.cpp:79
:5  %tmp_44 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i6, i1 false)

ST_24: p_shl3_cast (243)  [1/1] 0.00ns  loc: ./mmult_float.cpp:82
:6  %p_shl3_cast = zext i5 %tmp_44 to i8

ST_24: tmp_45 (244)  [1/1] 2.75ns  loc: ./mmult_float.cpp:82
:7  %tmp_45 = add i8 %p_shl3_cast, %p_shl2_cast

ST_24: StgValue_245 (245)  [1/1] 1.77ns  loc: ./mmult_float.cpp:80
:8  br label %19

ST_24: StgValue_246 (278)  [1/1] 0.00ns  loc: ./mmult_float.cpp:87
:0  ret void


 <State 25>: 6.59ns
ST_25: os_idx_1 (247)  [1/1] 0.00ns  loc: ./mmult_float.cpp:84
:0  %os_idx_1 = phi i6 [ %os_idx, %18 ], [ %tmp_36, %20 ]

ST_25: j7 (248)  [1/1] 0.00ns
:1  %j7 = phi i4 [ 0, %18 ], [ %j_3, %20 ]

ST_25: exitcond (249)  [1/1] 3.88ns  loc: ./mmult_float.cpp:80
:2  %exitcond = icmp eq i6 %os_idx_1, %indvars_iv

ST_25: empty_20 (250)  [1/1] 0.00ns
:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_25: StgValue_251 (251)  [1/1] 0.00ns  loc: ./mmult_float.cpp:80
:4  br i1 %exitcond, label %21, label %20

ST_25: tmp_29_cast (254)  [1/1] 0.00ns  loc: ./mmult_float.cpp:82
:1  %tmp_29_cast = zext i4 %j7 to i8

ST_25: tmp_48 (255)  [1/1] 2.80ns  loc: ./mmult_float.cpp:82
:2  %tmp_48 = add i8 %tmp_45, %tmp_29_cast

ST_25: tmp_52_cast (256)  [1/1] 0.00ns  loc: ./mmult_float.cpp:82
:3  %tmp_52_cast = zext i8 %tmp_48 to i64

ST_25: out_buf_addr (257)  [1/1] 0.00ns  loc: ./mmult_float.cpp:82
:4  %out_buf_addr = getelementptr [80 x float]* %out_buf, i64 0, i64 %tmp_52_cast

ST_25: out_buf_load (258)  [2/2] 3.25ns  loc: ./mmult_float.cpp:82
:5  %out_buf_load = load float* %out_buf_addr, align 8

ST_25: tmp_32 (260)  [1/1] 0.00ns  loc: ./mmult_float.cpp:83 (grouped into LUT with out node tmp_49)
:7  %tmp_32 = or i4 %j7, 1

ST_25: tmp_33_cast (261)  [1/1] 0.00ns  loc: ./mmult_float.cpp:83 (grouped into LUT with out node tmp_49)
:8  %tmp_33_cast = zext i4 %tmp_32 to i8

ST_25: tmp_49 (262)  [1/1] 2.80ns  loc: ./mmult_float.cpp:83 (out node of the LUT)
:9  %tmp_49 = add i8 %tmp_45, %tmp_33_cast

ST_25: tmp_53_cast (263)  [1/1] 0.00ns  loc: ./mmult_float.cpp:83
:10  %tmp_53_cast = zext i8 %tmp_49 to i64

ST_25: out_buf_addr_1 (264)  [1/1] 0.00ns  loc: ./mmult_float.cpp:83
:11  %out_buf_addr_1 = getelementptr [80 x float]* %out_buf, i64 0, i64 %tmp_53_cast

ST_25: out_buf_load_1 (265)  [2/2] 3.25ns  loc: ./mmult_float.cpp:83
:12  %out_buf_load_1 = load float* %out_buf_addr_1, align 4

ST_25: tmp_36 (268)  [1/1] 2.71ns  loc: ./mmult_float.cpp:84
:15  %tmp_36 = add i6 %os_idx_1, 1

ST_25: last_assign (269)  [1/1] 3.88ns  loc: ./mmult_float.cpp:84
:16  %last_assign = icmp eq i6 %tmp_36, -24

ST_25: j_3 (271)  [1/1] 2.62ns  loc: ./mmult_float.cpp:80
:18  %j_3 = add i4 %j7, 2

ST_25: empty_21 (274)  [1/1] 0.00ns  loc: ./mmult_float.cpp:86
:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str13, i32 %tmp_31)

ST_25: indvars_iv_next (275)  [1/1] 2.71ns  loc: ./mmult_float.cpp:79
:1  %indvars_iv_next = add i6 %indvars_iv, 5

ST_25: StgValue_268 (276)  [1/1] 0.00ns  loc: ./mmult_float.cpp:79
:2  br label %.preheader


 <State 26>: 3.25ns
ST_26: out_buf_load (258)  [1/2] 3.25ns  loc: ./mmult_float.cpp:82
:5  %out_buf_load = load float* %out_buf_addr, align 8

ST_26: tmp_30 (259)  [1/1] 0.00ns  loc: ./mmult_float.cpp:82
:6  %tmp_30 = bitcast float %out_buf_load to i32

ST_26: out_buf_load_1 (265)  [1/2] 3.25ns  loc: ./mmult_float.cpp:83
:12  %out_buf_load_1 = load float* %out_buf_addr_1, align 4

ST_26: tmp_34 (266)  [1/1] 0.00ns  loc: ./mmult_float.cpp:83
:13  %tmp_34 = bitcast float %out_buf_load_1 to i32

ST_26: converter (267)  [1/1] 0.00ns  loc: ./mmult_float.cpp:83
:14  %converter = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_34, i32 %tmp_30)

ST_26: StgValue_274 (270)  [2/2] 0.00ns  loc: ./mmult_float.cpp:83
:17  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i4P.i1P.i5P.i5P(i64* %out_stream_data_V, i8* %out_stream_keep_V, i8* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, i64 %converter, i8 -1, i8 -1, i4 0, i1 %last_assign, i5 0, i5 0)


 <State 27>: 0.00ns
ST_27: StgValue_275 (253)  [1/1] 0.00ns  loc: ./mmult_float.cpp:80
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind

ST_27: StgValue_276 (270)  [1/2] 0.00ns  loc: ./mmult_float.cpp:83
:17  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i4P.i1P.i5P.i5P(i64* %out_stream_data_V, i8* %out_stream_keep_V, i8* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, i64 %converter, i8 -1, i8 -1, i4 0, i1 %last_assign, i5 0, i5 0)

ST_27: StgValue_277 (272)  [1/1] 0.00ns  loc: ./mmult_float.cpp:80
:19  br label %19



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_28       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_29       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_30       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_31       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_32       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_33       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_34       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_35       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_36       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_37       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_38       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_39       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_40       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_41       (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_42       (spectopmodule    ) [ 0000000000000000000000000000]
offset_buf        (alloca           ) [ 0011111111111111111111110000]
weight_buf        (alloca           ) [ 0011111111111111111111110000]
in_buf            (alloca           ) [ 0011111111111111111111110000]
out_buf           (alloca           ) [ 0011111111111111111111111111]
StgValue_47       (specinterface    ) [ 0000000000000000000000000000]
StgValue_48       (specinterface    ) [ 0000000000000000000000000000]
StgValue_49       (specinterface    ) [ 0000000000000000000000000000]
StgValue_50       (br               ) [ 0111000000000000000000000000]
i                 (phi              ) [ 0011000000000000000000000000]
is_idx            (phi              ) [ 0010000000000000000000000000]
exitcond5         (icmp             ) [ 0011000000000000000000000000]
empty             (speclooptripcount) [ 0000000000000000000000000000]
tmp_2             (add              ) [ 0111000000000000000000000000]
StgValue_56       (br               ) [ 0000000000000000000000000000]
StgValue_58       (br               ) [ 0011111000000000000000000000]
StgValue_59       (specloopname     ) [ 0000000000000000000000000000]
empty_5           (read             ) [ 0000000000000000000000000000]
ret               (extractvalue     ) [ 0000000000000000000000000000]
tmp_5             (trunc            ) [ 0000000000000000000000000000]
bitcast1          (bitcast          ) [ 0000000000000000000000000000]
tmp_4             (zext             ) [ 0000000000000000000000000000]
offset_buf_addr   (getelementptr    ) [ 0000000000000000000000000000]
StgValue_66       (store            ) [ 0000000000000000000000000000]
tmp_6             (partselect       ) [ 0000000000000000000000000000]
tmp_7             (bitcast          ) [ 0000000000000000000000000000]
tmp_8             (or               ) [ 0000000000000000000000000000]
tmp_9             (zext             ) [ 0000000000000000000000000000]
offset_buf_addr_1 (getelementptr    ) [ 0000000000000000000000000000]
StgValue_72       (store            ) [ 0000000000000000000000000000]
i_1               (add              ) [ 0111000000000000000000000000]
StgValue_74       (br               ) [ 0111000000000000000000000000]
indvars_iv1       (phi              ) [ 0000111000000000000000000000]
i1                (phi              ) [ 0000101000000000000000000000]
is_idx_1          (phi              ) [ 0000111000000000000000000000]
exitcond6         (icmp             ) [ 0000111000000000000000000000]
empty_6           (speclooptripcount) [ 0000000000000000000000000000]
i_2               (add              ) [ 0010111000000000000000000000]
StgValue_81       (br               ) [ 0000000000000000000000000000]
StgValue_82       (specloopname     ) [ 0000000000000000000000000000]
tmp_3             (specregionbegin  ) [ 0000011000000000000000000000]
tmp_s             (add              ) [ 0010111000000000000000000000]
tmp_1             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_5_cast        (zext             ) [ 0000011000000000000000000000]
StgValue_87       (br               ) [ 0000111000000000000000000000]
StgValue_88       (br               ) [ 0000111111000000000000000000]
j                 (phi              ) [ 0000010000000000000000000000]
is_idx_2          (phi              ) [ 0000010000000000000000000000]
exitcond9         (icmp             ) [ 0000111000000000000000000000]
empty_7           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_93       (br               ) [ 0000000000000000000000000000]
tmp_11            (add              ) [ 0000111000000000000000000000]
tmp_13_cast       (zext             ) [ 0000000000000000000000000000]
tmp_14            (add              ) [ 0000001000000000000000000000]
tmp_18            (trunc            ) [ 0000001000000000000000000000]
j_1               (add              ) [ 0000111000000000000000000000]
empty_9           (specregionend    ) [ 0000000000000000000000000000]
indvars_iv_next1  (add              ) [ 0010111000000000000000000000]
StgValue_102      (br               ) [ 0010111000000000000000000000]
StgValue_103      (specloopname     ) [ 0000000000000000000000000000]
empty_8           (read             ) [ 0000000000000000000000000000]
ret_1             (extractvalue     ) [ 0000000000000000000000000000]
tmp_13            (trunc            ) [ 0000000000000000000000000000]
bitcast2          (bitcast          ) [ 0000000000000000000000000000]
tmp_18_cast       (zext             ) [ 0000000000000000000000000000]
weight_buf_addr   (getelementptr    ) [ 0000000000000000000000000000]
StgValue_110      (store            ) [ 0000000000000000000000000000]
tmp_15            (partselect       ) [ 0000000000000000000000000000]
tmp_16            (bitcast          ) [ 0000000000000000000000000000]
tmp_17            (or               ) [ 0000000000000000000000000000]
tmp_19            (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_21            (zext             ) [ 0000000000000000000000000000]
weight_buf_addr_1 (getelementptr    ) [ 0000000000000000000000000000]
StgValue_117      (store            ) [ 0000000000000000000000000000]
StgValue_118      (br               ) [ 0000111000000000000000000000]
indvars_iv5       (phi              ) [ 0000000111000000000000000000]
i2                (phi              ) [ 0000000101000000000000000000]
is_idx_3          (phi              ) [ 0000000111000000000000000000]
exitcond8         (icmp             ) [ 0000000111000000000000000000]
empty_10          (speclooptripcount) [ 0000000000000000000000000000]
i_3               (add              ) [ 0000100111000000000000000000]
StgValue_125      (br               ) [ 0000000000000000000000000000]
StgValue_126      (specloopname     ) [ 0000000000000000000000000000]
tmp_10            (specregionbegin  ) [ 0000000011000000000000000000]
is_idx_5          (add              ) [ 0000100111000000000000000000]
tmp_12            (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_14_cast       (zext             ) [ 0000000011000000000000000000]
StgValue_131      (br               ) [ 0000000111000000000000000000]
StgValue_132      (br               ) [ 0000000111111111111111110000]
j3                (phi              ) [ 0000000010000000000000000000]
is_idx_4          (phi              ) [ 0000000010000000000000000000]
exitcond7         (icmp             ) [ 0000000111000000000000000000]
empty_11          (speclooptripcount) [ 0000000000000000000000000000]
StgValue_137      (br               ) [ 0000000000000000000000000000]
is_idx_6          (add              ) [ 0000000111000000000000000000]
tmp_21_cast       (zext             ) [ 0000000000000000000000000000]
tmp_37            (add              ) [ 0000000001000000000000000000]
tmp_40            (trunc            ) [ 0000000001000000000000000000]
j_2               (add              ) [ 0000000111000000000000000000]
empty_13          (specregionend    ) [ 0000000000000000000000000000]
indvars_iv_next6  (add              ) [ 0000100111000000000000000000]
StgValue_146      (br               ) [ 0000100111000000000000000000]
StgValue_147      (specloopname     ) [ 0000000000000000000000000000]
empty_12          (read             ) [ 0000000000000000000000000000]
ret_2             (extractvalue     ) [ 0000000000000000000000000000]
tmp_33            (trunc            ) [ 0000000000000000000000000000]
bitcast           (bitcast          ) [ 0000000000000000000000000000]
tmp_43_cast       (zext             ) [ 0000000000000000000000000000]
in_buf_addr       (getelementptr    ) [ 0000000000000000000000000000]
StgValue_154      (store            ) [ 0000000000000000000000000000]
tmp_23            (partselect       ) [ 0000000000000000000000000000]
tmp_24            (bitcast          ) [ 0000000000000000000000000000]
tmp_25            (or               ) [ 0000000000000000000000000000]
tmp_41            (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_42            (zext             ) [ 0000000000000000000000000000]
in_buf_addr_1     (getelementptr    ) [ 0000000000000000000000000000]
StgValue_161      (store            ) [ 0000000000000000000000000000]
StgValue_162      (br               ) [ 0000000111000000000000000000]
i4                (phi              ) [ 0000000000100000000000000000]
exitcond4         (icmp             ) [ 0000000000111111111111110000]
empty_14          (speclooptripcount) [ 0000000000000000000000000000]
i_4               (add              ) [ 0000000100111111111111110000]
StgValue_167      (br               ) [ 0000000000000000000000000000]
StgValue_168      (specloopname     ) [ 0000000000000000000000000000]
tmp_20            (specregionbegin  ) [ 0000000000011111111111110000]
tmp_22            (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_27_cast       (zext             ) [ 0000000000011111111111110000]
tmp_26            (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl_cast        (zext             ) [ 0000000000000000000000000000]
tmp_27            (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl1_cast       (zext             ) [ 0000000000000000000000000000]
tmp_29            (add              ) [ 0000000000011111111111110000]
StgValue_177      (br               ) [ 0000000000111111111111110000]
StgValue_178      (br               ) [ 0000000000111111111111111111]
j5                (phi              ) [ 0000000000011000000000000000]
exitcond3         (icmp             ) [ 0000000000111111111111110000]
empty_15          (speclooptripcount) [ 0000000000000000000000000000]
j_4               (add              ) [ 0000000000111111111111110000]
StgValue_183      (br               ) [ 0000000000000000000000000000]
tmp_28            (zext             ) [ 0000000000000000000000000000]
tmp_28_cast       (zext             ) [ 0000000000000000000000000000]
tmp_47            (add              ) [ 0000000000000000000000000000]
tmp_51_cast       (zext             ) [ 0000000000000000000000000000]
out_buf_addr_2    (getelementptr    ) [ 0000000000001111111111110000]
offset_buf_addr_2 (getelementptr    ) [ 0000000000001000000000000000]
empty_18          (specregionend    ) [ 0000000000000000000000000000]
StgValue_192      (br               ) [ 0000000100111111111111110000]
StgValue_193      (specloopname     ) [ 0000000000000000000000000000]
tmp_35            (specregionbegin  ) [ 0000000000000111111111110000]
tmp_46            (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_50_cast       (zext             ) [ 0000000000000111111111110000]
tmp               (load             ) [ 0000000000111111111111110000]
StgValue_198      (br               ) [ 0000000000111111111111110000]
k                 (phi              ) [ 0000000000000100000000000000]
tmp1              (phi              ) [ 0000000000000111111111110000]
exitcond2         (icmp             ) [ 0000000000111111111111110000]
empty_16          (speclooptripcount) [ 0000000000000000000000000000]
k_1               (add              ) [ 0000000000111111111111110000]
StgValue_204      (br               ) [ 0000000000000000000000000000]
tmp_37_cast       (zext             ) [ 0000000000000000000000000000]
tmp_50            (add              ) [ 0000000000000000000000000000]
tmp_54_cast       (zext             ) [ 0000000000000000000000000000]
weight_buf_addr_2 (getelementptr    ) [ 0000000000000010000000000000]
tmp_51            (add              ) [ 0000000000000000000000000000]
tmp_55_cast       (zext             ) [ 0000000000000000000000000000]
in_buf_addr_2     (getelementptr    ) [ 0000000000000010000000000000]
StgValue_214      (store            ) [ 0000000000000000000000000000]
empty_17          (specregionend    ) [ 0000000000000000000000000000]
StgValue_216      (br               ) [ 0000000000111111111111110000]
in_buf_load       (load             ) [ 0000000000000001111000000000]
weight_buf_load   (load             ) [ 0000000000000001111000000000]
tmp_38            (fmul             ) [ 0000000000000000000111110000]
StgValue_227      (specloopname     ) [ 0000000000000000000000000000]
tmp_39            (fadd             ) [ 0000000000111111111111110000]
StgValue_229      (br               ) [ 0000000000111111111111110000]
indvars_iv        (phi              ) [ 0000000000000000000000001111]
os_idx            (phi              ) [ 0000000000000000000000001111]
i6                (phi              ) [ 0000000000000000000000001000]
exitcond1         (icmp             ) [ 0000000000000000000000001111]
empty_19          (speclooptripcount) [ 0000000000000000000000000000]
i_5               (add              ) [ 0000000000100000000000001111]
StgValue_236      (br               ) [ 0000000000000000000000000000]
StgValue_237      (specloopname     ) [ 0000000000000000000000000000]
tmp_31            (specregionbegin  ) [ 0000000000000000000000000111]
os_idx_2          (add              ) [ 0000000000100000000000001111]
tmp_43            (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl2_cast       (zext             ) [ 0000000000000000000000000000]
tmp_44            (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl3_cast       (zext             ) [ 0000000000000000000000000000]
tmp_45            (add              ) [ 0000000000000000000000000111]
StgValue_245      (br               ) [ 0000000000000000000000001111]
StgValue_246      (ret              ) [ 0000000000000000000000000000]
os_idx_1          (phi              ) [ 0000000000000000000000000100]
j7                (phi              ) [ 0000000000000000000000000100]
exitcond          (icmp             ) [ 0000000000000000000000001111]
empty_20          (speclooptripcount) [ 0000000000000000000000000000]
StgValue_251      (br               ) [ 0000000000000000000000000000]
tmp_29_cast       (zext             ) [ 0000000000000000000000000000]
tmp_48            (add              ) [ 0000000000000000000000000000]
tmp_52_cast       (zext             ) [ 0000000000000000000000000000]
out_buf_addr      (getelementptr    ) [ 0000000000000000000000000010]
tmp_32            (or               ) [ 0000000000000000000000000000]
tmp_33_cast       (zext             ) [ 0000000000000000000000000000]
tmp_49            (add              ) [ 0000000000000000000000000000]
tmp_53_cast       (zext             ) [ 0000000000000000000000000000]
out_buf_addr_1    (getelementptr    ) [ 0000000000000000000000000010]
tmp_36            (add              ) [ 0000000000000000000000001111]
last_assign       (icmp             ) [ 0000000000000000000000000011]
j_3               (add              ) [ 0000000000000000000000001111]
empty_21          (specregionend    ) [ 0000000000000000000000000000]
indvars_iv_next   (add              ) [ 0000000000100000000000001111]
StgValue_268      (br               ) [ 0000000000100000000000001111]
out_buf_load      (load             ) [ 0000000000000000000000000000]
tmp_30            (bitcast          ) [ 0000000000000000000000000000]
out_buf_load_1    (load             ) [ 0000000000000000000000000000]
tmp_34            (bitcast          ) [ 0000000000000000000000000000]
converter         (bitconcatenate   ) [ 0000000000000000000000000001]
StgValue_275      (specloopname     ) [ 0000000000000000000000000000]
StgValue_276      (write            ) [ 0000000000000000000000000000]
StgValue_277      (br               ) [ 0000000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmult_hw_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="offset_buf_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="offset_buf/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="weight_buf_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buf/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="in_buf_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_buf/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="out_buf_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_buf/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="95" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="0" index="3" bw="8" slack="0"/>
<pin id="189" dir="0" index="4" bw="4" slack="0"/>
<pin id="190" dir="0" index="5" bw="1" slack="0"/>
<pin id="191" dir="0" index="6" bw="5" slack="0"/>
<pin id="192" dir="0" index="7" bw="5" slack="0"/>
<pin id="193" dir="1" index="8" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_8/5 empty_12/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="0" index="3" bw="8" slack="0"/>
<pin id="207" dir="0" index="4" bw="4" slack="0"/>
<pin id="208" dir="0" index="5" bw="1" slack="0"/>
<pin id="209" dir="0" index="6" bw="5" slack="0"/>
<pin id="210" dir="0" index="7" bw="5" slack="0"/>
<pin id="211" dir="0" index="8" bw="64" slack="0"/>
<pin id="212" dir="0" index="9" bw="1" slack="0"/>
<pin id="213" dir="0" index="10" bw="1" slack="0"/>
<pin id="214" dir="0" index="11" bw="1" slack="0"/>
<pin id="215" dir="0" index="12" bw="1" slack="1"/>
<pin id="216" dir="0" index="13" bw="1" slack="0"/>
<pin id="217" dir="0" index="14" bw="1" slack="0"/>
<pin id="218" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_274/26 "/>
</bind>
</comp>

<comp id="232" class="1004" name="offset_buf_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offset_buf_addr/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="3" bw="4" slack="0"/>
<pin id="250" dir="0" index="4" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
<pin id="251" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_66/3 StgValue_72/3 tmp/11 "/>
</bind>
</comp>

<comp id="243" class="1004" name="offset_buf_addr_1_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offset_buf_addr_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="weight_buf_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="13" slack="0"/>
<pin id="257" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="3" bw="12" slack="0"/>
<pin id="271" dir="0" index="4" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
<pin id="272" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_110/6 StgValue_117/6 weight_buf_load/13 "/>
</bind>
</comp>

<comp id="264" class="1004" name="weight_buf_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="12" slack="0"/>
<pin id="268" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_1/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="in_buf_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="13" slack="0"/>
<pin id="278" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_buf_addr/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="3" bw="11" slack="0"/>
<pin id="292" dir="0" index="4" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
<pin id="293" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_154/9 StgValue_161/9 in_buf_load/13 "/>
</bind>
</comp>

<comp id="285" class="1004" name="in_buf_addr_1_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="12" slack="0"/>
<pin id="289" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_buf_addr_1/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="out_buf_addr_2_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_addr_2/11 "/>
</bind>
</comp>

<comp id="301" class="1004" name="offset_buf_addr_2_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="4" slack="0"/>
<pin id="305" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offset_buf_addr_2/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="weight_buf_addr_2_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="13" slack="0"/>
<pin id="312" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_2/13 "/>
</bind>
</comp>

<comp id="314" class="1004" name="in_buf_addr_2_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="13" slack="0"/>
<pin id="318" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_buf_addr_2/13 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
<pin id="341" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_214/13 out_buf_load/25 out_buf_load_1/25 "/>
</bind>
</comp>

<comp id="326" class="1004" name="out_buf_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="8" slack="0"/>
<pin id="330" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_addr/25 "/>
</bind>
</comp>

<comp id="333" class="1004" name="out_buf_addr_1_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="8" slack="0"/>
<pin id="337" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_addr_1/25 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="1"/>
<pin id="345" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="i_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="4" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="is_idx_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="1"/>
<pin id="357" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="is_idx (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="is_idx_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_idx/2 "/>
</bind>
</comp>

<comp id="366" class="1005" name="indvars_iv1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="1"/>
<pin id="368" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="indvars_iv1_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="9" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/4 "/>
</bind>
</comp>

<comp id="378" class="1005" name="i1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="i1_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="1" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/4 "/>
</bind>
</comp>

<comp id="390" class="1005" name="is_idx_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="1"/>
<pin id="392" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="is_idx_1 (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="is_idx_1_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="0"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="4" slack="1"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_idx_1/4 "/>
</bind>
</comp>

<comp id="402" class="1005" name="j_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="1"/>
<pin id="404" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="j_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="9" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="413" class="1005" name="is_idx_2_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="415" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opset="is_idx_2 (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="is_idx_2_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="11" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_idx_2/5 "/>
</bind>
</comp>

<comp id="423" class="1005" name="indvars_iv5_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="1"/>
<pin id="425" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv5 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="indvars_iv5_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="12" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="12" slack="1"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv5/7 "/>
</bind>
</comp>

<comp id="435" class="1005" name="i2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="1"/>
<pin id="437" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="i2_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="1" slack="1"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/7 "/>
</bind>
</comp>

<comp id="447" class="1005" name="is_idx_3_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="1"/>
<pin id="449" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="is_idx_3 (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="is_idx_3_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="12" slack="0"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="12" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_idx_3/7 "/>
</bind>
</comp>

<comp id="459" class="1005" name="j3_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="1"/>
<pin id="461" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j3 (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="j3_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="9" slack="0"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3/8 "/>
</bind>
</comp>

<comp id="470" class="1005" name="is_idx_4_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="472" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opset="is_idx_4 (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="is_idx_4_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="12" slack="1"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="12" slack="0"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_idx_4/8 "/>
</bind>
</comp>

<comp id="480" class="1005" name="i4_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="1"/>
<pin id="482" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="i4_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="1" slack="1"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/10 "/>
</bind>
</comp>

<comp id="491" class="1005" name="j5_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="1"/>
<pin id="493" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j5 (phireg) "/>
</bind>
</comp>

<comp id="495" class="1004" name="j5_phi_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="4" slack="0"/>
<pin id="499" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5/11 "/>
</bind>
</comp>

<comp id="503" class="1005" name="k_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="1"/>
<pin id="505" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="507" class="1004" name="k_phi_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="9" slack="0"/>
<pin id="511" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/13 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="6"/>
<pin id="516" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp1 (phireg) "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp1_phi_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="32" slack="1"/>
<pin id="521" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp1/13 "/>
</bind>
</comp>

<comp id="525" class="1005" name="indvars_iv_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="1"/>
<pin id="527" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="indvars_iv_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="1"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="4" slack="1"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/24 "/>
</bind>
</comp>

<comp id="537" class="1005" name="os_idx_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="1"/>
<pin id="539" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="os_idx (phireg) "/>
</bind>
</comp>

<comp id="541" class="1004" name="os_idx_phi_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="544" dir="0" index="2" bw="1" slack="1"/>
<pin id="545" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="os_idx/24 "/>
</bind>
</comp>

<comp id="549" class="1005" name="i6_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="1"/>
<pin id="551" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="i6_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="1" slack="1"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/24 "/>
</bind>
</comp>

<comp id="560" class="1005" name="os_idx_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="562" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="os_idx_1 (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="os_idx_1_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="6" slack="1"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="6" slack="0"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="os_idx_1/25 "/>
</bind>
</comp>

<comp id="570" class="1005" name="j7_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="1"/>
<pin id="572" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j7 (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="j7_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="4" slack="0"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j7/25 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="6"/>
<pin id="583" dir="0" index="1" bw="32" slack="1"/>
<pin id="584" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39/19 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="0" index="1" bw="32" slack="1"/>
<pin id="589" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38/15 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="95" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ret/3 ret_1/6 ret_2/9 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="64" slack="0"/>
<pin id="597" dir="0" index="2" bw="7" slack="0"/>
<pin id="598" dir="0" index="3" bw="7" slack="0"/>
<pin id="599" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 tmp_15/6 tmp_23/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="exitcond5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="0"/>
<pin id="606" dir="0" index="1" bw="3" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_5_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="bitcast1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="1"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_7_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_8_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="1"/>
<pin id="637" dir="0" index="1" bw="4" slack="0"/>
<pin id="638" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_9_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="i_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="0" index="1" bw="4" slack="1"/>
<pin id="649" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="exitcond6_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="0"/>
<pin id="654" dir="0" index="1" bw="4" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="i_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_s_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="0"/>
<pin id="666" dir="0" index="1" bw="9" slack="0"/>
<pin id="667" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="0"/>
<pin id="672" dir="0" index="1" bw="4" slack="0"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_5_cast_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="12" slack="0"/>
<pin id="680" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="exitcond9_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="11" slack="0"/>
<pin id="684" dir="0" index="1" bw="11" slack="1"/>
<pin id="685" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_11_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="11" slack="0"/>
<pin id="691" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_13_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="9" slack="0"/>
<pin id="696" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_14_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="9" slack="0"/>
<pin id="700" dir="0" index="1" bw="12" slack="1"/>
<pin id="701" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_18_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="0"/>
<pin id="705" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="j_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="3" slack="0"/>
<pin id="709" dir="0" index="1" bw="9" slack="0"/>
<pin id="710" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="indvars_iv_next1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="1"/>
<pin id="715" dir="0" index="1" bw="9" slack="0"/>
<pin id="716" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next1/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_13_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="0"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="bitcast2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast2/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_18_cast_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="13" slack="1"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_16_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_17_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="1"/>
<pin id="739" dir="0" index="1" bw="8" slack="0"/>
<pin id="740" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_19_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="0"/>
<pin id="744" dir="0" index="1" bw="4" slack="2"/>
<pin id="745" dir="0" index="2" bw="8" slack="0"/>
<pin id="746" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_21_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="12" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="exitcond8_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="0"/>
<pin id="757" dir="0" index="1" bw="4" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="i_3_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="767" class="1004" name="is_idx_5_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="12" slack="0"/>
<pin id="769" dir="0" index="1" bw="9" slack="0"/>
<pin id="770" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="is_idx_5/7 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_12_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="12" slack="0"/>
<pin id="775" dir="0" index="1" bw="4" slack="0"/>
<pin id="776" dir="0" index="2" bw="1" slack="0"/>
<pin id="777" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_14_cast_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="12" slack="0"/>
<pin id="783" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/7 "/>
</bind>
</comp>

<comp id="785" class="1004" name="exitcond7_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="0"/>
<pin id="787" dir="0" index="1" bw="12" slack="1"/>
<pin id="788" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/8 "/>
</bind>
</comp>

<comp id="791" class="1004" name="is_idx_6_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="12" slack="0"/>
<pin id="794" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="is_idx_6/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_21_cast_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="9" slack="0"/>
<pin id="799" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_37_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="9" slack="0"/>
<pin id="803" dir="0" index="1" bw="12" slack="1"/>
<pin id="804" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/8 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_40_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="9" slack="0"/>
<pin id="808" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/8 "/>
</bind>
</comp>

<comp id="810" class="1004" name="j_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="3" slack="0"/>
<pin id="812" dir="0" index="1" bw="9" slack="0"/>
<pin id="813" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="indvars_iv_next6_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="12" slack="1"/>
<pin id="818" dir="0" index="1" bw="9" slack="0"/>
<pin id="819" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next6/8 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_33_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="64" slack="0"/>
<pin id="824" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/9 "/>
</bind>
</comp>

<comp id="826" class="1004" name="bitcast_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast/9 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_43_cast_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="13" slack="1"/>
<pin id="833" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/9 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_24_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_24/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_25_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="1"/>
<pin id="842" dir="0" index="1" bw="8" slack="0"/>
<pin id="843" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_25/9 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_41_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="12" slack="0"/>
<pin id="847" dir="0" index="1" bw="4" slack="2"/>
<pin id="848" dir="0" index="2" bw="8" slack="0"/>
<pin id="849" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/9 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_42_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="12" slack="0"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="exitcond4_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="4" slack="0"/>
<pin id="860" dir="0" index="1" bw="4" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/10 "/>
</bind>
</comp>

<comp id="864" class="1004" name="i_4_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="4" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_22_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="12" slack="0"/>
<pin id="872" dir="0" index="1" bw="4" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_27_cast_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="12" slack="0"/>
<pin id="880" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/10 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_26_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="7" slack="0"/>
<pin id="884" dir="0" index="1" bw="4" slack="0"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/10 "/>
</bind>
</comp>

<comp id="890" class="1004" name="p_shl_cast_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="7" slack="0"/>
<pin id="892" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/10 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_27_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="0" index="1" bw="4" slack="0"/>
<pin id="897" dir="0" index="2" bw="1" slack="0"/>
<pin id="898" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/10 "/>
</bind>
</comp>

<comp id="902" class="1004" name="p_shl1_cast_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="5" slack="0"/>
<pin id="904" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_29_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="5" slack="0"/>
<pin id="908" dir="0" index="1" bw="7" slack="0"/>
<pin id="909" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/10 "/>
</bind>
</comp>

<comp id="912" class="1004" name="exitcond3_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="0"/>
<pin id="914" dir="0" index="1" bw="4" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/11 "/>
</bind>
</comp>

<comp id="918" class="1004" name="j_4_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/11 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_28_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="0"/>
<pin id="926" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/11 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_28_cast_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="4" slack="0"/>
<pin id="931" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/11 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_47_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="4" slack="0"/>
<pin id="935" dir="0" index="1" bw="8" slack="1"/>
<pin id="936" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/11 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_51_cast_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="0"/>
<pin id="940" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_cast/11 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_46_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="12" slack="0"/>
<pin id="945" dir="0" index="1" bw="4" slack="1"/>
<pin id="946" dir="0" index="2" bw="1" slack="0"/>
<pin id="947" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/12 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_50_cast_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="12" slack="0"/>
<pin id="953" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/12 "/>
</bind>
</comp>

<comp id="955" class="1004" name="exitcond2_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="9" slack="0"/>
<pin id="957" dir="0" index="1" bw="9" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/13 "/>
</bind>
</comp>

<comp id="961" class="1004" name="k_1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="9" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/13 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_37_cast_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="9" slack="0"/>
<pin id="969" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/13 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_50_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="12" slack="1"/>
<pin id="973" dir="0" index="1" bw="9" slack="0"/>
<pin id="974" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/13 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_54_cast_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="13" slack="0"/>
<pin id="978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_cast/13 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_51_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="12" slack="3"/>
<pin id="983" dir="0" index="1" bw="9" slack="0"/>
<pin id="984" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/13 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_55_cast_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="13" slack="0"/>
<pin id="988" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55_cast/13 "/>
</bind>
</comp>

<comp id="991" class="1004" name="exitcond1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="4" slack="0"/>
<pin id="993" dir="0" index="1" bw="4" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/24 "/>
</bind>
</comp>

<comp id="997" class="1004" name="i_5_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/24 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="os_idx_2_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="6" slack="0"/>
<pin id="1005" dir="0" index="1" bw="4" slack="0"/>
<pin id="1006" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="os_idx_2/24 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_43_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="7" slack="0"/>
<pin id="1011" dir="0" index="1" bw="4" slack="0"/>
<pin id="1012" dir="0" index="2" bw="1" slack="0"/>
<pin id="1013" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/24 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="p_shl2_cast_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="7" slack="0"/>
<pin id="1019" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/24 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_44_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="5" slack="0"/>
<pin id="1023" dir="0" index="1" bw="4" slack="0"/>
<pin id="1024" dir="0" index="2" bw="1" slack="0"/>
<pin id="1025" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/24 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="p_shl3_cast_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="5" slack="0"/>
<pin id="1031" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/24 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_45_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="5" slack="0"/>
<pin id="1035" dir="0" index="1" bw="7" slack="0"/>
<pin id="1036" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/24 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="exitcond_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="6" slack="0"/>
<pin id="1041" dir="0" index="1" bw="6" slack="1"/>
<pin id="1042" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/25 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_29_cast_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="4" slack="0"/>
<pin id="1047" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/25 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_48_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="1"/>
<pin id="1051" dir="0" index="1" bw="4" slack="0"/>
<pin id="1052" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/25 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_52_cast_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast/25 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_32_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="4" slack="0"/>
<pin id="1061" dir="0" index="1" bw="4" slack="0"/>
<pin id="1062" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_32/25 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_33_cast_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="4" slack="0"/>
<pin id="1067" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast/25 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_49_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="1"/>
<pin id="1071" dir="0" index="1" bw="4" slack="0"/>
<pin id="1072" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/25 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_53_cast_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="0"/>
<pin id="1076" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast/25 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_36_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="6" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/25 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="last_assign_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="6" slack="0"/>
<pin id="1087" dir="0" index="1" bw="6" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_assign/25 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="j_3_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="4" slack="0"/>
<pin id="1093" dir="0" index="1" bw="3" slack="0"/>
<pin id="1094" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/25 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="indvars_iv_next_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="6" slack="1"/>
<pin id="1099" dir="0" index="1" bw="4" slack="0"/>
<pin id="1100" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/25 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="tmp_30_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="0"/>
<pin id="1105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_30/26 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_34_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="0"/>
<pin id="1109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_34/26 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="converter_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="64" slack="0"/>
<pin id="1113" dir="0" index="1" bw="32" slack="0"/>
<pin id="1114" dir="0" index="2" bw="32" slack="0"/>
<pin id="1115" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="converter/26 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="tmp_2_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="3" slack="0"/>
<pin id="1125" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="i_1_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="4" slack="1"/>
<pin id="1130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="i_2_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="4" slack="0"/>
<pin id="1138" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="tmp_s_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="11" slack="0"/>
<pin id="1143" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1146" class="1005" name="tmp_5_cast_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="13" slack="1"/>
<pin id="1148" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp_11_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="11" slack="0"/>
<pin id="1156" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_14_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="13" slack="1"/>
<pin id="1161" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp_18_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="1"/>
<pin id="1166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="j_1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="9" slack="0"/>
<pin id="1171" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="indvars_iv_next1_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="11" slack="1"/>
<pin id="1176" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next1 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="i_3_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="4" slack="0"/>
<pin id="1184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="is_idx_5_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="12" slack="0"/>
<pin id="1189" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="is_idx_5 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="tmp_14_cast_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="13" slack="1"/>
<pin id="1194" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_cast "/>
</bind>
</comp>

<comp id="1200" class="1005" name="is_idx_6_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="12" slack="0"/>
<pin id="1202" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="is_idx_6 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="tmp_37_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="13" slack="1"/>
<pin id="1207" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_40_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="1"/>
<pin id="1212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="j_2_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="9" slack="0"/>
<pin id="1217" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="indvars_iv_next6_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="12" slack="1"/>
<pin id="1222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next6 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="i_4_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="4" slack="0"/>
<pin id="1230" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="tmp_27_cast_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="13" slack="3"/>
<pin id="1235" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="tmp_27_cast "/>
</bind>
</comp>

<comp id="1238" class="1005" name="tmp_29_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="8" slack="1"/>
<pin id="1240" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="j_4_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="4" slack="0"/>
<pin id="1248" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="out_buf_addr_2_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="7" slack="2"/>
<pin id="1253" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="out_buf_addr_2 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="offset_buf_addr_2_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="4" slack="1"/>
<pin id="1258" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="offset_buf_addr_2 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="tmp_50_cast_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="13" slack="1"/>
<pin id="1263" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50_cast "/>
</bind>
</comp>

<comp id="1266" class="1005" name="tmp_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1274" class="1005" name="k_1_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="9" slack="0"/>
<pin id="1276" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="weight_buf_addr_2_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="12" slack="1"/>
<pin id="1281" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_2 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="in_buf_addr_2_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="11" slack="1"/>
<pin id="1286" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_buf_addr_2 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="in_buf_load_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_buf_load "/>
</bind>
</comp>

<comp id="1294" class="1005" name="weight_buf_load_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="1"/>
<pin id="1296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_load "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_38_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="1"/>
<pin id="1301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp_39_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="1"/>
<pin id="1306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="i_5_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="4" slack="0"/>
<pin id="1314" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="os_idx_2_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="6" slack="0"/>
<pin id="1319" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="os_idx_2 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="tmp_45_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="1"/>
<pin id="1324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="out_buf_addr_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="7" slack="1"/>
<pin id="1333" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_addr "/>
</bind>
</comp>

<comp id="1336" class="1005" name="out_buf_addr_1_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="7" slack="1"/>
<pin id="1338" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_addr_1 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_36_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="6" slack="0"/>
<pin id="1343" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="last_assign_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="1"/>
<pin id="1348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_assign "/>
</bind>
</comp>

<comp id="1351" class="1005" name="j_3_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="4" slack="0"/>
<pin id="1353" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="indvars_iv_next_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="6" slack="1"/>
<pin id="1358" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="1361" class="1005" name="converter_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="64" slack="1"/>
<pin id="1363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="converter "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="184" pin=6"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="184" pin=7"/></net>

<net id="219"><net_src comp="160" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="227"><net_src comp="162" pin="0"/><net_sink comp="202" pin=9"/></net>

<net id="228"><net_src comp="162" pin="0"/><net_sink comp="202" pin=10"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="202" pin=11"/></net>

<net id="230"><net_src comp="164" pin="0"/><net_sink comp="202" pin=13"/></net>

<net id="231"><net_src comp="164" pin="0"/><net_sink comp="202" pin=14"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="243" pin="3"/><net_sink comp="238" pin=3"/></net>

<net id="258"><net_src comp="70" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="3"/><net_sink comp="259" pin=3"/></net>

<net id="279"><net_src comp="70" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="3"/><net_sink comp="280" pin=3"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="70" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="301" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="70" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="314" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="321"><net_src comp="308" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="331"><net_src comp="70" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="333" pin="3"/><net_sink comp="322" pin=3"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="347" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="82" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="381"><net_src comp="52" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="389"><net_src comp="382" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="393"><net_src comp="84" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="401"><net_src comp="394" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="405"><net_src comp="100" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="422"><net_src comp="390" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="114" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="434"><net_src comp="427" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="438"><net_src comp="52" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="446"><net_src comp="439" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="450"><net_src comp="116" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="458"><net_src comp="451" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="462"><net_src comp="100" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="479"><net_src comp="447" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="480" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="494"><net_src comp="52" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="495" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="506"><net_src comp="100" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="523"><net_src comp="517" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="524"><net_src comp="517" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="528"><net_src comp="148" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="536"><net_src comp="529" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="540"><net_src comp="150" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="537" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="548"><net_src comp="541" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="552"><net_src comp="52" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="549" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="569"><net_src comp="537" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="52" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="514" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="593"><net_src comp="184" pin="8"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="72" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="590" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="74" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="76" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="608"><net_src comp="359" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="56" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="359" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="62" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="590" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="628"><net_src comp="343" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="633"><net_src comp="594" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="639"><net_src comp="343" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="78" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="650"><net_src comp="80" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="343" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="382" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="86" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="382" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="78" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="394" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="94" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="96" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="382" pin="4"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="98" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="681"><net_src comp="670" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="416" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="366" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="104" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="416" pin="4"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="406" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="406" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="106" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="406" pin="4"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="366" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="94" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="590" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="719" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="731"><net_src comp="728" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="735"><net_src comp="594" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="259" pin=4"/></net>

<net id="741"><net_src comp="112" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="96" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="378" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="737" pin="2"/><net_sink comp="742" pin=2"/></net>

<net id="753"><net_src comp="742" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="759"><net_src comp="439" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="118" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="439" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="78" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="451" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="124" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="778"><net_src comp="96" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="439" pin="4"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="98" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="773" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="473" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="423" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="126" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="473" pin="4"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="463" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="797" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="463" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="106" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="463" pin="4"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="423" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="124" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="590" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="822" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="834"><net_src comp="831" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="838"><net_src comp="594" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="844"><net_src comp="112" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="96" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="435" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="840" pin="2"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="845" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="862"><net_src comp="484" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="118" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="484" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="78" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="96" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="484" pin="4"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="98" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="881"><net_src comp="870" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="887"><net_src comp="132" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="484" pin="4"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="54" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="893"><net_src comp="882" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="899"><net_src comp="134" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="484" pin="4"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="136" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="905"><net_src comp="894" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="890" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="495" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="86" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="495" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="78" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="495" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="932"><net_src comp="495" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="929" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="933" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="948"><net_src comp="96" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="491" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="98" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="954"><net_src comp="943" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="507" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="140" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="507" pin="4"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="144" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="970"><net_src comp="507" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="975"><net_src comp="967" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="979"><net_src comp="971" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="985"><net_src comp="967" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="989"><net_src comp="981" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="995"><net_src comp="553" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="118" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="553" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="78" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="541" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="148" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1014"><net_src comp="132" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="553" pin="4"/><net_sink comp="1009" pin=1"/></net>

<net id="1016"><net_src comp="54" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1020"><net_src comp="1009" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1026"><net_src comp="134" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1027"><net_src comp="553" pin="4"/><net_sink comp="1021" pin=1"/></net>

<net id="1028"><net_src comp="136" pin="0"/><net_sink comp="1021" pin=2"/></net>

<net id="1032"><net_src comp="1021" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="1029" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1017" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="563" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="525" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="574" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1053"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1057"><net_src comp="1049" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1063"><net_src comp="574" pin="4"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="78" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1068"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1073"><net_src comp="1065" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1077"><net_src comp="1069" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1083"><net_src comp="563" pin="4"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="154" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="156" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="574" pin="4"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="80" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="525" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="148" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1106"><net_src comp="322" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1110"><net_src comp="322" pin="5"/><net_sink comp="1107" pin=0"/></net>

<net id="1116"><net_src comp="158" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1117"><net_src comp="1107" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1118"><net_src comp="1103" pin="1"/><net_sink comp="1111" pin=2"/></net>

<net id="1119"><net_src comp="1111" pin="3"/><net_sink comp="202" pin=8"/></net>

<net id="1126"><net_src comp="610" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1131"><net_src comp="646" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1139"><net_src comp="658" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1144"><net_src comp="664" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1149"><net_src comp="678" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1157"><net_src comp="688" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1162"><net_src comp="698" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1167"><net_src comp="703" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1172"><net_src comp="707" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1177"><net_src comp="713" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1185"><net_src comp="761" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1190"><net_src comp="767" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1195"><net_src comp="781" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1203"><net_src comp="791" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1208"><net_src comp="801" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1213"><net_src comp="806" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1218"><net_src comp="810" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1223"><net_src comp="816" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1231"><net_src comp="864" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1236"><net_src comp="878" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1241"><net_src comp="906" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1249"><net_src comp="918" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="1254"><net_src comp="295" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1259"><net_src comp="301" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1264"><net_src comp="951" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1269"><net_src comp="238" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1277"><net_src comp="961" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="1282"><net_src comp="308" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1287"><net_src comp="314" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1292"><net_src comp="280" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1297"><net_src comp="259" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1302"><net_src comp="586" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1307"><net_src comp="581" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="1315"><net_src comp="997" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1320"><net_src comp="1003" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="1325"><net_src comp="1033" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1334"><net_src comp="326" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1339"><net_src comp="333" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="322" pin=3"/></net>

<net id="1344"><net_src comp="1079" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="1349"><net_src comp="1085" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="202" pin=12"/></net>

<net id="1354"><net_src comp="1091" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1359"><net_src comp="1097" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1364"><net_src comp="1111" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="202" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_data_V | {27 }
	Port: out_stream_keep_V | {27 }
	Port: out_stream_strb_V | {27 }
	Port: out_stream_user_V | {27 }
	Port: out_stream_last_V | {27 }
	Port: out_stream_id_V | {27 }
	Port: out_stream_dest_V | {27 }
 - Input state : 
	Port: mmult_hw : in_stream_data_V | {2 5 8 }
	Port: mmult_hw : in_stream_keep_V | {2 5 8 }
	Port: mmult_hw : in_stream_strb_V | {2 5 8 }
	Port: mmult_hw : in_stream_user_V | {2 5 8 }
	Port: mmult_hw : in_stream_last_V | {2 5 8 }
	Port: mmult_hw : in_stream_id_V | {2 5 8 }
	Port: mmult_hw : in_stream_dest_V | {2 5 8 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		tmp_2 : 1
		StgValue_56 : 2
	State 3
		tmp_5 : 1
		bitcast1 : 2
		offset_buf_addr : 1
		StgValue_66 : 3
		tmp_6 : 1
		tmp_7 : 2
		offset_buf_addr_1 : 1
		StgValue_72 : 3
	State 4
		exitcond6 : 1
		i_2 : 1
		StgValue_81 : 2
		tmp_s : 1
		tmp_1 : 1
		tmp_5_cast : 2
	State 5
		exitcond9 : 1
		StgValue_93 : 2
		tmp_11 : 1
		tmp_13_cast : 1
		tmp_14 : 2
		tmp_18 : 1
		j_1 : 1
	State 6
		tmp_13 : 1
		bitcast2 : 2
		weight_buf_addr : 1
		StgValue_110 : 3
		tmp_15 : 1
		tmp_16 : 2
		tmp_21 : 1
		weight_buf_addr_1 : 2
		StgValue_117 : 3
	State 7
		exitcond8 : 1
		i_3 : 1
		StgValue_125 : 2
		is_idx_5 : 1
		tmp_12 : 1
		tmp_14_cast : 2
	State 8
		exitcond7 : 1
		StgValue_137 : 2
		is_idx_6 : 1
		tmp_21_cast : 1
		tmp_37 : 2
		tmp_40 : 1
		j_2 : 1
	State 9
		tmp_33 : 1
		bitcast : 2
		in_buf_addr : 1
		StgValue_154 : 3
		tmp_23 : 1
		tmp_24 : 2
		tmp_42 : 1
		in_buf_addr_1 : 2
		StgValue_161 : 3
	State 10
		exitcond4 : 1
		i_4 : 1
		StgValue_167 : 2
		tmp_22 : 1
		tmp_27_cast : 2
		tmp_26 : 1
		p_shl_cast : 2
		tmp_27 : 1
		p_shl1_cast : 2
		tmp_29 : 3
	State 11
		exitcond3 : 1
		j_4 : 1
		StgValue_183 : 2
		tmp_28 : 1
		tmp_28_cast : 1
		tmp_47 : 2
		tmp_51_cast : 3
		out_buf_addr_2 : 4
		offset_buf_addr_2 : 2
		tmp : 3
	State 12
		tmp_50_cast : 1
	State 13
		exitcond2 : 1
		k_1 : 1
		StgValue_204 : 2
		tmp_37_cast : 1
		tmp_50 : 2
		tmp_54_cast : 3
		weight_buf_addr_2 : 4
		tmp_51 : 2
		tmp_55_cast : 3
		in_buf_addr_2 : 4
		in_buf_load : 5
		weight_buf_load : 5
		StgValue_214 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		exitcond1 : 1
		i_5 : 1
		StgValue_236 : 2
		os_idx_2 : 1
		tmp_43 : 1
		p_shl2_cast : 2
		tmp_44 : 1
		p_shl3_cast : 2
		tmp_45 : 3
	State 25
		exitcond : 1
		StgValue_251 : 2
		tmp_29_cast : 1
		tmp_48 : 2
		tmp_52_cast : 3
		out_buf_addr : 4
		out_buf_load : 5
		tmp_32 : 1
		tmp_33_cast : 1
		tmp_49 : 2
		tmp_53_cast : 3
		out_buf_addr_1 : 4
		out_buf_load_1 : 5
		tmp_36 : 1
		last_assign : 2
		j_3 : 1
	State 26
		tmp_30 : 1
		tmp_34 : 1
		converter : 2
		StgValue_274 : 3
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_581       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_586       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_2_fu_610      |    0    |    0    |    12   |
|          |        i_1_fu_646       |    0    |    0    |    13   |
|          |        i_2_fu_658       |    0    |    0    |    13   |
|          |       tmp_s_fu_664      |    0    |    0    |    18   |
|          |      tmp_11_fu_688      |    0    |    0    |    18   |
|          |      tmp_14_fu_698      |    0    |    0    |    19   |
|          |        j_1_fu_707       |    0    |    0    |    16   |
|          | indvars_iv_next1_fu_713 |    0    |    0    |    18   |
|          |        i_3_fu_761       |    0    |    0    |    13   |
|          |     is_idx_5_fu_767     |    0    |    0    |    19   |
|          |     is_idx_6_fu_791     |    0    |    0    |    19   |
|          |      tmp_37_fu_801      |    0    |    0    |    19   |
|          |        j_2_fu_810       |    0    |    0    |    16   |
|          | indvars_iv_next6_fu_816 |    0    |    0    |    19   |
|    add   |        i_4_fu_864       |    0    |    0    |    13   |
|          |      tmp_29_fu_906      |    0    |    0    |    15   |
|          |        j_4_fu_918       |    0    |    0    |    13   |
|          |      tmp_47_fu_933      |    0    |    0    |    15   |
|          |        k_1_fu_961       |    0    |    0    |    16   |
|          |      tmp_50_fu_971      |    0    |    0    |    19   |
|          |      tmp_51_fu_981      |    0    |    0    |    19   |
|          |        i_5_fu_997       |    0    |    0    |    13   |
|          |     os_idx_2_fu_1003    |    0    |    0    |    15   |
|          |      tmp_45_fu_1033     |    0    |    0    |    15   |
|          |      tmp_48_fu_1049     |    0    |    0    |    15   |
|          |      tmp_49_fu_1069     |    0    |    0    |    15   |
|          |      tmp_36_fu_1079     |    0    |    0    |    15   |
|          |       j_3_fu_1091       |    0    |    0    |    13   |
|          | indvars_iv_next_fu_1097 |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond5_fu_604    |    0    |    0    |    1    |
|          |     exitcond6_fu_652    |    0    |    0    |    2    |
|          |     exitcond9_fu_682    |    0    |    0    |    6    |
|          |     exitcond8_fu_755    |    0    |    0    |    2    |
|          |     exitcond7_fu_785    |    0    |    0    |    6    |
|   icmp   |     exitcond4_fu_858    |    0    |    0    |    2    |
|          |     exitcond3_fu_912    |    0    |    0    |    2    |
|          |     exitcond2_fu_955    |    0    |    0    |    5    |
|          |     exitcond1_fu_991    |    0    |    0    |    2    |
|          |     exitcond_fu_1039    |    0    |    0    |    3    |
|          |   last_assign_fu_1085   |    0    |    0    |    3    |
|----------|-------------------------|---------|---------|---------|
|   read   |     grp_read_fu_184     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |     grp_write_fu_202    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|extractvalue|        grp_fu_590       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        grp_fu_594       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_5_fu_616      |    0    |    0    |    0    |
|          |      tmp_18_fu_703      |    0    |    0    |    0    |
|   trunc  |      tmp_13_fu_719      |    0    |    0    |    0    |
|          |      tmp_40_fu_806      |    0    |    0    |    0    |
|          |      tmp_33_fu_822      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_4_fu_625      |    0    |    0    |    0    |
|          |       tmp_9_fu_641      |    0    |    0    |    0    |
|          |    tmp_5_cast_fu_678    |    0    |    0    |    0    |
|          |    tmp_13_cast_fu_694   |    0    |    0    |    0    |
|          |    tmp_18_cast_fu_728   |    0    |    0    |    0    |
|          |      tmp_21_fu_750      |    0    |    0    |    0    |
|          |    tmp_14_cast_fu_781   |    0    |    0    |    0    |
|          |    tmp_21_cast_fu_797   |    0    |    0    |    0    |
|          |    tmp_43_cast_fu_831   |    0    |    0    |    0    |
|          |      tmp_42_fu_853      |    0    |    0    |    0    |
|          |    tmp_27_cast_fu_878   |    0    |    0    |    0    |
|          |    p_shl_cast_fu_890    |    0    |    0    |    0    |
|   zext   |    p_shl1_cast_fu_902   |    0    |    0    |    0    |
|          |      tmp_28_fu_924      |    0    |    0    |    0    |
|          |    tmp_28_cast_fu_929   |    0    |    0    |    0    |
|          |    tmp_51_cast_fu_938   |    0    |    0    |    0    |
|          |    tmp_50_cast_fu_951   |    0    |    0    |    0    |
|          |    tmp_37_cast_fu_967   |    0    |    0    |    0    |
|          |    tmp_54_cast_fu_976   |    0    |    0    |    0    |
|          |    tmp_55_cast_fu_986   |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_1017   |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_1029   |    0    |    0    |    0    |
|          |   tmp_29_cast_fu_1045   |    0    |    0    |    0    |
|          |   tmp_52_cast_fu_1054   |    0    |    0    |    0    |
|          |   tmp_33_cast_fu_1065   |    0    |    0    |    0    |
|          |   tmp_53_cast_fu_1074   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_8_fu_635      |    0    |    0    |    0    |
|    or    |      tmp_17_fu_737      |    0    |    0    |    0    |
|          |      tmp_25_fu_840      |    0    |    0    |    0    |
|          |      tmp_32_fu_1059     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_670      |    0    |    0    |    0    |
|          |      tmp_19_fu_742      |    0    |    0    |    0    |
|          |      tmp_12_fu_773      |    0    |    0    |    0    |
|          |      tmp_41_fu_845      |    0    |    0    |    0    |
|          |      tmp_22_fu_870      |    0    |    0    |    0    |
|bitconcatenate|      tmp_26_fu_882      |    0    |    0    |    0    |
|          |      tmp_27_fu_894      |    0    |    0    |    0    |
|          |      tmp_46_fu_943      |    0    |    0    |    0    |
|          |      tmp_43_fu_1009     |    0    |    0    |    0    |
|          |      tmp_44_fu_1021     |    0    |    0    |    0    |
|          |    converter_fu_1111    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   348   |   1203  |
|----------|-------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|  in_buf  |    4   |    0   |    0   |
|offset_buf|    2   |    0   |    0   |
|  out_buf |    2   |    0   |    0   |
|weight_buf|    8   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   16   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    converter_reg_1361    |   64   |
|        i1_reg_378        |    4   |
|        i2_reg_435        |    4   |
|        i4_reg_480        |    4   |
|        i6_reg_549        |    4   |
|       i_1_reg_1128       |    4   |
|       i_2_reg_1136       |    4   |
|       i_3_reg_1182       |    4   |
|       i_4_reg_1228       |    4   |
|       i_5_reg_1312       |    4   |
|         i_reg_343        |    4   |
|  in_buf_addr_2_reg_1284  |   11   |
|   in_buf_load_reg_1289   |   32   |
|    indvars_iv1_reg_366   |   11   |
|    indvars_iv5_reg_423   |   12   |
| indvars_iv_next1_reg_1174|   11   |
| indvars_iv_next6_reg_1220|   12   |
| indvars_iv_next_reg_1356 |    6   |
|    indvars_iv_reg_525    |    6   |
|     is_idx_1_reg_390     |   11   |
|     is_idx_2_reg_413     |   11   |
|     is_idx_3_reg_447     |   12   |
|     is_idx_4_reg_470     |   12   |
|     is_idx_5_reg_1187    |   12   |
|     is_idx_6_reg_1200    |   12   |
|      is_idx_reg_355      |    3   |
|        j3_reg_459        |    9   |
|        j5_reg_491        |    4   |
|        j7_reg_570        |    4   |
|       j_1_reg_1169       |    9   |
|       j_2_reg_1215       |    9   |
|       j_3_reg_1351       |    4   |
|       j_4_reg_1246       |    4   |
|         j_reg_402        |    9   |
|       k_1_reg_1274       |    9   |
|         k_reg_503        |    9   |
|   last_assign_reg_1346   |    1   |
|offset_buf_addr_2_reg_1256|    4   |
|     os_idx_1_reg_560     |    6   |
|     os_idx_2_reg_1317    |    6   |
|      os_idx_reg_537      |    6   |
|  out_buf_addr_1_reg_1336 |    7   |
|  out_buf_addr_2_reg_1251 |    7   |
|   out_buf_addr_reg_1331  |    7   |
|       tmp1_reg_514       |   32   |
|      tmp_11_reg_1154     |   11   |
|   tmp_14_cast_reg_1192   |   13   |
|      tmp_14_reg_1159     |   13   |
|      tmp_18_reg_1164     |    8   |
|   tmp_27_cast_reg_1233   |   13   |
|      tmp_29_reg_1238     |    8   |
|      tmp_2_reg_1123      |    3   |
|      tmp_36_reg_1341     |    6   |
|      tmp_37_reg_1205     |   13   |
|      tmp_38_reg_1299     |   32   |
|      tmp_39_reg_1304     |   32   |
|      tmp_40_reg_1210     |    8   |
|      tmp_45_reg_1322     |    8   |
|   tmp_50_cast_reg_1261   |   13   |
|    tmp_5_cast_reg_1146   |   13   |
|       tmp_reg_1266       |   32   |
|      tmp_s_reg_1141      |   11   |
|weight_buf_addr_2_reg_1279|   12   |
| weight_buf_load_reg_1294 |   32   |
+--------------------------+--------+
|           Total          |   705  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_202  |  p8  |   2  |  64  |   128  ||    9    |
|  grp_access_fu_238  |  p0  |   3  |   4  |   12   ||    15   |
|  grp_access_fu_259  |  p0  |   3  |  12  |   36   ||    15   |
|  grp_access_fu_280  |  p0  |   3  |  11  |   33   ||    15   |
|  grp_access_fu_322  |  p0  |   3  |   7  |   21   ||    15   |
|  grp_access_fu_322  |  p3  |   2  |   7  |   14   ||    9    |
|      i_reg_343      |  p0  |   2  |   4  |    8   ||    9    |
| indvars_iv1_reg_366 |  p0  |   2  |  11  |   22   ||    9    |
|      i1_reg_378     |  p0  |   2  |   4  |    8   ||    9    |
|   is_idx_1_reg_390  |  p0  |   2  |  11  |   22   ||    9    |
| indvars_iv5_reg_423 |  p0  |   2  |  12  |   24   ||    9    |
|      i2_reg_435     |  p0  |   2  |   4  |    8   ||    9    |
|   is_idx_3_reg_447  |  p0  |   2  |  12  |   24   ||    9    |
|      j5_reg_491     |  p0  |   2  |   4  |    8   ||    9    |
|  indvars_iv_reg_525 |  p0  |   2  |   6  |   12   ||    9    |
|    os_idx_reg_537   |  p0  |   2  |   6  |   12   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   392  ||  28.487 ||   168   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1203  |
|   Memory  |   16   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   28   |    -   |   168  |
|  Register |    -   |    -   |    -   |   705  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    5   |   28   |  1053  |  1371  |
+-----------+--------+--------+--------+--------+--------+
