ARM GAS  /tmp/cct6O66F.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_timebase_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_InitTick,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_InitTick
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_InitTick:
  26              	.LFB130:
  27              		.file 1 "Core/Src/stm32f4xx_hal_timebase_tim.c"
   1:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32f4xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @file    stm32f4xx_hal_timebase_TIM.c
   5:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32f4xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32f4xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * All rights reserved.
  11:Core/Src/stm32f4xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f4xx_hal_timebase_tim.c ****   *
  16:Core/Src/stm32f4xx_hal_timebase_tim.c ****   ******************************************************************************
  17:Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  18:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* USER CODE END Header */
  19:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  20:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f4xx_hal_timebase_tim.c **** #include "stm32f4xx_hal.h"
  22:Core/Src/stm32f4xx_hal_timebase_tim.c **** #include "stm32f4xx_hal_tim.h"
  23:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  24:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  25:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  26:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  27:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim5;
  29:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  30:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
  31:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
ARM GAS  /tmp/cct6O66F.s 			page 2


  32:Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
  33:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM5 as a time base source.
  34:Core/Src/stm32f4xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  35:Core/Src/stm32f4xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  36:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  37:Core/Src/stm32f4xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  38:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  39:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @retval HAL status
  40:Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  41:Core/Src/stm32f4xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  42:Core/Src/stm32f4xx_hal_timebase_tim.c **** {
  28              		.loc 1 42 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 88B0     		sub	sp, sp, #32
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 40
  41              	.LVL1:
  43:Core/Src/stm32f4xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  44:Core/Src/stm32f4xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
  45:Core/Src/stm32f4xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  46:Core/Src/stm32f4xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  47:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /*Configure the TIM5 IRQ priority */
  48:Core/Src/stm32f4xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0);
  42              		.loc 1 48 0
  43 0004 0022     		movs	r2, #0
  44 0006 0146     		mov	r1, r0
  45 0008 3220     		movs	r0, #50
  46              	.LVL2:
  47 000a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  48              	.LVL3:
  49:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  50:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Enable the TIM5 global Interrupt */
  51:Core/Src/stm32f4xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM5_IRQn);
  49              		.loc 1 51 0
  50 000e 3220     		movs	r0, #50
  51 0010 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  52              	.LVL4:
  53              	.LBB2:
  52:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  53:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Enable TIM5 clock */
  54:Core/Src/stm32f4xx_hal_timebase_tim.c ****   __HAL_RCC_TIM5_CLK_ENABLE();
  54              		.loc 1 54 0
  55 0014 0024     		movs	r4, #0
  56 0016 0194     		str	r4, [sp, #4]
  57 0018 144B     		ldr	r3, .L6
  58 001a 1A6C     		ldr	r2, [r3, #64]
  59 001c 42F00802 		orr	r2, r2, #8
  60 0020 1A64     		str	r2, [r3, #64]
  61 0022 1B6C     		ldr	r3, [r3, #64]
ARM GAS  /tmp/cct6O66F.s 			page 3


  62 0024 03F00803 		and	r3, r3, #8
  63 0028 0193     		str	r3, [sp, #4]
  64 002a 019B     		ldr	r3, [sp, #4]
  65              	.LBE2:
  55:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  56:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Get clock configuration */
  57:Core/Src/stm32f4xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  66              		.loc 1 57 0
  67 002c 02A9     		add	r1, sp, #8
  68 002e 03A8     		add	r0, sp, #12
  69 0030 FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  70              	.LVL5:
  58:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  59:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Compute TIM5 clock */
  60:Core/Src/stm32f4xx_hal_timebase_tim.c ****   uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  71              		.loc 1 60 0
  72 0034 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  73              	.LVL6:
  74 0038 4300     		lsls	r3, r0, #1
  75              	.LVL7:
  61:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  62:Core/Src/stm32f4xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
  76              		.loc 1 62 0
  77 003a 0D48     		ldr	r0, .L6+4
  78 003c A0FB0323 		umull	r2, r3, r0, r3
  79              	.LVL8:
  80 0040 9B0C     		lsrs	r3, r3, #18
  81 0042 013B     		subs	r3, r3, #1
  82              	.LVL9:
  63:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  64:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Initialize TIM5 */
  65:Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim5.Instance = TIM5;
  83              		.loc 1 65 0
  84 0044 0B48     		ldr	r0, .L6+8
  85 0046 0C4A     		ldr	r2, .L6+12
  86 0048 0260     		str	r2, [r0]
  66:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  67:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  68:Core/Src/stm32f4xx_hal_timebase_tim.c ****   + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  69:Core/Src/stm32f4xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  70:Core/Src/stm32f4xx_hal_timebase_tim.c ****   + ClockDivision = 0
  71:Core/Src/stm32f4xx_hal_timebase_tim.c ****   + Counter direction = Up
  72:Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  73:Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim5.Init.Period = (1000000U / 1000U) - 1U;
  87              		.loc 1 73 0
  88 004a 40F2E732 		movw	r2, #999
  89 004e C260     		str	r2, [r0, #12]
  74:Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim5.Init.Prescaler = uwPrescalerValue;
  90              		.loc 1 74 0
  91 0050 4360     		str	r3, [r0, #4]
  75:Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim5.Init.ClockDivision = 0;
  92              		.loc 1 75 0
  93 0052 0461     		str	r4, [r0, #16]
  76:Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  94              		.loc 1 76 0
  95 0054 8460     		str	r4, [r0, #8]
  77:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
ARM GAS  /tmp/cct6O66F.s 			page 4


  78:Core/Src/stm32f4xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
  96              		.loc 1 78 0
  97 0056 FFF7FEFF 		bl	HAL_TIM_Base_Init
  98              	.LVL10:
  99 005a 10B1     		cbz	r0, .L5
  79:Core/Src/stm32f4xx_hal_timebase_tim.c ****   {
  80:Core/Src/stm32f4xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  81:Core/Src/stm32f4xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim5);
  82:Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
  83:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  84:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Return function status */
  85:Core/Src/stm32f4xx_hal_timebase_tim.c ****   return HAL_ERROR;
 100              		.loc 1 85 0
 101 005c 0120     		movs	r0, #1
 102              	.L2:
  86:Core/Src/stm32f4xx_hal_timebase_tim.c **** }
 103              		.loc 1 86 0
 104 005e 08B0     		add	sp, sp, #32
 105              	.LCFI2:
 106              		.cfi_remember_state
 107              		.cfi_def_cfa_offset 8
 108              		@ sp needed
 109 0060 10BD     		pop	{r4, pc}
 110              	.L5:
 111              	.LCFI3:
 112              		.cfi_restore_state
  81:Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
 113              		.loc 1 81 0
 114 0062 0448     		ldr	r0, .L6+8
 115 0064 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 116              	.LVL11:
 117 0068 F9E7     		b	.L2
 118              	.L7:
 119 006a 00BF     		.align	2
 120              	.L6:
 121 006c 00380240 		.word	1073887232
 122 0070 83DE1B43 		.word	1125899907
 123 0074 00000000 		.word	htim5
 124 0078 000C0040 		.word	1073744896
 125              		.cfi_endproc
 126              	.LFE130:
 128              		.section	.text.HAL_SuspendTick,"ax",%progbits
 129              		.align	1
 130              		.global	HAL_SuspendTick
 131              		.syntax unified
 132              		.thumb
 133              		.thumb_func
 134              		.fpu fpv4-sp-d16
 136              	HAL_SuspendTick:
 137              	.LFB131:
  87:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  88:Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
  89:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
  90:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM5 update interrupt.
  91:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @param  None
  92:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @retval None
  93:Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
ARM GAS  /tmp/cct6O66F.s 			page 5


  94:Core/Src/stm32f4xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
  95:Core/Src/stm32f4xx_hal_timebase_tim.c **** {
 138              		.loc 1 95 0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 0, uses_anonymous_args = 0
 142              		@ link register save eliminated.
  96:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Disable TIM5 update Interrupt */
  97:Core/Src/stm32f4xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim5, TIM_IT_UPDATE);
 143              		.loc 1 97 0
 144 0000 034B     		ldr	r3, .L9
 145 0002 1A68     		ldr	r2, [r3]
 146 0004 D368     		ldr	r3, [r2, #12]
 147 0006 23F00103 		bic	r3, r3, #1
 148 000a D360     		str	r3, [r2, #12]
  98:Core/Src/stm32f4xx_hal_timebase_tim.c **** }
 149              		.loc 1 98 0
 150 000c 7047     		bx	lr
 151              	.L10:
 152 000e 00BF     		.align	2
 153              	.L9:
 154 0010 00000000 		.word	htim5
 155              		.cfi_endproc
 156              	.LFE131:
 158              		.section	.text.HAL_ResumeTick,"ax",%progbits
 159              		.align	1
 160              		.global	HAL_ResumeTick
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 164              		.fpu fpv4-sp-d16
 166              	HAL_ResumeTick:
 167              	.LFB132:
  99:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
 100:Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
 101:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 102:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM5 update interrupt.
 103:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @param  None
 104:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @retval None
 105:Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
 106:Core/Src/stm32f4xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 107:Core/Src/stm32f4xx_hal_timebase_tim.c **** {
 168              		.loc 1 107 0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172              		@ link register save eliminated.
 108:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Enable TIM5 Update interrupt */
 109:Core/Src/stm32f4xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim5, TIM_IT_UPDATE);
 173              		.loc 1 109 0
 174 0000 034B     		ldr	r3, .L12
 175 0002 1A68     		ldr	r2, [r3]
 176 0004 D368     		ldr	r3, [r2, #12]
 177 0006 43F00103 		orr	r3, r3, #1
 178 000a D360     		str	r3, [r2, #12]
 110:Core/Src/stm32f4xx_hal_timebase_tim.c **** }
 179              		.loc 1 110 0
ARM GAS  /tmp/cct6O66F.s 			page 6


 180 000c 7047     		bx	lr
 181              	.L13:
 182 000e 00BF     		.align	2
 183              	.L12:
 184 0010 00000000 		.word	htim5
 185              		.cfi_endproc
 186              	.LFE132:
 188              		.comm	htim5,72,4
 189              		.text
 190              	.Letext0:
 191              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 192              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 193              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 194              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 195              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 196              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 197              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 198              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 199              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 200              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 201              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cct6O66F.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_timebase_tim.c
     /tmp/cct6O66F.s:18     .text.HAL_InitTick:0000000000000000 $t
     /tmp/cct6O66F.s:25     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/cct6O66F.s:121    .text.HAL_InitTick:000000000000006c $d
                            *COM*:0000000000000048 htim5
     /tmp/cct6O66F.s:129    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/cct6O66F.s:136    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/cct6O66F.s:154    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/cct6O66F.s:159    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/cct6O66F.s:166    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/cct6O66F.s:184    .text.HAL_ResumeTick:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
