<stg><name>udivrem<512u></name>


<trans_list>

<trans id="614" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln498_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="13" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="20" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="22" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="22" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="22" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="!1"/>
<literal name="trunc_ln657_1" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="25" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="28" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="30" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="31" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="41" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="46" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="51" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="54" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="56" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="57" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="64" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
:2 %na_divisor_word_num_bits = alloca i64 1

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
:3 %na_numerator_word_num_bits = alloca i64 1

]]></Node>
<StgValue><ssdm name="na_numerator_word_num_bits"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
:4 %q_word_num_bits = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
:5 %r_word_num_bits = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %idx = phi i3 0, void, i3 %add_ln29, void

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln29 = add i3 %idx, i3 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln29 = zext i3 %idx

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %this_divisor_word_num_bits_addr = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:4 %store_ln29 = store i64 0, i3 %this_divisor_word_num_bits_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %icmp_ln29 = icmp_eq  i3 %idx, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln29 = br i1 %icmp_ln29, void, void %_ZN4intx4uintILj512EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i.preheader:0 %br_ln29 = br void %_ZN4intx4uintILj512EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:0 %idx198 = phi i3 %add_ln29_1, void %_ZN4intx4uintILj512EEC2Ev.exit.i, i3 0, void %_ZN4intx4uintILj512EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="idx198"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:1 %add_ln29_1 = add i3 %idx198, i3 1

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="3">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:2 %zext_ln29_1 = zext i3 %idx198

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:3 %this_numerator_word_num_bits_addr = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:4 %store_ln29 = store i64 0, i3 %this_numerator_word_num_bits_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:5 %icmp_ln29_1 = icmp_eq  i3 %idx198, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:6 %empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit.i:7 %br_ln29 = br i1 %icmp_ln29_1, void %_ZN4intx4uintILj512EEC2Ev.exit.i, void %_ZN4intx8internal19normalized_div_argsILj512EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj512EEC2Ev.exit:0 %vn = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="vn"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj512EEC2Ev.exit:1 %un = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="un"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj512EEC2Ev.exit:2 %this_numerator_word_num_bits_addr_2 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj512EEC2Ev.exit:3 %u_2 = getelementptr i64 %u, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="u_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj512EEC2Ev.exit:4 %v_27 = getelementptr i64 %v, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="v_27"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj512EEC2Ev.exit:5 %br_ln498 = br void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %na_num_numerator_words = phi i4 %add_ln498, void, i4 8, void %_ZN4intx8internal19normalized_div_argsILj512EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="na_num_numerator_words"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %icmp_ln498 = icmp_eq  i4 %na_num_numerator_words, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln498 = br i1 %icmp_ln498, void, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln498 = add i4 %na_num_numerator_words, i4 15

]]></Node>
<StgValue><ssdm name="add_ln498"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="4">
<![CDATA[
:2 %zext_ln498 = zext i4 %add_ln498

]]></Node>
<StgValue><ssdm name="zext_ln498"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %u_addr_1 = getelementptr i64 %u, i64 0, i64 %zext_ln498

]]></Node>
<StgValue><ssdm name="u_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="3">
<![CDATA[
:4 %u_load = load i3 %u_addr_1

]]></Node>
<StgValue><ssdm name="u_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln498"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="3">
<![CDATA[
:4 %u_load = load i3 %u_addr_1

]]></Node>
<StgValue><ssdm name="u_load"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %icmp_ln498_1 = icmp_eq  i64 %u_load, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln498_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln498 = br i1 %icmp_ln498_1, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln498_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln498 = br void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.critedge:0 %br_ln502 = br void

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %na_num_divisor_words = phi i64 %add_ln502, void, i64 8, void %.critedge

]]></Node>
<StgValue><ssdm name="na_num_divisor_words"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %add_ln502 = add i64 %na_num_divisor_words, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln502"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %icmp_ln502 = icmp_sgt  i64 %na_num_divisor_words, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln502"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %v_addr_1 = getelementptr i64 %v, i64 0, i64 %add_ln502

]]></Node>
<StgValue><ssdm name="v_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="3">
<![CDATA[
:5 %v_load_11 = load i3 %v_addr_1

]]></Node>
<StgValue><ssdm name="v_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="3">
<![CDATA[
:5 %v_load_11 = load i3 %v_addr_1

]]></Node>
<StgValue><ssdm name="v_load_11"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %icmp_ln502_1 = icmp_eq  i64 %v_load_11, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln502_1"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln502 = and i1 %icmp_ln502, i1 %icmp_ln502_1

]]></Node>
<StgValue><ssdm name="and_ln502"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln502 = br i1 %and_ln502, void %.critedge102, void

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln502"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln502 = br void

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="4">
<![CDATA[
.critedge102:0 %trunc_ln657 = trunc i4 %na_num_numerator_words

]]></Node>
<StgValue><ssdm name="trunc_ln657"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
.critedge102:1 %trunc_ln657_1 = trunc i64 %na_num_divisor_words

]]></Node>
<StgValue><ssdm name="trunc_ln657_1"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="64">
<![CDATA[
.critedge102:2 %trunc_ln657_2 = trunc i64 %na_num_divisor_words

]]></Node>
<StgValue><ssdm name="trunc_ln657_2"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge102:3 %add_ln657 = add i32 %trunc_ln657_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln657"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.critedge102:4 %tmp = ctlz i64 @llvm.ctlz.i64, i64 %v_load_11, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
.critedge102:5 %na_shift = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="na_shift"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge102:6 %icmp_ln506 = icmp_ne  i32 %na_shift, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln506"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge102:7 %br_ln506 = br i1 %icmp_ln506, void, void

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
:0 %sh_prom_i = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="sh_prom_i"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub25_i = sub i32 64, i32 %na_shift

]]></Node>
<StgValue><ssdm name="sub25_i"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
:2 %sh_prom26_i = zext i32 %sub25_i

]]></Node>
<StgValue><ssdm name="sh_prom26_i"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln508 = br void

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %u_addr_2 = getelementptr i64 %u, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="u_addr_2"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="3">
<![CDATA[
:1 %u_load_1 = load i3 %u_addr_2

]]></Node>
<StgValue><ssdm name="u_load_1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %u_addr_3 = getelementptr i64 %u, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="u_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="3">
<![CDATA[
:3 %u_load_2 = load i3 %u_addr_3

]]></Node>
<StgValue><ssdm name="u_load_2"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %v_addr_2 = getelementptr i64 %v, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="v_addr_2"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="3">
<![CDATA[
:31 %v_load = load i3 %v_addr_2

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %v_addr_3 = getelementptr i64 %v, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="v_addr_3"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="3">
<![CDATA[
:33 %v_load_1 = load i3 %v_addr_3

]]></Node>
<StgValue><ssdm name="v_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="141" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="3">
<![CDATA[
:1 %u_load_1 = load i3 %u_addr_2

]]></Node>
<StgValue><ssdm name="u_load_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="3">
<![CDATA[
:3 %u_load_2 = load i3 %u_addr_3

]]></Node>
<StgValue><ssdm name="u_load_2"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %u_addr_4 = getelementptr i64 %u, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="u_addr_4"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="3">
<![CDATA[
:5 %u_load_3 = load i3 %u_addr_4

]]></Node>
<StgValue><ssdm name="u_load_3"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %u_addr_5 = getelementptr i64 %u, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="u_addr_5"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="3">
<![CDATA[
:7 %u_load_4 = load i3 %u_addr_5

]]></Node>
<StgValue><ssdm name="u_load_4"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %this_numerator_word_num_bits_addr_8 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_8"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:27 %store_ln520 = store i64 %u_load_2, i3 %this_numerator_word_num_bits_addr_8

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %this_numerator_word_num_bits_addr_9 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_9"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:29 %store_ln520 = store i64 %u_load_1, i3 %this_numerator_word_num_bits_addr_9

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="3">
<![CDATA[
:31 %v_load = load i3 %v_addr_2

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="3">
<![CDATA[
:33 %v_load_1 = load i3 %v_addr_3

]]></Node>
<StgValue><ssdm name="v_load_1"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %v_addr_4 = getelementptr i64 %v, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="v_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="3">
<![CDATA[
:35 %v_load_2 = load i3 %v_addr_4

]]></Node>
<StgValue><ssdm name="v_load_2"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %v_addr_5 = getelementptr i64 %v, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="v_addr_5"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="3">
<![CDATA[
:37 %v_load_3 = load i3 %v_addr_5

]]></Node>
<StgValue><ssdm name="v_load_3"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %this_divisor_word_num_bits_addr_7 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_addr_7"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:57 %store_ln521 = store i64 %v_load_1, i3 %this_divisor_word_num_bits_addr_7

]]></Node>
<StgValue><ssdm name="store_ln521"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %this_divisor_word_num_bits_addr_8 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_addr_8"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:59 %store_ln521 = store i64 %v_load, i3 %this_divisor_word_num_bits_addr_8

]]></Node>
<StgValue><ssdm name="store_ln521"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="161" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="3">
<![CDATA[
:5 %u_load_3 = load i3 %u_addr_4

]]></Node>
<StgValue><ssdm name="u_load_3"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="3">
<![CDATA[
:7 %u_load_4 = load i3 %u_addr_5

]]></Node>
<StgValue><ssdm name="u_load_4"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %u_addr_6 = getelementptr i64 %u, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="u_addr_6"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
:9 %u_load_5 = load i3 %u_addr_6

]]></Node>
<StgValue><ssdm name="u_load_5"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %u_addr_7 = getelementptr i64 %u, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="u_addr_7"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="3">
<![CDATA[
:11 %u_load_6 = load i3 %u_addr_7

]]></Node>
<StgValue><ssdm name="u_load_6"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %this_numerator_word_num_bits_addr_6 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_6"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:23 %store_ln520 = store i64 %u_load_4, i3 %this_numerator_word_num_bits_addr_6

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %this_numerator_word_num_bits_addr_7 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_7"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:25 %store_ln520 = store i64 %u_load_3, i3 %this_numerator_word_num_bits_addr_7

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="3">
<![CDATA[
:35 %v_load_2 = load i3 %v_addr_4

]]></Node>
<StgValue><ssdm name="v_load_2"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="3">
<![CDATA[
:37 %v_load_3 = load i3 %v_addr_5

]]></Node>
<StgValue><ssdm name="v_load_3"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %v_addr_6 = getelementptr i64 %v, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="v_addr_6"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="3">
<![CDATA[
:39 %v_load_4 = load i3 %v_addr_6

]]></Node>
<StgValue><ssdm name="v_load_4"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %v_addr_7 = getelementptr i64 %v, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="v_addr_7"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="3">
<![CDATA[
:41 %v_load_5 = load i3 %v_addr_7

]]></Node>
<StgValue><ssdm name="v_load_5"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %this_divisor_word_num_bits_addr_5 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_addr_5"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:53 %store_ln521 = store i64 %v_load_3, i3 %this_divisor_word_num_bits_addr_5

]]></Node>
<StgValue><ssdm name="store_ln521"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %this_divisor_word_num_bits_addr_6 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_addr_6"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:55 %store_ln521 = store i64 %v_load_2, i3 %this_divisor_word_num_bits_addr_6

]]></Node>
<StgValue><ssdm name="store_ln521"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="181" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
:9 %u_load_5 = load i3 %u_addr_6

]]></Node>
<StgValue><ssdm name="u_load_5"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="3">
<![CDATA[
:11 %u_load_6 = load i3 %u_addr_7

]]></Node>
<StgValue><ssdm name="u_load_6"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %u_addr_8 = getelementptr i64 %u, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="u_addr_8"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="3">
<![CDATA[
:13 %u_load_7 = load i3 %u_addr_8

]]></Node>
<StgValue><ssdm name="u_load_7"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="3">
<![CDATA[
:14 %u_load_8 = load i3 %u_2

]]></Node>
<StgValue><ssdm name="u_load_8"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %this_numerator_word_num_bits_addr_4 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_4"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:19 %store_ln520 = store i64 %u_load_6, i3 %this_numerator_word_num_bits_addr_4

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %this_numerator_word_num_bits_addr_5 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_5"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:21 %store_ln520 = store i64 %u_load_5, i3 %this_numerator_word_num_bits_addr_5

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="3">
<![CDATA[
:39 %v_load_4 = load i3 %v_addr_6

]]></Node>
<StgValue><ssdm name="v_load_4"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="3">
<![CDATA[
:41 %v_load_5 = load i3 %v_addr_7

]]></Node>
<StgValue><ssdm name="v_load_5"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %v_addr_8 = getelementptr i64 %v, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="v_addr_8"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="3">
<![CDATA[
:43 %v_load_6 = load i3 %v_addr_8

]]></Node>
<StgValue><ssdm name="v_load_6"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="3">
<![CDATA[
:44 %v_load_7 = load i3 %v_27

]]></Node>
<StgValue><ssdm name="v_load_7"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %this_divisor_word_num_bits_addr_3 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_addr_3"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:49 %store_ln521 = store i64 %v_load_5, i3 %this_divisor_word_num_bits_addr_3

]]></Node>
<StgValue><ssdm name="store_ln521"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %this_divisor_word_num_bits_addr_4 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_addr_4"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:51 %store_ln521 = store i64 %v_load_4, i3 %this_divisor_word_num_bits_addr_4

]]></Node>
<StgValue><ssdm name="store_ln521"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="199" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="3">
<![CDATA[
:13 %u_load_7 = load i3 %u_addr_8

]]></Node>
<StgValue><ssdm name="u_load_7"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="3">
<![CDATA[
:14 %u_load_8 = load i3 %u_2

]]></Node>
<StgValue><ssdm name="u_load_8"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:15 %store_ln520 = store i64 %u_load_8, i3 %un

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %this_numerator_word_num_bits_addr_3 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_3"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:17 %store_ln520 = store i64 %u_load_7, i3 %this_numerator_word_num_bits_addr_3

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="3">
<![CDATA[
:43 %v_load_6 = load i3 %v_addr_8

]]></Node>
<StgValue><ssdm name="v_load_6"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="3">
<![CDATA[
:44 %v_load_7 = load i3 %v_27

]]></Node>
<StgValue><ssdm name="v_load_7"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:45 %store_ln521 = store i64 %v_load_7, i3 %vn

]]></Node>
<StgValue><ssdm name="store_ln521"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %this_divisor_word_num_bits_addr_2 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_addr_2"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:47 %store_ln521 = store i64 %v_load_6, i3 %this_divisor_word_num_bits_addr_2

]]></Node>
<StgValue><ssdm name="store_ln521"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:60 %br_ln0 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="3">
<![CDATA[
:0 %u_load_11 = load i3 %u_2

]]></Node>
<StgValue><ssdm name="u_load_11"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %shl_ln515 = shl i64 %u_load_11, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln515"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:2 %store_ln515 = store i64 %shl_ln515, i3 %un

]]></Node>
<StgValue><ssdm name="store_ln515"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln516 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 7, void, i3 %add_ln508, void %.split7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln508 = icmp_eq  i3 %i, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln508"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln508 = br i1 %icmp_ln508, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split7:0 %add_ln508 = add i3 %i, i3 7

]]></Node>
<StgValue><ssdm name="add_ln508"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="3">
<![CDATA[
.split7:1 %i_cast6 = zext i3 %i

]]></Node>
<StgValue><ssdm name="i_cast6"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:3 %v_addr_9 = getelementptr i64 %v, i64 0, i64 %i_cast6

]]></Node>
<StgValue><ssdm name="v_addr_9"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="3">
<![CDATA[
.split7:4 %v_load_8 = load i3 %v_addr_9

]]></Node>
<StgValue><ssdm name="v_load_8"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="3">
<![CDATA[
.split7:6 %zext_ln509 = zext i3 %add_ln508

]]></Node>
<StgValue><ssdm name="zext_ln509"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:7 %v_addr_10 = getelementptr i64 %v, i64 0, i64 %zext_ln509

]]></Node>
<StgValue><ssdm name="v_addr_10"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="3">
<![CDATA[
.split7:8 %v_load_9 = load i3 %v_addr_10

]]></Node>
<StgValue><ssdm name="v_load_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:2 %specloopname_ln508 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln508"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="3">
<![CDATA[
.split7:4 %v_load_8 = load i3 %v_addr_9

]]></Node>
<StgValue><ssdm name="v_load_8"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %shl_ln509 = shl i64 %v_load_8, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln509"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="3">
<![CDATA[
.split7:8 %v_load_9 = load i3 %v_addr_10

]]></Node>
<StgValue><ssdm name="v_load_9"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:9 %lshr_ln509 = lshr i64 %v_load_9, i64 %sh_prom26_i

]]></Node>
<StgValue><ssdm name="lshr_ln509"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:10 %or_ln509 = or i64 %lshr_ln509, i64 %shl_ln509

]]></Node>
<StgValue><ssdm name="or_ln509"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:11 %this_divisor_word_num_bits_addr_9 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 %i_cast6

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_addr_9"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split7:12 %store_ln509 = store i64 %or_ln509, i3 %this_divisor_word_num_bits_addr_9

]]></Node>
<StgValue><ssdm name="store_ln509"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.split7:13 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="235" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="3">
<![CDATA[
:0 %v_load_10 = load i3 %v_27

]]></Node>
<StgValue><ssdm name="v_load_10"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %u_addr_9 = getelementptr i64 %u, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="u_addr_9"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="3">
<![CDATA[
:4 %u_load_9 = load i3 %u_addr_9

]]></Node>
<StgValue><ssdm name="u_load_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="238" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="3">
<![CDATA[
:0 %v_load_10 = load i3 %v_27

]]></Node>
<StgValue><ssdm name="v_load_10"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %shl_ln510 = shl i64 %v_load_10, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln510"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:2 %store_ln510 = store i64 %shl_ln510, i3 %vn

]]></Node>
<StgValue><ssdm name="store_ln510"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="3">
<![CDATA[
:4 %u_load_9 = load i3 %u_addr_9

]]></Node>
<StgValue><ssdm name="u_load_9"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %lshr_ln512 = lshr i64 %u_load_9, i64 %sh_prom26_i

]]></Node>
<StgValue><ssdm name="lshr_ln512"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:6 %store_ln512 = store i64 %lshr_ln512, i3 %this_numerator_word_num_bits_addr_2

]]></Node>
<StgValue><ssdm name="store_ln512"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln513 = br void

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %empty_76 = phi i64 %u_load_9, void, i64 %u_load_10, void %.split5

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %i_7 = phi i3 7, void, i3 %add_ln513, void %.split5

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln513 = icmp_eq  i3 %i_7, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln513"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln513 = br i1 %icmp_ln513, void %.split5, void

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split5:0 %add_ln513 = add i3 %i_7, i3 7

]]></Node>
<StgValue><ssdm name="add_ln513"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="3">
<![CDATA[
.split5:4 %zext_ln514 = zext i3 %add_ln513

]]></Node>
<StgValue><ssdm name="zext_ln514"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:5 %u_addr_10 = getelementptr i64 %u, i64 0, i64 %zext_ln514

]]></Node>
<StgValue><ssdm name="u_addr_10"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="3">
<![CDATA[
.split5:6 %u_load_10 = load i3 %u_addr_10

]]></Node>
<StgValue><ssdm name="u_load_10"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="3">
<![CDATA[
.split5:1 %i_53_cast9 = zext i3 %i_7

]]></Node>
<StgValue><ssdm name="i_53_cast9"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:2 %specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln513"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:3 %shl_ln514 = shl i64 %empty_76, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln514"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="3">
<![CDATA[
.split5:6 %u_load_10 = load i3 %u_addr_10

]]></Node>
<StgValue><ssdm name="u_load_10"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:7 %lshr_ln514 = lshr i64 %u_load_10, i64 %sh_prom26_i

]]></Node>
<StgValue><ssdm name="lshr_ln514"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:8 %or_ln514 = or i64 %lshr_ln514, i64 %shl_ln514

]]></Node>
<StgValue><ssdm name="or_ln514"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:9 %this_numerator_word_num_bits_addr_10 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %i_53_cast9

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_10"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split5:10 %store_ln514 = store i64 %or_ln514, i3 %this_numerator_word_num_bits_addr_10

]]></Node>
<StgValue><ssdm name="store_ln514"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.split5:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="264" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="3">
<![CDATA[
:0 %u_load_11 = load i3 %u_2

]]></Node>
<StgValue><ssdm name="u_load_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:0 %p_0_7 = phi i64 %u_load_1, void, i64 %u_load_9, void

]]></Node>
<StgValue><ssdm name="p_0_7"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:1 %p_0_0 = phi i64 %u_load_8, void, i64 %u_load_11, void

]]></Node>
<StgValue><ssdm name="p_0_0"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:2 %d_6 = phi i64 %v_load_7, void, i64 %shl_ln510, void

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="64">
<![CDATA[
_ifconv:3 %d0 = trunc i64 %d_6

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:4 %zext_ln525 = zext i4 %na_num_numerator_words

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5 %this_numerator_word_num_bits_addr_11 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_11"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:6 %this_numerator_word_num_bits_load = load i3 %this_numerator_word_num_bits_addr_11

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:8 %add_ln525 = add i3 %trunc_ln657, i3 7

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:9 %zext_ln525_1 = zext i3 %add_ln525

]]></Node>
<StgValue><ssdm name="zext_ln525_1"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10 %this_numerator_word_num_bits_addr_12 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525_1

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_12"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:11 %this_numerator_word_num_bits_load_1 = load i3 %this_numerator_word_num_bits_addr_12

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_1"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12 %this_divisor_word_num_bits_addr_10 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 %add_ln502

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_addr_10"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ifconv:13 %this_divisor_word_num_bits_load = load i3 %this_divisor_word_num_bits_addr_10

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="278" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:6 %this_numerator_word_num_bits_load = load i3 %this_numerator_word_num_bits_addr_11

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:7 %icmp_ln525 = icmp_eq  i64 %this_numerator_word_num_bits_load, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln525"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:11 %this_numerator_word_num_bits_load_1 = load i3 %this_numerator_word_num_bits_addr_12

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_1"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ifconv:13 %this_divisor_word_num_bits_load = load i3 %this_divisor_word_num_bits_addr_10

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_load"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14 %icmp_ln525_1 = icmp_ult  i64 %this_numerator_word_num_bits_load_1, i64 %this_divisor_word_num_bits_load

]]></Node>
<StgValue><ssdm name="icmp_ln525_1"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:15 %na_num_numerator_words_1 = add i4 %na_num_numerator_words, i4 1

]]></Node>
<StgValue><ssdm name="na_num_numerator_words_1"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16 %and_ln525 = and i1 %icmp_ln525, i1 %icmp_ln525_1

]]></Node>
<StgValue><ssdm name="and_ln525"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:17 %select_ln525 = select i1 %and_ln525, i4 %na_num_numerator_words, i4 %na_num_numerator_words_1

]]></Node>
<StgValue><ssdm name="select_ln525"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:18 %zext_ln659 = zext i4 %select_ln525

]]></Node>
<StgValue><ssdm name="zext_ln659"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="4">
<![CDATA[
_ifconv:19 %trunc_ln659 = trunc i4 %select_ln525

]]></Node>
<StgValue><ssdm name="trunc_ln659"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20 %icmp_ln659 = icmp_sgt  i32 %zext_ln659, i32 %trunc_ln657_1

]]></Node>
<StgValue><ssdm name="icmp_ln659"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:21 %br_ln659 = br i1 %icmp_ln659, void %memset.loop179, void

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:0 %agg_result_1_addr = getelementptr i64 %agg_result_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_1_addr"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
memset.loop179:1 %store_ln660 = store i64 %p_0_0, i3 %agg_result_1_addr

]]></Node>
<StgValue><ssdm name="store_ln660"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:2 %u_addr_11 = getelementptr i64 %u, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="u_addr_11"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="3">
<![CDATA[
memset.loop179:3 %u_load_12 = load i3 %u_addr_11

]]></Node>
<StgValue><ssdm name="u_load_12"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:6 %u_addr_12 = getelementptr i64 %u, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="u_addr_12"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="3">
<![CDATA[
memset.loop179:7 %u_load_13 = load i3 %u_addr_12

]]></Node>
<StgValue><ssdm name="u_load_13"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:26 %agg_result_1_addr_7 = getelementptr i64 %agg_result_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_7"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
memset.loop179:27 %store_ln660 = store i64 %p_0_7, i3 %agg_result_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln660"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %switch_ln662 = switch i32 %trunc_ln657_1, void %.preheader.preheader, i32 1, void %._crit_edge10, i32 2, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit

]]></Node>
<StgValue><ssdm name="switch_ln662"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:0 %this_divisor_word_num_bits_addr_11 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_addr_11"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:1 %this_divisor_word_num_bits_load_1 = load i3 %this_divisor_word_num_bits_addr_11

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_load_1"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:0 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %d_6, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge10:1 %zext_ln609 = zext i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln609"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10:2 %intx_internal_reciprocal_table_addr = getelementptr i11 %intx_internal_reciprocal_table, i64 0, i64 %zext_ln609

]]></Node>
<StgValue><ssdm name="intx_internal_reciprocal_table_addr"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge10:3 %v0 = load i8 %intx_internal_reciprocal_table_addr

]]></Node>
<StgValue><ssdm name="v0"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="!1"/>
<literal name="trunc_ln657_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="306" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="3">
<![CDATA[
memset.loop179:3 %u_load_12 = load i3 %u_addr_11

]]></Node>
<StgValue><ssdm name="u_load_12"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:4 %agg_result_1_addr_1 = getelementptr i64 %agg_result_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_1"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
memset.loop179:5 %store_ln660 = store i64 %u_load_12, i3 %agg_result_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln660"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="3">
<![CDATA[
memset.loop179:7 %u_load_13 = load i3 %u_addr_12

]]></Node>
<StgValue><ssdm name="u_load_13"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:8 %agg_result_1_addr_2 = getelementptr i64 %agg_result_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_2"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
memset.loop179:9 %store_ln660 = store i64 %u_load_13, i3 %agg_result_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln660"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:10 %u_addr_13 = getelementptr i64 %u, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="u_addr_13"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="3">
<![CDATA[
memset.loop179:11 %u_load_14 = load i3 %u_addr_13

]]></Node>
<StgValue><ssdm name="u_load_14"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:14 %u_addr_14 = getelementptr i64 %u, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="u_addr_14"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="3">
<![CDATA[
memset.loop179:15 %u_load_15 = load i3 %u_addr_14

]]></Node>
<StgValue><ssdm name="u_load_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="316" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="3">
<![CDATA[
memset.loop179:11 %u_load_14 = load i3 %u_addr_13

]]></Node>
<StgValue><ssdm name="u_load_14"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:12 %agg_result_1_addr_3 = getelementptr i64 %agg_result_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_3"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
memset.loop179:13 %store_ln660 = store i64 %u_load_14, i3 %agg_result_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln660"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="3">
<![CDATA[
memset.loop179:15 %u_load_15 = load i3 %u_addr_14

]]></Node>
<StgValue><ssdm name="u_load_15"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:16 %agg_result_1_addr_4 = getelementptr i64 %agg_result_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_4"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
memset.loop179:17 %store_ln660 = store i64 %u_load_15, i3 %agg_result_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln660"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:18 %u_addr_15 = getelementptr i64 %u, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="u_addr_15"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="3">
<![CDATA[
memset.loop179:19 %u_load_16 = load i3 %u_addr_15

]]></Node>
<StgValue><ssdm name="u_load_16"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:22 %u_addr_16 = getelementptr i64 %u, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="u_addr_16"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="3">
<![CDATA[
memset.loop179:23 %u_load_17 = load i3 %u_addr_16

]]></Node>
<StgValue><ssdm name="u_load_17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="326" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="3">
<![CDATA[
memset.loop179:19 %u_load_16 = load i3 %u_addr_15

]]></Node>
<StgValue><ssdm name="u_load_16"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:20 %agg_result_1_addr_5 = getelementptr i64 %agg_result_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_5"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
memset.loop179:21 %store_ln660 = store i64 %u_load_16, i3 %agg_result_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln660"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="3">
<![CDATA[
memset.loop179:23 %u_load_17 = load i3 %u_addr_16

]]></Node>
<StgValue><ssdm name="u_load_17"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop179:24 %agg_result_1_addr_6 = getelementptr i64 %agg_result_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_6"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
memset.loop179:25 %store_ln660 = store i64 %u_load_17, i3 %agg_result_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln660"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
memset.loop179:28 %br_ln660 = br void %_ZN4intx4uintILj512EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln660"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="333" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:1 %this_divisor_word_num_bits_load_1 = load i3 %this_divisor_word_num_bits_addr_11

]]></Node>
<StgValue><ssdm name="this_divisor_word_num_bits_load_1"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="3" op_3_bw="64" op_4_bw="64" op_5_bw="11" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:2 %call_ret1 = call i128 @udivrem_by2, i64 %na_numerator_word_num_bits, i3 %trunc_ln659, i64 %d_6, i64 %this_divisor_word_num_bits_load_1, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="335" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="3" op_3_bw="64" op_4_bw="64" op_5_bw="11" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:2 %call_ret1 = call i128 @udivrem_by2, i64 %na_numerator_word_num_bits, i3 %trunc_ln659, i64 %d_6, i64 %this_divisor_word_num_bits_load_1, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="128">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:3 %x = extractvalue i128 %call_ret1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="128">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:4 %x_1 = extractvalue i128 %call_ret1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:5 %zext_ln295 = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:6 %lshr_ln373 = lshr i64 %x, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="lshr_ln373"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:7 %shl_ln373_1 = shl i64 %x_1, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln373_1"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:8 %xor_ln373 = xor i32 %na_shift, i32 63

]]></Node>
<StgValue><ssdm name="xor_ln373"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:9 %zext_ln373 = zext i32 %xor_ln373

]]></Node>
<StgValue><ssdm name="zext_ln373"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:10 %shl_ln373 = shl i64 %shl_ln373_1, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="shl_ln373"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:11 %low = or i64 %shl_ln373, i64 %lshr_ln373

]]></Node>
<StgValue><ssdm name="low"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:12 %high = lshr i64 %x_1, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="high"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:13 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="347" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %idx200 = phi i3 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i3 %add_ln29_3, void

]]></Node>
<StgValue><ssdm name="idx200"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln29_3 = add i3 %idx200, i3 1

]]></Node>
<StgValue><ssdm name="add_ln29_3"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="3">
<![CDATA[
:2 %idx200_cast15 = zext i3 %idx200

]]></Node>
<StgValue><ssdm name="idx200_cast15"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %agg_result_1_addr_8 = getelementptr i64 %agg_result_1, i64 0, i64 %idx200_cast15

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_8"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5 %store_ln29 = store i64 0, i3 %agg_result_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %icmp_ln29_3 = icmp_eq  i3 %idx200, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln29_3"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln29 = br i1 %icmp_ln29_3, void, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="356" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="357" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2:0 %i_10 = phi i2 %i_11, void %.split3, i2 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:1 %i_11 = add i2 %i_10, i2 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="359" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="360" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:3 %icmp_ln38 = icmp_eq  i2 %i_10, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="361" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4 %empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="362" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5 %br_ln38 = br i1 %icmp_ln38, void %.split3, void %_ZN4intx4uintILj512EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="363" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="2">
<![CDATA[
.split3:0 %i_54_cast = zext i2 %i_10

]]></Node>
<StgValue><ssdm name="i_54_cast"/></StgValue>
</operation>

<operation id="364" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="2">
<![CDATA[
.split3:1 %trunc_ln117_1 = trunc i2 %i_10

]]></Node>
<StgValue><ssdm name="trunc_ln117_1"/></StgValue>
</operation>

<operation id="365" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:2 %select_ln39 = select i1 %trunc_ln117_1, i64 %high, i64 %low

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="366" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:3 %agg_result_1_addr_17 = getelementptr i64 %agg_result_1, i64 0, i64 %i_54_cast

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_17"/></StgValue>
</operation>

<operation id="367" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split3:4 %store_ln39 = store i64 %select_ln39, i3 %agg_result_1_addr_17

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="368" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
.split3:5 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="369" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit:0 %br_ln0 = br void %_ZN4intx4uintILj512EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="370" st_id="32" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge10:3 %v0 = load i8 %intx_internal_reciprocal_table_addr

]]></Node>
<StgValue><ssdm name="v0"/></StgValue>
</operation>

<operation id="371" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="22" op_0_bw="11">
<![CDATA[
._crit_edge10:4 %zext_ln609_1 = zext i11 %v0

]]></Node>
<StgValue><ssdm name="zext_ln609_1"/></StgValue>
</operation>

<operation id="372" st_id="32" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:11 %mul_ln612 = mul i22 %zext_ln609_1, i22 %zext_ln609_1

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="373" st_id="33" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:11 %mul_ln612 = mul i22 %zext_ln609_1, i22 %zext_ln609_1

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="374" st_id="34" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:11 %mul_ln612 = mul i22 %zext_ln609_1, i22 %zext_ln609_1

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="375" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="40" op_0_bw="40" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:5 %trunc_ln13 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %d_6, i32 24, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="376" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="41" op_0_bw="40">
<![CDATA[
._crit_edge10:6 %zext_ln611 = zext i40 %trunc_ln13

]]></Node>
<StgValue><ssdm name="zext_ln611"/></StgValue>
</operation>

<operation id="377" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge10:7 %d40 = add i41 %zext_ln611, i41 1

]]></Node>
<StgValue><ssdm name="d40"/></StgValue>
</operation>

<operation id="378" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="62" op_0_bw="41">
<![CDATA[
._crit_edge10:9 %zext_ln611_2 = zext i41 %d40

]]></Node>
<StgValue><ssdm name="zext_ln611_2"/></StgValue>
</operation>

<operation id="379" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge10:10 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %v0, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="380" st_id="35" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:11 %mul_ln612 = mul i22 %zext_ln609_1, i22 %zext_ln609_1

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>

<operation id="381" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="62" op_0_bw="22">
<![CDATA[
._crit_edge10:12 %zext_ln612 = zext i22 %mul_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612"/></StgValue>
</operation>

<operation id="382" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge10:13 %mul_ln612_1 = mul i62 %zext_ln611_2, i62 %zext_ln612

]]></Node>
<StgValue><ssdm name="mul_ln612_1"/></StgValue>
</operation>

<operation id="383" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="22" op_0_bw="22" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:14 %tmp_s = partselect i22 @_ssdm_op_PartSelect.i22.i62.i32.i32, i62 %mul_ln612_1, i32 40, i32 61

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="384" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge10:15 %zext_ln612_13 = zext i22 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln612_13"/></StgValue>
</operation>

<operation id="385" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:16 %add_ln612 = add i22 %shl_ln, i22 4194303

]]></Node>
<StgValue><ssdm name="add_ln612"/></StgValue>
</operation>

<operation id="386" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge10:17 %zext_ln612_1 = zext i22 %add_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_1"/></StgValue>
</operation>

<operation id="387" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge10:18 %v1 = sub i23 %zext_ln612_1, i23 %zext_ln612_13

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="388" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="41">
<![CDATA[
._crit_edge10:8 %zext_ln611_1 = zext i41 %d40

]]></Node>
<StgValue><ssdm name="zext_ln611_1"/></StgValue>
</operation>

<operation id="389" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="23">
<![CDATA[
._crit_edge10:19 %sext_ln612 = sext i23 %v1

]]></Node>
<StgValue><ssdm name="sext_ln612"/></StgValue>
</operation>

<operation id="390" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge10:20 %zext_ln612_14 = zext i32 %sext_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_14"/></StgValue>
</operation>

<operation id="391" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:24 %mul_ln614 = mul i64 %zext_ln611_1, i64 %zext_ln612_14

]]></Node>
<StgValue><ssdm name="mul_ln614"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="392" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:25 %sub_ln614 = sub i64 1152921504606846976, i64 %mul_ln614

]]></Node>
<StgValue><ssdm name="sub_ln614"/></StgValue>
</operation>

<operation id="393" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:26 %mul_ln614_1 = mul i64 %sub_ln614, i64 %zext_ln612_14

]]></Node>
<StgValue><ssdm name="mul_ln614_1"/></StgValue>
</operation>

<operation id="394" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="17" op_0_bw="17" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:27 %trunc_ln14 = partselect i17 @_ssdm_op_PartSelect.i17.i64.i32.i32, i64 %mul_ln614_1, i32 47, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="395" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="36" op_0_bw="36" op_1_bw="23" op_2_bw="13">
<![CDATA[
._crit_edge10:21 %tmp_3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i23.i13, i23 %v1, i13 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="396" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="45" op_0_bw="36">
<![CDATA[
._crit_edge10:22 %sext_ln614 = sext i36 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln614"/></StgValue>
</operation>

<operation id="397" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="46" op_0_bw="45">
<![CDATA[
._crit_edge10:23 %zext_ln614 = zext i45 %sext_ln614

]]></Node>
<StgValue><ssdm name="zext_ln614"/></StgValue>
</operation>

<operation id="398" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="46" op_0_bw="17">
<![CDATA[
._crit_edge10:28 %zext_ln614_1 = zext i17 %trunc_ln14

]]></Node>
<StgValue><ssdm name="zext_ln614_1"/></StgValue>
</operation>

<operation id="399" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge10:29 %v2 = add i46 %zext_ln614_1, i46 %zext_ln614

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="400" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="46">
<![CDATA[
._crit_edge10:30 %zext_ln614_2 = zext i46 %v2

]]></Node>
<StgValue><ssdm name="zext_ln614_2"/></StgValue>
</operation>

<operation id="401" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="1">
<![CDATA[
._crit_edge10:31 %zext_ln616 = zext i1 %d0

]]></Node>
<StgValue><ssdm name="zext_ln616"/></StgValue>
</operation>

<operation id="402" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:32 %lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %d_6, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="403" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge10:33 %zext_ln617 = zext i63 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln617"/></StgValue>
</operation>

<operation id="404" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:34 %d63 = add i64 %zext_ln617, i64 %zext_ln616

]]></Node>
<StgValue><ssdm name="d63"/></StgValue>
</operation>

<operation id="405" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:39 %mul_ln618 = mul i64 %zext_ln614_2, i64 %d63

]]></Node>
<StgValue><ssdm name="mul_ln618"/></StgValue>
</operation>

<operation id="406" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="33" op_0_bw="46">
<![CDATA[
._crit_edge10:46 %trunc_ln619 = trunc i46 %v2

]]></Node>
<StgValue><ssdm name="trunc_ln619"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="407" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="45" op_0_bw="45" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:35 %trunc_ln15 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %v2, i32 1, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="408" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="45" op_0_bw="1" op_1_bw="45" op_2_bw="45">
<![CDATA[
._crit_edge10:36 %select_ln618 = select i1 %d0, i45 35184372088831, i45 0

]]></Node>
<StgValue><ssdm name="select_ln618"/></StgValue>
</operation>

<operation id="409" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
._crit_edge10:37 %and_ln618 = and i45 %trunc_ln15, i45 %select_ln618

]]></Node>
<StgValue><ssdm name="and_ln618"/></StgValue>
</operation>

<operation id="410" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="45">
<![CDATA[
._crit_edge10:38 %zext_ln618 = zext i45 %and_ln618

]]></Node>
<StgValue><ssdm name="zext_ln618"/></StgValue>
</operation>

<operation id="411" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:40 %e = sub i64 %zext_ln618, i64 %mul_ln618

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="412" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="110" op_0_bw="46">
<![CDATA[
._crit_edge10:41 %zext_ln397 = zext i46 %v2

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="413" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="110" op_0_bw="64">
<![CDATA[
._crit_edge10:42 %zext_ln397_1 = zext i64 %e

]]></Node>
<StgValue><ssdm name="zext_ln397_1"/></StgValue>
</operation>

<operation id="414" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="110" op_0_bw="110" op_1_bw="110">
<![CDATA[
._crit_edge10:43 %x_28 = mul i110 %zext_ln397_1, i110 %zext_ln397

]]></Node>
<StgValue><ssdm name="x_28"/></StgValue>
</operation>

<operation id="415" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="45" op_0_bw="45" op_1_bw="110" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:44 %trunc_ln16 = partselect i45 @_ssdm_op_PartSelect.i45.i110.i32.i32, i110 %x_28, i32 65, i32 109

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="416" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="45">
<![CDATA[
._crit_edge10:45 %zext_ln619 = zext i45 %trunc_ln16

]]></Node>
<StgValue><ssdm name="zext_ln619"/></StgValue>
</operation>

<operation id="417" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="33" op_2_bw="31">
<![CDATA[
._crit_edge10:47 %shl_ln5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i33.i31, i33 %trunc_ln619, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="418" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:48 %v3 = add i64 %shl_ln5, i64 %zext_ln619

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>

<operation id="419" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge10:49 %zext_ln397_2 = zext i64 %v3

]]></Node>
<StgValue><ssdm name="zext_ln397_2"/></StgValue>
</operation>

<operation id="420" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge10:50 %zext_ln397_3 = zext i64 %d_6

]]></Node>
<StgValue><ssdm name="zext_ln397_3"/></StgValue>
</operation>

<operation id="421" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge10:51 %x_30 = mul i128 %zext_ln397_2, i128 %zext_ln397_3

]]></Node>
<StgValue><ssdm name="x_30"/></StgValue>
</operation>

<operation id="422" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10:52 %br_ln173 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="423" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:0 %s_word_num_bits_1_2_i = phi i64 %select_ln177, void %.split.i, i64 0, void %._crit_edge10

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2_i"/></StgValue>
</operation>

<operation id="424" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:1 %i_8 = phi i2 %i_9, void %.split.i, i2 0, void %._crit_edge10

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="425" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:2 %k = phi i1 %k_5, void %.split.i, i1 0, void %._crit_edge10

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="426" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:3 %i_9 = add i2 %i_8, i2 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="427" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:4 %icmp_ln173 = icmp_eq  i2 %i_8, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="428" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:5 %empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="429" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:6 %br_ln173 = br i1 %icmp_ln173, void %.split.i, void %reciprocal_2by1.exit

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="430" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="2">
<![CDATA[
.split.i:0 %trunc_ln117 = trunc i2 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="431" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:1 %tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_30, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="432" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="128">
<![CDATA[
.split.i:2 %trunc_ln175 = trunc i128 %x_30

]]></Node>
<StgValue><ssdm name="trunc_ln175"/></StgValue>
</operation>

<operation id="433" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:3 %select_ln175 = select i1 %trunc_ln117, i64 %tmp_4, i64 %trunc_ln175

]]></Node>
<StgValue><ssdm name="select_ln175"/></StgValue>
</operation>

<operation id="434" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:4 %select_ln175_1 = select i1 %trunc_ln117, i64 0, i64 %d_6

]]></Node>
<StgValue><ssdm name="select_ln175_1"/></StgValue>
</operation>

<operation id="435" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:5 %add_ln175 = add i64 %select_ln175_1, i64 %select_ln175

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="436" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:6 %k1 = icmp_ult  i64 %add_ln175, i64 %select_ln175

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="437" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="1">
<![CDATA[
.split.i:7 %zext_ln177 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="438" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:8 %add_ln177 = add i64 %add_ln175, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="439" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:9 %select_ln177 = select i1 %trunc_ln117, i64 %add_ln177, i64 %s_word_num_bits_1_2_i

]]></Node>
<StgValue><ssdm name="select_ln177"/></StgValue>
</operation>

<operation id="440" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:10 %icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="441" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i:11 %k_5 = or i1 %icmp_ln178, i1 %k1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="442" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
.split.i:12 %br_ln0 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="443" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:0 %sub_ln621 = sub i64 %v3, i64 %d_6

]]></Node>
<StgValue><ssdm name="sub_ln621"/></StgValue>
</operation>

<operation id="444" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:1 %v4 = sub i64 %sub_ln621, i64 %s_word_num_bits_1_2_i

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>

<operation id="445" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
reciprocal_2by1.exit:2 %add_ln543 = add i3 %trunc_ln659, i3 7

]]></Node>
<StgValue><ssdm name="add_ln543"/></StgValue>
</operation>

<operation id="446" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit:3 %zext_ln543 = zext i3 %add_ln543

]]></Node>
<StgValue><ssdm name="zext_ln543"/></StgValue>
</operation>

<operation id="447" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit:4 %this_numerator_word_num_bits_addr_13 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln543

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_13"/></StgValue>
</operation>

<operation id="448" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit:5 %rem = load i3 %this_numerator_word_num_bits_addr_13

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="449" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
reciprocal_2by1.exit:6 %store_ln544 = store i64 0, i3 %this_numerator_word_num_bits_addr_13

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="450" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:11 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="451" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:12 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="452" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit:5 %rem = load i3 %this_numerator_word_num_bits_addr_13

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="453" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
reciprocal_2by1.exit:7 %add_ln546 = add i4 %select_ln525, i4 14

]]></Node>
<StgValue><ssdm name="add_ln546"/></StgValue>
</operation>

<operation id="454" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="4">
<![CDATA[
reciprocal_2by1.exit:8 %sext_ln397 = sext i4 %add_ln546

]]></Node>
<StgValue><ssdm name="sext_ln397"/></StgValue>
</operation>

<operation id="455" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="34" op_0_bw="32">
<![CDATA[
reciprocal_2by1.exit:9 %zext_ln397_33 = zext i32 %sext_ln397

]]></Node>
<StgValue><ssdm name="zext_ln397_33"/></StgValue>
</operation>

<operation id="456" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="128" op_0_bw="64">
<![CDATA[
reciprocal_2by1.exit:10 %zext_ln397_4 = zext i64 %v4

]]></Node>
<StgValue><ssdm name="zext_ln397_4"/></StgValue>
</operation>

<operation id="457" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
reciprocal_2by1.exit:13 %br_ln547 = br void

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="458" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %high_assign_2 = phi i64 %rem, void %reciprocal_2by1.exit, i64 %r_49, void

]]></Node>
<StgValue><ssdm name="high_assign_2"/></StgValue>
</operation>

<operation id="459" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %idx202 = phi i32 0, void %reciprocal_2by1.exit, i32 %add_ln550, void

]]></Node>
<StgValue><ssdm name="idx202"/></StgValue>
</operation>

<operation id="460" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln550 = add i32 %idx202, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln550"/></StgValue>
</operation>

<operation id="461" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="34" op_0_bw="32">
<![CDATA[
:5 %sext_ln546 = sext i32 %idx202

]]></Node>
<StgValue><ssdm name="sext_ln546"/></StgValue>
</operation>

<operation id="462" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:6 %add_ln546_1 = add i34 %sext_ln546, i34 %zext_ln397_33

]]></Node>
<StgValue><ssdm name="add_ln546_1"/></StgValue>
</operation>

<operation id="463" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="34">
<![CDATA[
:7 %zext_ln546 = zext i34 %add_ln546_1

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="464" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %it = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln546

]]></Node>
<StgValue><ssdm name="it"/></StgValue>
</operation>

<operation id="465" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:10 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="466" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="3">
<![CDATA[
:11 %it_load = load i3 %it

]]></Node>
<StgValue><ssdm name="it_load"/></StgValue>
</operation>

<operation id="467" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln546

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="468" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="128" op_0_bw="64">
<![CDATA[
:14 %zext_ln397_5 = zext i64 %high_assign_2

]]></Node>
<StgValue><ssdm name="zext_ln397_5"/></StgValue>
</operation>

<operation id="469" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:15 %mul_ln397 = mul i128 %zext_ln397_5, i128 %zext_ln397_4

]]></Node>
<StgValue><ssdm name="mul_ln397"/></StgValue>
</operation>

<operation id="470" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="128">
<![CDATA[
:16 %q = trunc i128 %mul_ln397

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="471" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %q_1 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="q_1"/></StgValue>
</operation>

<operation id="472" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:38 %store_ln546 = store i64 %zext_ln546, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>

<operation id="473" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
:39 %icmp_ln550 = icmp_eq  i34 %add_ln546_1, i34 0

]]></Node>
<StgValue><ssdm name="icmp_ln550"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="474" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:9 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="475" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="3">
<![CDATA[
:11 %it_load = load i3 %it

]]></Node>
<StgValue><ssdm name="it_load"/></StgValue>
</operation>

<operation id="476" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %it_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="477" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %q_22 = add i64 %reuse_select, i64 %q

]]></Node>
<StgValue><ssdm name="q_22"/></StgValue>
</operation>

<operation id="478" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %icmp_ln176 = icmp_ult  i64 %q_22, i64 %q

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="479" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="1">
<![CDATA[
:20 %zext_ln177_1 = zext i1 %icmp_ln176

]]></Node>
<StgValue><ssdm name="zext_ln177_1"/></StgValue>
</operation>

<operation id="480" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21 %add_ln177_2 = add i64 %high_assign_2, i64 %zext_ln177_1

]]></Node>
<StgValue><ssdm name="add_ln177_2"/></StgValue>
</operation>

<operation id="481" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22 %add_ln177_1 = add i64 %add_ln177_2, i64 %q_1

]]></Node>
<StgValue><ssdm name="add_ln177_1"/></StgValue>
</operation>

<operation id="482" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23 %q_23 = add i64 %add_ln177_1, i64 1

]]></Node>
<StgValue><ssdm name="q_23"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="483" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %mul_ln663 = mul i64 %q_23, i64 %d_6

]]></Node>
<StgValue><ssdm name="mul_ln663"/></StgValue>
</operation>

<operation id="484" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25 %r = sub i64 %reuse_select, i64 %mul_ln663

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="485" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="486" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4 %specloopname_ln546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln546"/></StgValue>
</operation>

<operation id="487" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26 %icmp_ln665 = icmp_ugt  i64 %r, i64 %q_22

]]></Node>
<StgValue><ssdm name="icmp_ln665"/></StgValue>
</operation>

<operation id="488" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27 %r_45 = add i64 %r, i64 %d_6

]]></Node>
<StgValue><ssdm name="r_45"/></StgValue>
</operation>

<operation id="489" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %select_ln665 = select i1 %icmp_ln665, i64 %add_ln177_1, i64 %q_23

]]></Node>
<StgValue><ssdm name="select_ln665"/></StgValue>
</operation>

<operation id="490" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %r_46 = select i1 %icmp_ln665, i64 %r_45, i64 %r

]]></Node>
<StgValue><ssdm name="r_46"/></StgValue>
</operation>

<operation id="491" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30 %icmp_ln671 = icmp_ult  i64 %r_46, i64 %d_6

]]></Node>
<StgValue><ssdm name="icmp_ln671"/></StgValue>
</operation>

<operation id="492" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31 %xor_ln671 = xor i1 %icmp_ln671, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln671"/></StgValue>
</operation>

<operation id="493" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32 %add_ln673 = add i64 %select_ln665, i64 1

]]></Node>
<StgValue><ssdm name="add_ln673"/></StgValue>
</operation>

<operation id="494" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33 %r_47 = sub i64 %r_46, i64 %d_6

]]></Node>
<StgValue><ssdm name="r_47"/></StgValue>
</operation>

<operation id="495" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %select_ln671 = select i1 %xor_ln671, i64 %add_ln673, i64 %select_ln665

]]></Node>
<StgValue><ssdm name="select_ln671"/></StgValue>
</operation>

<operation id="496" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %r_49 = select i1 %xor_ln671, i64 %r_47, i64 %r_46

]]></Node>
<StgValue><ssdm name="r_49"/></StgValue>
</operation>

<operation id="497" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
:36 %store_ln299 = store i64 %select_ln671, i3 %it

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="498" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:37 %store_ln671 = store i64 %select_ln671, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln671"/></StgValue>
</operation>

<operation id="499" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:40 %empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 0

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="500" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:41 %br_ln550 = br i1 %icmp_ln550, void, void %_ZN4intx8internal11udivrem_by1EPyiy.exit

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="501" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:3 %agg_result_1_addr_10 = getelementptr i64 %agg_result_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_10"/></StgValue>
</operation>

<operation id="502" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:4 %store_ln0 = store i64 0, i3 %agg_result_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="503" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:5 %agg_result_1_addr_11 = getelementptr i64 %agg_result_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_11"/></StgValue>
</operation>

<operation id="504" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:6 %store_ln0 = store i64 0, i3 %agg_result_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="505" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:0 %zext_ln666 = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="zext_ln666"/></StgValue>
</operation>

<operation id="506" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:1 %lshr_ln666 = lshr i64 %r_49, i64 %zext_ln666

]]></Node>
<StgValue><ssdm name="lshr_ln666"/></StgValue>
</operation>

<operation id="507" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:7 %agg_result_1_addr_12 = getelementptr i64 %agg_result_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_12"/></StgValue>
</operation>

<operation id="508" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:8 %store_ln0 = store i64 0, i3 %agg_result_1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="509" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:9 %agg_result_1_addr_13 = getelementptr i64 %agg_result_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_13"/></StgValue>
</operation>

<operation id="510" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:10 %store_ln0 = store i64 0, i3 %agg_result_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="511" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:11 %agg_result_1_addr_14 = getelementptr i64 %agg_result_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_14"/></StgValue>
</operation>

<operation id="512" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:12 %store_ln0 = store i64 0, i3 %agg_result_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="513" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:13 %agg_result_1_addr_15 = getelementptr i64 %agg_result_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_15"/></StgValue>
</operation>

<operation id="514" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:14 %store_ln0 = store i64 0, i3 %agg_result_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="515" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:2 %agg_result_1_addr_9 = getelementptr i64 %agg_result_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_9"/></StgValue>
</operation>

<operation id="516" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:15 %agg_result_1_addr_16 = getelementptr i64 %agg_result_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_16"/></StgValue>
</operation>

<operation id="517" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:16 %store_ln0 = store i64 0, i3 %agg_result_1_addr_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="518" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:17 %store_ln45 = store i64 %lshr_ln666, i3 %agg_result_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="519" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:18 %br_ln666 = br void %_ZN4intx4uintILj512EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="520" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2ILj128EvEERKNS0_IXT_EEE.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="521" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %idx204 = phi i3 %add_ln29_2, void %.preheader, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="idx204"/></StgValue>
</operation>

<operation id="522" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1 %add_ln29_2 = add i3 %idx204, i3 1

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="523" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="3">
<![CDATA[
.preheader:2 %idx204_cast10 = zext i3 %idx204

]]></Node>
<StgValue><ssdm name="idx204_cast10"/></StgValue>
</operation>

<operation id="524" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="525" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:4 %q_word_num_bits_addr = getelementptr i64 %q_word_num_bits, i64 0, i64 %idx204_cast10

]]></Node>
<StgValue><ssdm name="q_word_num_bits_addr"/></StgValue>
</operation>

<operation id="526" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.preheader:5 %store_ln29 = store i64 0, i3 %q_word_num_bits_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="527" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:6 %icmp_ln29_2 = icmp_eq  i3 %idx204, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln29_2"/></StgValue>
</operation>

<operation id="528" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:7 %empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="529" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:8 %br_ln29 = br i1 %icmp_ln29_2, void %.preheader, void %_ZN4intx4uintILj512EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="530" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="4" op_4_bw="64" op_5_bw="4" op_6_bw="11" op_7_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit:0 %call_ln680 = call void @udivrem_knuth.1, i64 %q_word_num_bits, i64 %na_numerator_word_num_bits, i4 %select_ln525, i64 %na_divisor_word_num_bits, i4 %trunc_ln657_2, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ln680"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="531" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="4" op_4_bw="64" op_5_bw="4" op_6_bw="11" op_7_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit:0 %call_ln680 = call void @udivrem_knuth.1, i64 %q_word_num_bits, i64 %na_numerator_word_num_bits, i4 %select_ln525, i64 %na_divisor_word_num_bits, i4 %trunc_ln657_2, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ln680"/></StgValue>
</operation>

<operation id="532" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit:1 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="533" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %idx206 = phi i3 0, void %_ZN4intx4uintILj512EEC2Ev.exit, i3 %add_ln29_4, void

]]></Node>
<StgValue><ssdm name="idx206"/></StgValue>
</operation>

<operation id="534" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln29_4 = add i3 %idx206, i3 1

]]></Node>
<StgValue><ssdm name="add_ln29_4"/></StgValue>
</operation>

<operation id="535" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="3">
<![CDATA[
:2 %idx206_cast16 = zext i3 %idx206

]]></Node>
<StgValue><ssdm name="idx206_cast16"/></StgValue>
</operation>

<operation id="536" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="537" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %r_word_num_bits_addr = getelementptr i64 %r_word_num_bits, i64 0, i64 %idx206_cast16

]]></Node>
<StgValue><ssdm name="r_word_num_bits_addr"/></StgValue>
</operation>

<operation id="538" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5 %store_ln29 = store i64 0, i3 %r_word_num_bits_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="539" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %icmp_ln29_4 = icmp_eq  i3 %idx206, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln29_4"/></StgValue>
</operation>

<operation id="540" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="541" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln29 = br i1 %icmp_ln29_4, void, void %_ZN4intx4uintILj512EEC2Ev.exit135

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="542" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit135:0 %sh_prom38 = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="sh_prom38"/></StgValue>
</operation>

<operation id="543" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit135:1 %sub43 = sub i32 64, i32 %na_shift

]]></Node>
<StgValue><ssdm name="sub43"/></StgValue>
</operation>

<operation id="544" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit135:2 %sh_prom44 = zext i32 %sub43

]]></Node>
<StgValue><ssdm name="sh_prom44"/></StgValue>
</operation>

<operation id="545" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj512EEC2Ev.exit135:3 %br_ln685 = br void

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="546" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %i_12 = phi i32 0, void %_ZN4intx4uintILj512EEC2Ev.exit135, i32 %add_ln685, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="547" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln685 = add i32 %i_12, i32 1

]]></Node>
<StgValue><ssdm name="add_ln685"/></StgValue>
</operation>

<operation id="548" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="549" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln685 = icmp_eq  i32 %i_12, i32 %add_ln657

]]></Node>
<StgValue><ssdm name="icmp_ln685"/></StgValue>
</operation>

<operation id="550" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln685 = br i1 %icmp_ln685, void %.split_ifconv, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="551" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:0 %i_56_cast = zext i32 %i_12

]]></Node>
<StgValue><ssdm name="i_56_cast"/></StgValue>
</operation>

<operation id="552" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:2 %this_numerator_word_num_bits_addr_16 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %i_56_cast

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_16"/></StgValue>
</operation>

<operation id="553" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="3">
<![CDATA[
.split_ifconv:3 %this_numerator_word_num_bits_load_4 = load i3 %this_numerator_word_num_bits_addr_16

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_4"/></StgValue>
</operation>

<operation id="554" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:4 %zext_ln686 = zext i32 %add_ln685

]]></Node>
<StgValue><ssdm name="zext_ln686"/></StgValue>
</operation>

<operation id="555" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:6 %this_numerator_word_num_bits_addr_17 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln686

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_17"/></StgValue>
</operation>

<operation id="556" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="3">
<![CDATA[
.split_ifconv:7 %this_numerator_word_num_bits_load_5 = load i3 %this_numerator_word_num_bits_addr_17

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_5"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="557" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:1 %specloopname_ln685 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln685"/></StgValue>
</operation>

<operation id="558" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="3">
<![CDATA[
.split_ifconv:3 %this_numerator_word_num_bits_load_4 = load i3 %this_numerator_word_num_bits_addr_16

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_4"/></StgValue>
</operation>

<operation id="559" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:5 %lshr_ln686 = lshr i64 %this_numerator_word_num_bits_load_4, i64 %sh_prom38

]]></Node>
<StgValue><ssdm name="lshr_ln686"/></StgValue>
</operation>

<operation id="560" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="3">
<![CDATA[
.split_ifconv:7 %this_numerator_word_num_bits_load_5 = load i3 %this_numerator_word_num_bits_addr_17

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_5"/></StgValue>
</operation>

<operation id="561" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:8 %shl_ln686 = shl i64 %this_numerator_word_num_bits_load_5, i64 %sh_prom44

]]></Node>
<StgValue><ssdm name="shl_ln686"/></StgValue>
</operation>

<operation id="562" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:9 %or_ln686 = or i64 %shl_ln686, i64 %lshr_ln686

]]></Node>
<StgValue><ssdm name="or_ln686"/></StgValue>
</operation>

<operation id="563" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:10 %select_ln506 = select i1 %icmp_ln506, i64 %or_ln686, i64 %this_numerator_word_num_bits_load_4

]]></Node>
<StgValue><ssdm name="select_ln506"/></StgValue>
</operation>

<operation id="564" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:11 %rw_addr_9 = getelementptr i64 %r_word_num_bits, i64 0, i64 %i_56_cast

]]></Node>
<StgValue><ssdm name="rw_addr_9"/></StgValue>
</operation>

<operation id="565" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split_ifconv:12 %store_ln686 = store i64 %select_ln506, i3 %rw_addr_9

]]></Node>
<StgValue><ssdm name="store_ln686"/></StgValue>
</operation>

<operation id="566" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:13 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="567" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:0 %this_numerator_word_num_bits_addr_15 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %add_ln502

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_15"/></StgValue>
</operation>

<operation id="568" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge.loopexit:1 %this_numerator_word_num_bits_load_3 = load i3 %this_numerator_word_num_bits_addr_15

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="569" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge.loopexit:1 %this_numerator_word_num_bits_load_3 = load i3 %this_numerator_word_num_bits_addr_15

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_3"/></StgValue>
</operation>

<operation id="570" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:2 %lshr_ln687 = lshr i64 %this_numerator_word_num_bits_load_3, i64 %sh_prom38

]]></Node>
<StgValue><ssdm name="lshr_ln687"/></StgValue>
</operation>

<operation id="571" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:3 %rw_addr = getelementptr i64 %r_word_num_bits, i64 0, i64 %add_ln502

]]></Node>
<StgValue><ssdm name="rw_addr"/></StgValue>
</operation>

<operation id="572" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:4 %store_ln687 = store i64 %lshr_ln687, i3 %rw_addr

]]></Node>
<StgValue><ssdm name="store_ln687"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="573" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:5 %rw_addr_1 = getelementptr i64 %r_word_num_bits, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="rw_addr_1"/></StgValue>
</operation>

<operation id="574" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:6 %rw_load = load i3 %rw_addr_1

]]></Node>
<StgValue><ssdm name="rw_load"/></StgValue>
</operation>

<operation id="575" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:7 %rw_addr_2 = getelementptr i64 %r_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="rw_addr_2"/></StgValue>
</operation>

<operation id="576" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:8 %rw_load_1 = load i3 %rw_addr_2

]]></Node>
<StgValue><ssdm name="rw_load_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="577" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:6 %rw_load = load i3 %rw_addr_1

]]></Node>
<StgValue><ssdm name="rw_load"/></StgValue>
</operation>

<operation id="578" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:8 %rw_load_1 = load i3 %rw_addr_2

]]></Node>
<StgValue><ssdm name="rw_load_1"/></StgValue>
</operation>

<operation id="579" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:9 %rw_addr_3 = getelementptr i64 %r_word_num_bits, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="rw_addr_3"/></StgValue>
</operation>

<operation id="580" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:10 %rw_load_2 = load i3 %rw_addr_3

]]></Node>
<StgValue><ssdm name="rw_load_2"/></StgValue>
</operation>

<operation id="581" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:11 %rw_addr_4 = getelementptr i64 %r_word_num_bits, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="rw_addr_4"/></StgValue>
</operation>

<operation id="582" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:12 %rw_load_3 = load i3 %rw_addr_4

]]></Node>
<StgValue><ssdm name="rw_load_3"/></StgValue>
</operation>

<operation id="583" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:21 %agg_result_1_addr_18 = getelementptr i64 %agg_result_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_18"/></StgValue>
</operation>

<operation id="584" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:22 %store_ln689 = store i64 %rw_load, i3 %agg_result_1_addr_18

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="585" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %agg_result_1_addr_19 = getelementptr i64 %agg_result_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_19"/></StgValue>
</operation>

<operation id="586" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:24 %store_ln689 = store i64 %rw_load_1, i3 %agg_result_1_addr_19

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="587" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:10 %rw_load_2 = load i3 %rw_addr_3

]]></Node>
<StgValue><ssdm name="rw_load_2"/></StgValue>
</operation>

<operation id="588" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:12 %rw_load_3 = load i3 %rw_addr_4

]]></Node>
<StgValue><ssdm name="rw_load_3"/></StgValue>
</operation>

<operation id="589" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:13 %rw_addr_5 = getelementptr i64 %r_word_num_bits, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="rw_addr_5"/></StgValue>
</operation>

<operation id="590" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:14 %rw_load_4 = load i3 %rw_addr_5

]]></Node>
<StgValue><ssdm name="rw_load_4"/></StgValue>
</operation>

<operation id="591" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:15 %rw_addr_6 = getelementptr i64 %r_word_num_bits, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="rw_addr_6"/></StgValue>
</operation>

<operation id="592" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:16 %rw_load_5 = load i3 %rw_addr_6

]]></Node>
<StgValue><ssdm name="rw_load_5"/></StgValue>
</operation>

<operation id="593" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:25 %agg_result_1_addr_20 = getelementptr i64 %agg_result_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_20"/></StgValue>
</operation>

<operation id="594" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:26 %store_ln689 = store i64 %rw_load_2, i3 %agg_result_1_addr_20

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="595" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:27 %agg_result_1_addr_21 = getelementptr i64 %agg_result_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_21"/></StgValue>
</operation>

<operation id="596" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:28 %store_ln689 = store i64 %rw_load_3, i3 %agg_result_1_addr_21

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="597" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:14 %rw_load_4 = load i3 %rw_addr_5

]]></Node>
<StgValue><ssdm name="rw_load_4"/></StgValue>
</operation>

<operation id="598" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:16 %rw_load_5 = load i3 %rw_addr_6

]]></Node>
<StgValue><ssdm name="rw_load_5"/></StgValue>
</operation>

<operation id="599" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:17 %rw_addr_7 = getelementptr i64 %r_word_num_bits, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="rw_addr_7"/></StgValue>
</operation>

<operation id="600" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:18 %rw_load_6 = load i3 %rw_addr_7

]]></Node>
<StgValue><ssdm name="rw_load_6"/></StgValue>
</operation>

<operation id="601" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:19 %rw_addr_8 = getelementptr i64 %r_word_num_bits, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="rw_addr_8"/></StgValue>
</operation>

<operation id="602" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:20 %rw_load_7 = load i3 %rw_addr_8

]]></Node>
<StgValue><ssdm name="rw_load_7"/></StgValue>
</operation>

<operation id="603" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:29 %agg_result_1_addr_22 = getelementptr i64 %agg_result_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_22"/></StgValue>
</operation>

<operation id="604" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:30 %store_ln689 = store i64 %rw_load_4, i3 %agg_result_1_addr_22

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="605" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:31 %agg_result_1_addr_23 = getelementptr i64 %agg_result_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_23"/></StgValue>
</operation>

<operation id="606" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:32 %store_ln689 = store i64 %rw_load_5, i3 %agg_result_1_addr_23

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="607" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:18 %rw_load_6 = load i3 %rw_addr_7

]]></Node>
<StgValue><ssdm name="rw_load_6"/></StgValue>
</operation>

<operation id="608" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:20 %rw_load_7 = load i3 %rw_addr_8

]]></Node>
<StgValue><ssdm name="rw_load_7"/></StgValue>
</operation>

<operation id="609" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:33 %agg_result_1_addr_24 = getelementptr i64 %agg_result_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_24"/></StgValue>
</operation>

<operation id="610" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:34 %store_ln689 = store i64 %rw_load_6, i3 %agg_result_1_addr_24

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="611" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:35 %agg_result_1_addr_25 = getelementptr i64 %agg_result_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_25"/></StgValue>
</operation>

<operation id="612" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:36 %store_ln689 = store i64 %rw_load_7, i3 %agg_result_1_addr_25

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="613" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:37 %br_ln689 = br void %_ZN4intx4uintILj512EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln689"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="738" name="agg_result_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="739" name="u" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="u"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="740" name="v" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="741" name="intx_internal_reciprocal_table" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="intx_internal_reciprocal_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="743" from="StgValue_742" to="reuse_addr_reg" fromId="742" toId="65">
</dataflow>
<dataflow id="744" from="StgValue_742" to="reuse_reg" fromId="742" toId="66">
</dataflow>
<dataflow id="746" from="StgValue_745" to="na_divisor_word_num_bits" fromId="745" toId="67">
</dataflow>
<dataflow id="747" from="StgValue_745" to="na_numerator_word_num_bits" fromId="745" toId="68">
</dataflow>
<dataflow id="748" from="StgValue_745" to="q_word_num_bits" fromId="745" toId="69">
</dataflow>
<dataflow id="749" from="StgValue_745" to="r_word_num_bits" fromId="745" toId="70">
</dataflow>
<dataflow id="751" from="StgValue_750" to="idx" fromId="750" toId="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="752" from="br_ln29" to="idx" fromId="71" toId="72">
</dataflow>
<dataflow id="753" from="add_ln29" to="idx" fromId="73" toId="72">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="754" from="br_ln29" to="idx" fromId="79" toId="72">
<BackEdge/>
</dataflow>
<dataflow id="755" from="idx" to="add_ln29" fromId="72" toId="73">
</dataflow>
<dataflow id="757" from="StgValue_756" to="add_ln29" fromId="756" toId="73">
</dataflow>
<dataflow id="758" from="idx" to="zext_ln29" fromId="72" toId="74">
</dataflow>
<dataflow id="759" from="na_divisor_word_num_bits" to="this_divisor_word_num_bits_addr" fromId="67" toId="75">
</dataflow>
<dataflow id="761" from="StgValue_760" to="this_divisor_word_num_bits_addr" fromId="760" toId="75">
</dataflow>
<dataflow id="762" from="zext_ln29" to="this_divisor_word_num_bits_addr" fromId="74" toId="75">
</dataflow>
<dataflow id="763" from="StgValue_760" to="store_ln29" fromId="760" toId="76">
</dataflow>
<dataflow id="764" from="this_divisor_word_num_bits_addr" to="store_ln29" fromId="75" toId="76">
</dataflow>
<dataflow id="765" from="idx" to="icmp_ln29" fromId="72" toId="77">
</dataflow>
<dataflow id="767" from="StgValue_766" to="icmp_ln29" fromId="766" toId="77">
</dataflow>
<dataflow id="769" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="768" toId="78">
</dataflow>
<dataflow id="771" from="StgValue_770" to="empty" fromId="770" toId="78">
</dataflow>
<dataflow id="772" from="StgValue_770" to="empty" fromId="770" toId="78">
</dataflow>
<dataflow id="773" from="StgValue_770" to="empty" fromId="770" toId="78">
</dataflow>
<dataflow id="774" from="icmp_ln29" to="br_ln29" fromId="77" toId="79">
</dataflow>
<dataflow id="775" from="add_ln29_1" to="idx198" fromId="82" toId="81">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="776" from="br_ln29" to="idx198" fromId="88" toId="81">
<BackEdge/>
</dataflow>
<dataflow id="777" from="StgValue_750" to="idx198" fromId="750" toId="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="778" from="br_ln29" to="idx198" fromId="80" toId="81">
</dataflow>
<dataflow id="779" from="idx198" to="add_ln29_1" fromId="81" toId="82">
</dataflow>
<dataflow id="780" from="StgValue_756" to="add_ln29_1" fromId="756" toId="82">
</dataflow>
<dataflow id="781" from="idx198" to="zext_ln29_1" fromId="81" toId="83">
</dataflow>
<dataflow id="782" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr" fromId="68" toId="84">
</dataflow>
<dataflow id="783" from="StgValue_760" to="this_numerator_word_num_bits_addr" fromId="760" toId="84">
</dataflow>
<dataflow id="784" from="zext_ln29_1" to="this_numerator_word_num_bits_addr" fromId="83" toId="84">
</dataflow>
<dataflow id="785" from="StgValue_760" to="store_ln29" fromId="760" toId="85">
</dataflow>
<dataflow id="786" from="this_numerator_word_num_bits_addr" to="store_ln29" fromId="84" toId="85">
</dataflow>
<dataflow id="787" from="idx198" to="icmp_ln29_1" fromId="81" toId="86">
</dataflow>
<dataflow id="788" from="StgValue_766" to="icmp_ln29_1" fromId="766" toId="86">
</dataflow>
<dataflow id="789" from="_ssdm_op_SpecLoopTripCount" to="empty_73" fromId="768" toId="87">
</dataflow>
<dataflow id="790" from="StgValue_770" to="empty_73" fromId="770" toId="87">
</dataflow>
<dataflow id="791" from="StgValue_770" to="empty_73" fromId="770" toId="87">
</dataflow>
<dataflow id="792" from="StgValue_770" to="empty_73" fromId="770" toId="87">
</dataflow>
<dataflow id="793" from="icmp_ln29_1" to="br_ln29" fromId="86" toId="88">
</dataflow>
<dataflow id="794" from="na_divisor_word_num_bits" to="vn" fromId="67" toId="89">
</dataflow>
<dataflow id="795" from="StgValue_760" to="vn" fromId="760" toId="89">
</dataflow>
<dataflow id="796" from="StgValue_760" to="vn" fromId="760" toId="89">
</dataflow>
<dataflow id="797" from="na_numerator_word_num_bits" to="un" fromId="68" toId="90">
</dataflow>
<dataflow id="798" from="StgValue_760" to="un" fromId="760" toId="90">
</dataflow>
<dataflow id="799" from="StgValue_760" to="un" fromId="760" toId="90">
</dataflow>
<dataflow id="800" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_2" fromId="68" toId="91">
</dataflow>
<dataflow id="801" from="StgValue_760" to="this_numerator_word_num_bits_addr_2" fromId="760" toId="91">
</dataflow>
<dataflow id="802" from="StgValue_770" to="this_numerator_word_num_bits_addr_2" fromId="770" toId="91">
</dataflow>
<dataflow id="803" from="u" to="u_2" fromId="739" toId="92">
</dataflow>
<dataflow id="804" from="StgValue_760" to="u_2" fromId="760" toId="92">
</dataflow>
<dataflow id="805" from="StgValue_760" to="u_2" fromId="760" toId="92">
</dataflow>
<dataflow id="806" from="v" to="v_27" fromId="740" toId="93">
</dataflow>
<dataflow id="807" from="StgValue_760" to="v_27" fromId="760" toId="93">
</dataflow>
<dataflow id="808" from="StgValue_760" to="v_27" fromId="760" toId="93">
</dataflow>
<dataflow id="809" from="add_ln498" to="na_num_numerator_words" fromId="99" toId="95">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln498_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="810" from="br_ln498" to="na_num_numerator_words" fromId="107" toId="95">
<BackEdge/>
</dataflow>
<dataflow id="812" from="StgValue_811" to="na_num_numerator_words" fromId="811" toId="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="813" from="br_ln498" to="na_num_numerator_words" fromId="94" toId="95">
</dataflow>
<dataflow id="814" from="na_num_numerator_words" to="icmp_ln498" fromId="95" toId="96">
</dataflow>
<dataflow id="816" from="StgValue_815" to="icmp_ln498" fromId="815" toId="96">
</dataflow>
<dataflow id="817" from="_ssdm_op_SpecLoopTripCount" to="empty_74" fromId="768" toId="97">
</dataflow>
<dataflow id="818" from="StgValue_745" to="empty_74" fromId="745" toId="97">
</dataflow>
<dataflow id="819" from="StgValue_770" to="empty_74" fromId="770" toId="97">
</dataflow>
<dataflow id="821" from="StgValue_820" to="empty_74" fromId="820" toId="97">
</dataflow>
<dataflow id="822" from="icmp_ln498" to="br_ln498" fromId="96" toId="98">
</dataflow>
<dataflow id="823" from="na_num_numerator_words" to="add_ln498" fromId="95" toId="99">
</dataflow>
<dataflow id="825" from="StgValue_824" to="add_ln498" fromId="824" toId="99">
</dataflow>
<dataflow id="826" from="add_ln498" to="zext_ln498" fromId="99" toId="100">
</dataflow>
<dataflow id="827" from="u" to="u_addr_1" fromId="739" toId="101">
</dataflow>
<dataflow id="828" from="StgValue_760" to="u_addr_1" fromId="760" toId="101">
</dataflow>
<dataflow id="829" from="zext_ln498" to="u_addr_1" fromId="100" toId="101">
</dataflow>
<dataflow id="830" from="u_addr_1" to="u_load" fromId="101" toId="102">
</dataflow>
<dataflow id="832" from="_ssdm_op_SpecLoopName" to="specloopname_ln498" fromId="831" toId="103">
</dataflow>
<dataflow id="834" from="empty_6" to="specloopname_ln498" fromId="833" toId="103">
</dataflow>
<dataflow id="835" from="u_addr_1" to="u_load" fromId="101" toId="104">
</dataflow>
<dataflow id="836" from="u_load" to="icmp_ln498_1" fromId="104" toId="105">
</dataflow>
<dataflow id="837" from="StgValue_760" to="icmp_ln498_1" fromId="760" toId="105">
</dataflow>
<dataflow id="838" from="icmp_ln498_1" to="br_ln498" fromId="105" toId="106">
</dataflow>
<dataflow id="839" from="add_ln502" to="na_num_divisor_words" fromId="110" toId="109">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="840" from="br_ln502" to="na_num_divisor_words" fromId="120" toId="109">
<BackEdge/>
</dataflow>
<dataflow id="841" from="StgValue_770" to="na_num_divisor_words" fromId="770" toId="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="842" from="br_ln502" to="na_num_divisor_words" fromId="108" toId="109">
</dataflow>
<dataflow id="843" from="na_num_divisor_words" to="add_ln502" fromId="109" toId="110">
</dataflow>
<dataflow id="845" from="StgValue_844" to="add_ln502" fromId="844" toId="110">
</dataflow>
<dataflow id="846" from="na_num_divisor_words" to="icmp_ln502" fromId="109" toId="111">
</dataflow>
<dataflow id="847" from="StgValue_760" to="icmp_ln502" fromId="760" toId="111">
</dataflow>
<dataflow id="848" from="v" to="v_addr_1" fromId="740" toId="112">
</dataflow>
<dataflow id="849" from="StgValue_760" to="v_addr_1" fromId="760" toId="112">
</dataflow>
<dataflow id="850" from="add_ln502" to="v_addr_1" fromId="110" toId="112">
</dataflow>
<dataflow id="851" from="v_addr_1" to="v_load_11" fromId="112" toId="113">
</dataflow>
<dataflow id="853" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="852" toId="114">
</dataflow>
<dataflow id="855" from="StgValue_854" to="specpipeline_ln0" fromId="854" toId="114">
</dataflow>
<dataflow id="857" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="114">
</dataflow>
<dataflow id="858" from="StgValue_742" to="specpipeline_ln0" fromId="742" toId="114">
</dataflow>
<dataflow id="859" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="114">
</dataflow>
<dataflow id="861" from="p_str" to="specpipeline_ln0" fromId="860" toId="114">
</dataflow>
<dataflow id="862" from="v_addr_1" to="v_load_11" fromId="112" toId="115">
</dataflow>
<dataflow id="863" from="v_load_11" to="icmp_ln502_1" fromId="115" toId="116">
</dataflow>
<dataflow id="864" from="StgValue_760" to="icmp_ln502_1" fromId="760" toId="116">
</dataflow>
<dataflow id="865" from="icmp_ln502" to="and_ln502" fromId="111" toId="117">
</dataflow>
<dataflow id="866" from="icmp_ln502_1" to="and_ln502" fromId="116" toId="117">
</dataflow>
<dataflow id="867" from="and_ln502" to="br_ln502" fromId="117" toId="118">
</dataflow>
<dataflow id="868" from="_ssdm_op_SpecLoopName" to="specloopname_ln502" fromId="831" toId="119">
</dataflow>
<dataflow id="870" from="empty_5" to="specloopname_ln502" fromId="869" toId="119">
</dataflow>
<dataflow id="871" from="na_num_numerator_words" to="trunc_ln657" fromId="95" toId="121">
</dataflow>
<dataflow id="872" from="na_num_divisor_words" to="trunc_ln657_1" fromId="109" toId="122">
</dataflow>
<dataflow id="873" from="na_num_divisor_words" to="trunc_ln657_2" fromId="109" toId="123">
</dataflow>
<dataflow id="874" from="trunc_ln657_1" to="add_ln657" fromId="122" toId="124">
</dataflow>
<dataflow id="875" from="StgValue_854" to="add_ln657" fromId="854" toId="124">
</dataflow>
<dataflow id="877" from="llvm.ctlz.i64" to="tmp" fromId="876" toId="125">
</dataflow>
<dataflow id="878" from="v_load_11" to="tmp" fromId="115" toId="125">
</dataflow>
<dataflow id="880" from="StgValue_879" to="tmp" fromId="879" toId="125">
</dataflow>
<dataflow id="881" from="tmp" to="na_shift" fromId="125" toId="126">
</dataflow>
<dataflow id="882" from="na_shift" to="icmp_ln506" fromId="126" toId="127">
</dataflow>
<dataflow id="883" from="StgValue_856" to="icmp_ln506" fromId="856" toId="127">
</dataflow>
<dataflow id="884" from="icmp_ln506" to="br_ln506" fromId="127" toId="128">
</dataflow>
<dataflow id="885" from="na_shift" to="sh_prom_i" fromId="126" toId="129">
</dataflow>
<dataflow id="887" from="StgValue_886" to="sub25_i" fromId="886" toId="130">
</dataflow>
<dataflow id="888" from="na_shift" to="sub25_i" fromId="126" toId="130">
</dataflow>
<dataflow id="889" from="sub25_i" to="sh_prom26_i" fromId="130" toId="131">
</dataflow>
<dataflow id="890" from="u" to="u_addr_2" fromId="739" toId="133">
</dataflow>
<dataflow id="891" from="StgValue_760" to="u_addr_2" fromId="760" toId="133">
</dataflow>
<dataflow id="893" from="StgValue_892" to="u_addr_2" fromId="892" toId="133">
</dataflow>
<dataflow id="894" from="u_addr_2" to="u_load_1" fromId="133" toId="134">
</dataflow>
<dataflow id="895" from="u" to="u_addr_3" fromId="739" toId="135">
</dataflow>
<dataflow id="896" from="StgValue_760" to="u_addr_3" fromId="760" toId="135">
</dataflow>
<dataflow id="898" from="StgValue_897" to="u_addr_3" fromId="897" toId="135">
</dataflow>
<dataflow id="899" from="u_addr_3" to="u_load_2" fromId="135" toId="136">
</dataflow>
<dataflow id="900" from="v" to="v_addr_2" fromId="740" toId="137">
</dataflow>
<dataflow id="901" from="StgValue_760" to="v_addr_2" fromId="760" toId="137">
</dataflow>
<dataflow id="902" from="StgValue_892" to="v_addr_2" fromId="892" toId="137">
</dataflow>
<dataflow id="903" from="v_addr_2" to="v_load" fromId="137" toId="138">
</dataflow>
<dataflow id="904" from="v" to="v_addr_3" fromId="740" toId="139">
</dataflow>
<dataflow id="905" from="StgValue_760" to="v_addr_3" fromId="760" toId="139">
</dataflow>
<dataflow id="906" from="StgValue_897" to="v_addr_3" fromId="897" toId="139">
</dataflow>
<dataflow id="907" from="v_addr_3" to="v_load_1" fromId="139" toId="140">
</dataflow>
<dataflow id="908" from="u_addr_2" to="u_load_1" fromId="133" toId="141">
</dataflow>
<dataflow id="909" from="u_addr_3" to="u_load_2" fromId="135" toId="142">
</dataflow>
<dataflow id="910" from="u" to="u_addr_4" fromId="739" toId="143">
</dataflow>
<dataflow id="911" from="StgValue_760" to="u_addr_4" fromId="760" toId="143">
</dataflow>
<dataflow id="913" from="StgValue_912" to="u_addr_4" fromId="912" toId="143">
</dataflow>
<dataflow id="914" from="u_addr_4" to="u_load_3" fromId="143" toId="144">
</dataflow>
<dataflow id="915" from="u" to="u_addr_5" fromId="739" toId="145">
</dataflow>
<dataflow id="916" from="StgValue_760" to="u_addr_5" fromId="760" toId="145">
</dataflow>
<dataflow id="917" from="StgValue_820" to="u_addr_5" fromId="820" toId="145">
</dataflow>
<dataflow id="918" from="u_addr_5" to="u_load_4" fromId="145" toId="146">
</dataflow>
<dataflow id="919" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_8" fromId="68" toId="147">
</dataflow>
<dataflow id="920" from="StgValue_760" to="this_numerator_word_num_bits_addr_8" fromId="760" toId="147">
</dataflow>
<dataflow id="921" from="StgValue_897" to="this_numerator_word_num_bits_addr_8" fromId="897" toId="147">
</dataflow>
<dataflow id="922" from="u_load_2" to="store_ln520" fromId="142" toId="148">
</dataflow>
<dataflow id="923" from="this_numerator_word_num_bits_addr_8" to="store_ln520" fromId="147" toId="148">
</dataflow>
<dataflow id="924" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_9" fromId="68" toId="149">
</dataflow>
<dataflow id="925" from="StgValue_760" to="this_numerator_word_num_bits_addr_9" fromId="760" toId="149">
</dataflow>
<dataflow id="926" from="StgValue_892" to="this_numerator_word_num_bits_addr_9" fromId="892" toId="149">
</dataflow>
<dataflow id="927" from="u_load_1" to="store_ln520" fromId="141" toId="150">
</dataflow>
<dataflow id="928" from="this_numerator_word_num_bits_addr_9" to="store_ln520" fromId="149" toId="150">
</dataflow>
<dataflow id="929" from="v_addr_2" to="v_load" fromId="137" toId="151">
</dataflow>
<dataflow id="930" from="v_addr_3" to="v_load_1" fromId="139" toId="152">
</dataflow>
<dataflow id="931" from="v" to="v_addr_4" fromId="740" toId="153">
</dataflow>
<dataflow id="932" from="StgValue_760" to="v_addr_4" fromId="760" toId="153">
</dataflow>
<dataflow id="933" from="StgValue_912" to="v_addr_4" fromId="912" toId="153">
</dataflow>
<dataflow id="934" from="v_addr_4" to="v_load_2" fromId="153" toId="154">
</dataflow>
<dataflow id="935" from="v" to="v_addr_5" fromId="740" toId="155">
</dataflow>
<dataflow id="936" from="StgValue_760" to="v_addr_5" fromId="760" toId="155">
</dataflow>
<dataflow id="937" from="StgValue_820" to="v_addr_5" fromId="820" toId="155">
</dataflow>
<dataflow id="938" from="v_addr_5" to="v_load_3" fromId="155" toId="156">
</dataflow>
<dataflow id="939" from="na_divisor_word_num_bits" to="this_divisor_word_num_bits_addr_7" fromId="67" toId="157">
</dataflow>
<dataflow id="940" from="StgValue_760" to="this_divisor_word_num_bits_addr_7" fromId="760" toId="157">
</dataflow>
<dataflow id="941" from="StgValue_897" to="this_divisor_word_num_bits_addr_7" fromId="897" toId="157">
</dataflow>
<dataflow id="942" from="v_load_1" to="store_ln521" fromId="152" toId="158">
</dataflow>
<dataflow id="943" from="this_divisor_word_num_bits_addr_7" to="store_ln521" fromId="157" toId="158">
</dataflow>
<dataflow id="944" from="na_divisor_word_num_bits" to="this_divisor_word_num_bits_addr_8" fromId="67" toId="159">
</dataflow>
<dataflow id="945" from="StgValue_760" to="this_divisor_word_num_bits_addr_8" fromId="760" toId="159">
</dataflow>
<dataflow id="946" from="StgValue_892" to="this_divisor_word_num_bits_addr_8" fromId="892" toId="159">
</dataflow>
<dataflow id="947" from="v_load" to="store_ln521" fromId="151" toId="160">
</dataflow>
<dataflow id="948" from="this_divisor_word_num_bits_addr_8" to="store_ln521" fromId="159" toId="160">
</dataflow>
<dataflow id="949" from="u_addr_4" to="u_load_3" fromId="143" toId="161">
</dataflow>
<dataflow id="950" from="u_addr_5" to="u_load_4" fromId="145" toId="162">
</dataflow>
<dataflow id="951" from="u" to="u_addr_6" fromId="739" toId="163">
</dataflow>
<dataflow id="952" from="StgValue_760" to="u_addr_6" fromId="760" toId="163">
</dataflow>
<dataflow id="954" from="StgValue_953" to="u_addr_6" fromId="953" toId="163">
</dataflow>
<dataflow id="955" from="u_addr_6" to="u_load_5" fromId="163" toId="164">
</dataflow>
<dataflow id="956" from="u" to="u_addr_7" fromId="739" toId="165">
</dataflow>
<dataflow id="957" from="StgValue_760" to="u_addr_7" fromId="760" toId="165">
</dataflow>
<dataflow id="959" from="StgValue_958" to="u_addr_7" fromId="958" toId="165">
</dataflow>
<dataflow id="960" from="u_addr_7" to="u_load_6" fromId="165" toId="166">
</dataflow>
<dataflow id="961" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_6" fromId="68" toId="167">
</dataflow>
<dataflow id="962" from="StgValue_760" to="this_numerator_word_num_bits_addr_6" fromId="760" toId="167">
</dataflow>
<dataflow id="963" from="StgValue_820" to="this_numerator_word_num_bits_addr_6" fromId="820" toId="167">
</dataflow>
<dataflow id="964" from="u_load_4" to="store_ln520" fromId="162" toId="168">
</dataflow>
<dataflow id="965" from="this_numerator_word_num_bits_addr_6" to="store_ln520" fromId="167" toId="168">
</dataflow>
<dataflow id="966" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_7" fromId="68" toId="169">
</dataflow>
<dataflow id="967" from="StgValue_760" to="this_numerator_word_num_bits_addr_7" fromId="760" toId="169">
</dataflow>
<dataflow id="968" from="StgValue_912" to="this_numerator_word_num_bits_addr_7" fromId="912" toId="169">
</dataflow>
<dataflow id="969" from="u_load_3" to="store_ln520" fromId="161" toId="170">
</dataflow>
<dataflow id="970" from="this_numerator_word_num_bits_addr_7" to="store_ln520" fromId="169" toId="170">
</dataflow>
<dataflow id="971" from="v_addr_4" to="v_load_2" fromId="153" toId="171">
</dataflow>
<dataflow id="972" from="v_addr_5" to="v_load_3" fromId="155" toId="172">
</dataflow>
<dataflow id="973" from="v" to="v_addr_6" fromId="740" toId="173">
</dataflow>
<dataflow id="974" from="StgValue_760" to="v_addr_6" fromId="760" toId="173">
</dataflow>
<dataflow id="975" from="StgValue_953" to="v_addr_6" fromId="953" toId="173">
</dataflow>
<dataflow id="976" from="v_addr_6" to="v_load_4" fromId="173" toId="174">
</dataflow>
<dataflow id="977" from="v" to="v_addr_7" fromId="740" toId="175">
</dataflow>
<dataflow id="978" from="StgValue_760" to="v_addr_7" fromId="760" toId="175">
</dataflow>
<dataflow id="979" from="StgValue_958" to="v_addr_7" fromId="958" toId="175">
</dataflow>
<dataflow id="980" from="v_addr_7" to="v_load_5" fromId="175" toId="176">
</dataflow>
<dataflow id="981" from="na_divisor_word_num_bits" to="this_divisor_word_num_bits_addr_5" fromId="67" toId="177">
</dataflow>
<dataflow id="982" from="StgValue_760" to="this_divisor_word_num_bits_addr_5" fromId="760" toId="177">
</dataflow>
<dataflow id="983" from="StgValue_820" to="this_divisor_word_num_bits_addr_5" fromId="820" toId="177">
</dataflow>
<dataflow id="984" from="v_load_3" to="store_ln521" fromId="172" toId="178">
</dataflow>
<dataflow id="985" from="this_divisor_word_num_bits_addr_5" to="store_ln521" fromId="177" toId="178">
</dataflow>
<dataflow id="986" from="na_divisor_word_num_bits" to="this_divisor_word_num_bits_addr_6" fromId="67" toId="179">
</dataflow>
<dataflow id="987" from="StgValue_760" to="this_divisor_word_num_bits_addr_6" fromId="760" toId="179">
</dataflow>
<dataflow id="988" from="StgValue_912" to="this_divisor_word_num_bits_addr_6" fromId="912" toId="179">
</dataflow>
<dataflow id="989" from="v_load_2" to="store_ln521" fromId="171" toId="180">
</dataflow>
<dataflow id="990" from="this_divisor_word_num_bits_addr_6" to="store_ln521" fromId="179" toId="180">
</dataflow>
<dataflow id="991" from="u_addr_6" to="u_load_5" fromId="163" toId="181">
</dataflow>
<dataflow id="992" from="u_addr_7" to="u_load_6" fromId="165" toId="182">
</dataflow>
<dataflow id="993" from="u" to="u_addr_8" fromId="739" toId="183">
</dataflow>
<dataflow id="994" from="StgValue_760" to="u_addr_8" fromId="760" toId="183">
</dataflow>
<dataflow id="995" from="StgValue_745" to="u_addr_8" fromId="745" toId="183">
</dataflow>
<dataflow id="996" from="u_addr_8" to="u_load_7" fromId="183" toId="184">
</dataflow>
<dataflow id="997" from="u_2" to="u_load_8" fromId="92" toId="185">
</dataflow>
<dataflow id="998" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_4" fromId="68" toId="186">
</dataflow>
<dataflow id="999" from="StgValue_760" to="this_numerator_word_num_bits_addr_4" fromId="760" toId="186">
</dataflow>
<dataflow id="1000" from="StgValue_958" to="this_numerator_word_num_bits_addr_4" fromId="958" toId="186">
</dataflow>
<dataflow id="1001" from="u_load_6" to="store_ln520" fromId="182" toId="187">
</dataflow>
<dataflow id="1002" from="this_numerator_word_num_bits_addr_4" to="store_ln520" fromId="186" toId="187">
</dataflow>
<dataflow id="1003" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_5" fromId="68" toId="188">
</dataflow>
<dataflow id="1004" from="StgValue_760" to="this_numerator_word_num_bits_addr_5" fromId="760" toId="188">
</dataflow>
<dataflow id="1005" from="StgValue_953" to="this_numerator_word_num_bits_addr_5" fromId="953" toId="188">
</dataflow>
<dataflow id="1006" from="u_load_5" to="store_ln520" fromId="181" toId="189">
</dataflow>
<dataflow id="1007" from="this_numerator_word_num_bits_addr_5" to="store_ln520" fromId="188" toId="189">
</dataflow>
<dataflow id="1008" from="v_addr_6" to="v_load_4" fromId="173" toId="190">
</dataflow>
<dataflow id="1009" from="v_addr_7" to="v_load_5" fromId="175" toId="191">
</dataflow>
<dataflow id="1010" from="v" to="v_addr_8" fromId="740" toId="192">
</dataflow>
<dataflow id="1011" from="StgValue_760" to="v_addr_8" fromId="760" toId="192">
</dataflow>
<dataflow id="1012" from="StgValue_745" to="v_addr_8" fromId="745" toId="192">
</dataflow>
<dataflow id="1013" from="v_addr_8" to="v_load_6" fromId="192" toId="193">
</dataflow>
<dataflow id="1014" from="v_27" to="v_load_7" fromId="93" toId="194">
</dataflow>
<dataflow id="1015" from="na_divisor_word_num_bits" to="this_divisor_word_num_bits_addr_3" fromId="67" toId="195">
</dataflow>
<dataflow id="1016" from="StgValue_760" to="this_divisor_word_num_bits_addr_3" fromId="760" toId="195">
</dataflow>
<dataflow id="1017" from="StgValue_958" to="this_divisor_word_num_bits_addr_3" fromId="958" toId="195">
</dataflow>
<dataflow id="1018" from="v_load_5" to="store_ln521" fromId="191" toId="196">
</dataflow>
<dataflow id="1019" from="this_divisor_word_num_bits_addr_3" to="store_ln521" fromId="195" toId="196">
</dataflow>
<dataflow id="1020" from="na_divisor_word_num_bits" to="this_divisor_word_num_bits_addr_4" fromId="67" toId="197">
</dataflow>
<dataflow id="1021" from="StgValue_760" to="this_divisor_word_num_bits_addr_4" fromId="760" toId="197">
</dataflow>
<dataflow id="1022" from="StgValue_953" to="this_divisor_word_num_bits_addr_4" fromId="953" toId="197">
</dataflow>
<dataflow id="1023" from="v_load_4" to="store_ln521" fromId="190" toId="198">
</dataflow>
<dataflow id="1024" from="this_divisor_word_num_bits_addr_4" to="store_ln521" fromId="197" toId="198">
</dataflow>
<dataflow id="1025" from="u_addr_8" to="u_load_7" fromId="183" toId="199">
</dataflow>
<dataflow id="1026" from="u_2" to="u_load_8" fromId="92" toId="200">
</dataflow>
<dataflow id="1027" from="u_load_8" to="store_ln520" fromId="200" toId="201">
</dataflow>
<dataflow id="1028" from="un" to="store_ln520" fromId="90" toId="201">
</dataflow>
<dataflow id="1029" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_3" fromId="68" toId="202">
</dataflow>
<dataflow id="1030" from="StgValue_760" to="this_numerator_word_num_bits_addr_3" fromId="760" toId="202">
</dataflow>
<dataflow id="1031" from="StgValue_745" to="this_numerator_word_num_bits_addr_3" fromId="745" toId="202">
</dataflow>
<dataflow id="1032" from="u_load_7" to="store_ln520" fromId="199" toId="203">
</dataflow>
<dataflow id="1033" from="this_numerator_word_num_bits_addr_3" to="store_ln520" fromId="202" toId="203">
</dataflow>
<dataflow id="1034" from="v_addr_8" to="v_load_6" fromId="192" toId="204">
</dataflow>
<dataflow id="1035" from="v_27" to="v_load_7" fromId="93" toId="205">
</dataflow>
<dataflow id="1036" from="v_load_7" to="store_ln521" fromId="205" toId="206">
</dataflow>
<dataflow id="1037" from="vn" to="store_ln521" fromId="89" toId="206">
</dataflow>
<dataflow id="1038" from="na_divisor_word_num_bits" to="this_divisor_word_num_bits_addr_2" fromId="67" toId="207">
</dataflow>
<dataflow id="1039" from="StgValue_760" to="this_divisor_word_num_bits_addr_2" fromId="760" toId="207">
</dataflow>
<dataflow id="1040" from="StgValue_745" to="this_divisor_word_num_bits_addr_2" fromId="745" toId="207">
</dataflow>
<dataflow id="1041" from="v_load_6" to="store_ln521" fromId="204" toId="208">
</dataflow>
<dataflow id="1042" from="this_divisor_word_num_bits_addr_2" to="store_ln521" fromId="207" toId="208">
</dataflow>
<dataflow id="1043" from="u_2" to="u_load_11" fromId="92" toId="210">
</dataflow>
<dataflow id="1044" from="u_load_11" to="shl_ln515" fromId="210" toId="211">
</dataflow>
<dataflow id="1045" from="sh_prom_i" to="shl_ln515" fromId="129" toId="211">
</dataflow>
<dataflow id="1046" from="shl_ln515" to="store_ln515" fromId="211" toId="212">
</dataflow>
<dataflow id="1047" from="un" to="store_ln515" fromId="90" toId="212">
</dataflow>
<dataflow id="1048" from="StgValue_766" to="i" fromId="766" toId="214">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1049" from="br_ln508" to="i" fromId="132" toId="214">
</dataflow>
<dataflow id="1050" from="add_ln508" to="i" fromId="219" toId="214">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1051" from="br_ln0" to="i" fromId="234" toId="214">
<BackEdge/>
</dataflow>
<dataflow id="1052" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="852" toId="215">
</dataflow>
<dataflow id="1053" from="StgValue_854" to="specpipeline_ln0" fromId="854" toId="215">
</dataflow>
<dataflow id="1054" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="215">
</dataflow>
<dataflow id="1055" from="StgValue_742" to="specpipeline_ln0" fromId="742" toId="215">
</dataflow>
<dataflow id="1056" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="215">
</dataflow>
<dataflow id="1057" from="p_str" to="specpipeline_ln0" fromId="860" toId="215">
</dataflow>
<dataflow id="1058" from="i" to="icmp_ln508" fromId="214" toId="216">
</dataflow>
<dataflow id="1059" from="StgValue_750" to="icmp_ln508" fromId="750" toId="216">
</dataflow>
<dataflow id="1060" from="_ssdm_op_SpecLoopTripCount" to="empty_75" fromId="768" toId="217">
</dataflow>
<dataflow id="1061" from="StgValue_892" to="empty_75" fromId="892" toId="217">
</dataflow>
<dataflow id="1062" from="StgValue_892" to="empty_75" fromId="892" toId="217">
</dataflow>
<dataflow id="1063" from="StgValue_892" to="empty_75" fromId="892" toId="217">
</dataflow>
<dataflow id="1064" from="icmp_ln508" to="br_ln508" fromId="216" toId="218">
</dataflow>
<dataflow id="1065" from="i" to="add_ln508" fromId="214" toId="219">
</dataflow>
<dataflow id="1066" from="StgValue_766" to="add_ln508" fromId="766" toId="219">
</dataflow>
<dataflow id="1067" from="i" to="i_cast6" fromId="214" toId="220">
</dataflow>
<dataflow id="1068" from="v" to="v_addr_9" fromId="740" toId="221">
</dataflow>
<dataflow id="1069" from="StgValue_760" to="v_addr_9" fromId="760" toId="221">
</dataflow>
<dataflow id="1070" from="i_cast6" to="v_addr_9" fromId="220" toId="221">
</dataflow>
<dataflow id="1071" from="v_addr_9" to="v_load_8" fromId="221" toId="222">
</dataflow>
<dataflow id="1072" from="add_ln508" to="zext_ln509" fromId="219" toId="223">
</dataflow>
<dataflow id="1073" from="v" to="v_addr_10" fromId="740" toId="224">
</dataflow>
<dataflow id="1074" from="StgValue_760" to="v_addr_10" fromId="760" toId="224">
</dataflow>
<dataflow id="1075" from="zext_ln509" to="v_addr_10" fromId="223" toId="224">
</dataflow>
<dataflow id="1076" from="v_addr_10" to="v_load_9" fromId="224" toId="225">
</dataflow>
<dataflow id="1077" from="_ssdm_op_SpecLoopName" to="specloopname_ln508" fromId="831" toId="226">
</dataflow>
<dataflow id="1079" from="empty_4" to="specloopname_ln508" fromId="1078" toId="226">
</dataflow>
<dataflow id="1080" from="v_addr_9" to="v_load_8" fromId="221" toId="227">
</dataflow>
<dataflow id="1081" from="v_load_8" to="shl_ln509" fromId="227" toId="228">
</dataflow>
<dataflow id="1082" from="sh_prom_i" to="shl_ln509" fromId="129" toId="228">
</dataflow>
<dataflow id="1083" from="v_addr_10" to="v_load_9" fromId="224" toId="229">
</dataflow>
<dataflow id="1084" from="v_load_9" to="lshr_ln509" fromId="229" toId="230">
</dataflow>
<dataflow id="1085" from="sh_prom26_i" to="lshr_ln509" fromId="131" toId="230">
</dataflow>
<dataflow id="1086" from="lshr_ln509" to="or_ln509" fromId="230" toId="231">
</dataflow>
<dataflow id="1087" from="shl_ln509" to="or_ln509" fromId="228" toId="231">
</dataflow>
<dataflow id="1088" from="na_divisor_word_num_bits" to="this_divisor_word_num_bits_addr_9" fromId="67" toId="232">
</dataflow>
<dataflow id="1089" from="StgValue_760" to="this_divisor_word_num_bits_addr_9" fromId="760" toId="232">
</dataflow>
<dataflow id="1090" from="i_cast6" to="this_divisor_word_num_bits_addr_9" fromId="220" toId="232">
</dataflow>
<dataflow id="1091" from="or_ln509" to="store_ln509" fromId="231" toId="233">
</dataflow>
<dataflow id="1092" from="this_divisor_word_num_bits_addr_9" to="store_ln509" fromId="232" toId="233">
</dataflow>
<dataflow id="1093" from="v_27" to="v_load_10" fromId="93" toId="235">
</dataflow>
<dataflow id="1094" from="u" to="u_addr_9" fromId="739" toId="236">
</dataflow>
<dataflow id="1095" from="StgValue_760" to="u_addr_9" fromId="760" toId="236">
</dataflow>
<dataflow id="1096" from="StgValue_892" to="u_addr_9" fromId="892" toId="236">
</dataflow>
<dataflow id="1097" from="u_addr_9" to="u_load_9" fromId="236" toId="237">
</dataflow>
<dataflow id="1098" from="v_27" to="v_load_10" fromId="93" toId="238">
</dataflow>
<dataflow id="1099" from="v_load_10" to="shl_ln510" fromId="238" toId="239">
</dataflow>
<dataflow id="1100" from="sh_prom_i" to="shl_ln510" fromId="129" toId="239">
</dataflow>
<dataflow id="1101" from="shl_ln510" to="store_ln510" fromId="239" toId="240">
</dataflow>
<dataflow id="1102" from="vn" to="store_ln510" fromId="89" toId="240">
</dataflow>
<dataflow id="1103" from="u_addr_9" to="u_load_9" fromId="236" toId="241">
</dataflow>
<dataflow id="1104" from="u_load_9" to="lshr_ln512" fromId="241" toId="242">
</dataflow>
<dataflow id="1105" from="sh_prom26_i" to="lshr_ln512" fromId="131" toId="242">
</dataflow>
<dataflow id="1106" from="lshr_ln512" to="store_ln512" fromId="242" toId="243">
</dataflow>
<dataflow id="1107" from="this_numerator_word_num_bits_addr_2" to="store_ln512" fromId="91" toId="243">
</dataflow>
<dataflow id="1108" from="u_load_9" to="empty_76" fromId="241" toId="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1109" from="br_ln513" to="empty_76" fromId="244" toId="245">
</dataflow>
<dataflow id="1110" from="u_load_10" to="empty_76" fromId="258" toId="245">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1111" from="br_ln0" to="empty_76" fromId="263" toId="245">
<BackEdge/>
</dataflow>
<dataflow id="1112" from="StgValue_766" to="i_7" fromId="766" toId="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1113" from="br_ln513" to="i_7" fromId="244" toId="246">
</dataflow>
<dataflow id="1114" from="add_ln513" to="i_7" fromId="251" toId="246">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1115" from="br_ln0" to="i_7" fromId="263" toId="246">
<BackEdge/>
</dataflow>
<dataflow id="1116" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="852" toId="247">
</dataflow>
<dataflow id="1117" from="StgValue_854" to="specpipeline_ln0" fromId="854" toId="247">
</dataflow>
<dataflow id="1118" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="247">
</dataflow>
<dataflow id="1119" from="StgValue_742" to="specpipeline_ln0" fromId="742" toId="247">
</dataflow>
<dataflow id="1120" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="247">
</dataflow>
<dataflow id="1121" from="p_str" to="specpipeline_ln0" fromId="860" toId="247">
</dataflow>
<dataflow id="1122" from="i_7" to="icmp_ln513" fromId="246" toId="248">
</dataflow>
<dataflow id="1123" from="StgValue_750" to="icmp_ln513" fromId="750" toId="248">
</dataflow>
<dataflow id="1124" from="_ssdm_op_SpecLoopTripCount" to="empty_77" fromId="768" toId="249">
</dataflow>
<dataflow id="1125" from="StgValue_892" to="empty_77" fromId="892" toId="249">
</dataflow>
<dataflow id="1126" from="StgValue_892" to="empty_77" fromId="892" toId="249">
</dataflow>
<dataflow id="1127" from="StgValue_892" to="empty_77" fromId="892" toId="249">
</dataflow>
<dataflow id="1128" from="icmp_ln513" to="br_ln513" fromId="248" toId="250">
</dataflow>
<dataflow id="1129" from="i_7" to="add_ln513" fromId="246" toId="251">
</dataflow>
<dataflow id="1130" from="StgValue_766" to="add_ln513" fromId="766" toId="251">
</dataflow>
<dataflow id="1131" from="add_ln513" to="zext_ln514" fromId="251" toId="252">
</dataflow>
<dataflow id="1132" from="u" to="u_addr_10" fromId="739" toId="253">
</dataflow>
<dataflow id="1133" from="StgValue_760" to="u_addr_10" fromId="760" toId="253">
</dataflow>
<dataflow id="1134" from="zext_ln514" to="u_addr_10" fromId="252" toId="253">
</dataflow>
<dataflow id="1135" from="u_addr_10" to="u_load_10" fromId="253" toId="254">
</dataflow>
<dataflow id="1136" from="i_7" to="i_53_cast9" fromId="246" toId="255">
</dataflow>
<dataflow id="1137" from="_ssdm_op_SpecLoopName" to="specloopname_ln513" fromId="831" toId="256">
</dataflow>
<dataflow id="1139" from="empty_3" to="specloopname_ln513" fromId="1138" toId="256">
</dataflow>
<dataflow id="1140" from="empty_76" to="shl_ln514" fromId="245" toId="257">
</dataflow>
<dataflow id="1141" from="sh_prom_i" to="shl_ln514" fromId="129" toId="257">
</dataflow>
<dataflow id="1142" from="u_addr_10" to="u_load_10" fromId="253" toId="258">
</dataflow>
<dataflow id="1143" from="u_load_10" to="lshr_ln514" fromId="258" toId="259">
</dataflow>
<dataflow id="1144" from="sh_prom26_i" to="lshr_ln514" fromId="131" toId="259">
</dataflow>
<dataflow id="1145" from="lshr_ln514" to="or_ln514" fromId="259" toId="260">
</dataflow>
<dataflow id="1146" from="shl_ln514" to="or_ln514" fromId="257" toId="260">
</dataflow>
<dataflow id="1147" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_10" fromId="68" toId="261">
</dataflow>
<dataflow id="1148" from="StgValue_760" to="this_numerator_word_num_bits_addr_10" fromId="760" toId="261">
</dataflow>
<dataflow id="1149" from="i_53_cast9" to="this_numerator_word_num_bits_addr_10" fromId="255" toId="261">
</dataflow>
<dataflow id="1150" from="or_ln514" to="store_ln514" fromId="260" toId="262">
</dataflow>
<dataflow id="1151" from="this_numerator_word_num_bits_addr_10" to="store_ln514" fromId="261" toId="262">
</dataflow>
<dataflow id="1152" from="u_2" to="u_load_11" fromId="92" toId="264">
</dataflow>
<dataflow id="1153" from="u_load_1" to="p_0_7" fromId="141" toId="265">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1154" from="br_ln0" to="p_0_7" fromId="209" toId="265">
</dataflow>
<dataflow id="1155" from="u_load_9" to="p_0_7" fromId="241" toId="265">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1156" from="br_ln516" to="p_0_7" fromId="213" toId="265">
</dataflow>
<dataflow id="1157" from="u_load_8" to="p_0_0" fromId="200" toId="266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1158" from="br_ln0" to="p_0_0" fromId="209" toId="266">
</dataflow>
<dataflow id="1159" from="u_load_11" to="p_0_0" fromId="210" toId="266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1160" from="br_ln516" to="p_0_0" fromId="213" toId="266">
</dataflow>
<dataflow id="1161" from="v_load_7" to="d_6" fromId="205" toId="267">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1162" from="br_ln0" to="d_6" fromId="209" toId="267">
</dataflow>
<dataflow id="1163" from="shl_ln510" to="d_6" fromId="239" toId="267">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1164" from="br_ln516" to="d_6" fromId="213" toId="267">
</dataflow>
<dataflow id="1165" from="d_6" to="d0" fromId="267" toId="268">
</dataflow>
<dataflow id="1166" from="na_num_numerator_words" to="zext_ln525" fromId="95" toId="269">
</dataflow>
<dataflow id="1167" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_11" fromId="68" toId="270">
</dataflow>
<dataflow id="1168" from="StgValue_760" to="this_numerator_word_num_bits_addr_11" fromId="760" toId="270">
</dataflow>
<dataflow id="1169" from="zext_ln525" to="this_numerator_word_num_bits_addr_11" fromId="269" toId="270">
</dataflow>
<dataflow id="1170" from="this_numerator_word_num_bits_addr_11" to="this_numerator_word_num_bits_load" fromId="270" toId="271">
</dataflow>
<dataflow id="1171" from="trunc_ln657" to="add_ln525" fromId="121" toId="272">
</dataflow>
<dataflow id="1172" from="StgValue_766" to="add_ln525" fromId="766" toId="272">
</dataflow>
<dataflow id="1173" from="add_ln525" to="zext_ln525_1" fromId="272" toId="273">
</dataflow>
<dataflow id="1174" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_12" fromId="68" toId="274">
</dataflow>
<dataflow id="1175" from="StgValue_760" to="this_numerator_word_num_bits_addr_12" fromId="760" toId="274">
</dataflow>
<dataflow id="1176" from="zext_ln525_1" to="this_numerator_word_num_bits_addr_12" fromId="273" toId="274">
</dataflow>
<dataflow id="1177" from="this_numerator_word_num_bits_addr_12" to="this_numerator_word_num_bits_load_1" fromId="274" toId="275">
</dataflow>
<dataflow id="1178" from="na_divisor_word_num_bits" to="this_divisor_word_num_bits_addr_10" fromId="67" toId="276">
</dataflow>
<dataflow id="1179" from="StgValue_760" to="this_divisor_word_num_bits_addr_10" fromId="760" toId="276">
</dataflow>
<dataflow id="1180" from="add_ln502" to="this_divisor_word_num_bits_addr_10" fromId="110" toId="276">
</dataflow>
<dataflow id="1181" from="this_divisor_word_num_bits_addr_10" to="this_divisor_word_num_bits_load" fromId="276" toId="277">
</dataflow>
<dataflow id="1182" from="this_numerator_word_num_bits_addr_11" to="this_numerator_word_num_bits_load" fromId="270" toId="278">
</dataflow>
<dataflow id="1183" from="this_numerator_word_num_bits_load" to="icmp_ln525" fromId="278" toId="279">
</dataflow>
<dataflow id="1184" from="StgValue_760" to="icmp_ln525" fromId="760" toId="279">
</dataflow>
<dataflow id="1185" from="this_numerator_word_num_bits_addr_12" to="this_numerator_word_num_bits_load_1" fromId="274" toId="280">
</dataflow>
<dataflow id="1186" from="this_divisor_word_num_bits_addr_10" to="this_divisor_word_num_bits_load" fromId="276" toId="281">
</dataflow>
<dataflow id="1187" from="this_numerator_word_num_bits_load_1" to="icmp_ln525_1" fromId="280" toId="282">
</dataflow>
<dataflow id="1188" from="this_divisor_word_num_bits_load" to="icmp_ln525_1" fromId="281" toId="282">
</dataflow>
<dataflow id="1189" from="na_num_numerator_words" to="na_num_numerator_words_1" fromId="95" toId="283">
</dataflow>
<dataflow id="1191" from="StgValue_1190" to="na_num_numerator_words_1" fromId="1190" toId="283">
</dataflow>
<dataflow id="1192" from="icmp_ln525" to="and_ln525" fromId="279" toId="284">
</dataflow>
<dataflow id="1193" from="icmp_ln525_1" to="and_ln525" fromId="282" toId="284">
</dataflow>
<dataflow id="1194" from="and_ln525" to="select_ln525" fromId="284" toId="285">
</dataflow>
<dataflow id="1195" from="na_num_numerator_words" to="select_ln525" fromId="95" toId="285">
</dataflow>
<dataflow id="1196" from="na_num_numerator_words_1" to="select_ln525" fromId="283" toId="285">
</dataflow>
<dataflow id="1197" from="select_ln525" to="zext_ln659" fromId="285" toId="286">
</dataflow>
<dataflow id="1198" from="select_ln525" to="trunc_ln659" fromId="285" toId="287">
</dataflow>
<dataflow id="1199" from="zext_ln659" to="icmp_ln659" fromId="286" toId="288">
</dataflow>
<dataflow id="1200" from="trunc_ln657_1" to="icmp_ln659" fromId="122" toId="288">
</dataflow>
<dataflow id="1201" from="icmp_ln659" to="br_ln659" fromId="288" toId="289">
</dataflow>
<dataflow id="1202" from="agg_result_1" to="agg_result_1_addr" fromId="738" toId="290">
</dataflow>
<dataflow id="1203" from="StgValue_760" to="agg_result_1_addr" fromId="760" toId="290">
</dataflow>
<dataflow id="1204" from="StgValue_760" to="agg_result_1_addr" fromId="760" toId="290">
</dataflow>
<dataflow id="1205" from="p_0_0" to="store_ln660" fromId="266" toId="291">
</dataflow>
<dataflow id="1206" from="agg_result_1_addr" to="store_ln660" fromId="290" toId="291">
</dataflow>
<dataflow id="1207" from="u" to="u_addr_11" fromId="739" toId="292">
</dataflow>
<dataflow id="1208" from="StgValue_760" to="u_addr_11" fromId="760" toId="292">
</dataflow>
<dataflow id="1209" from="StgValue_745" to="u_addr_11" fromId="745" toId="292">
</dataflow>
<dataflow id="1210" from="u_addr_11" to="u_load_12" fromId="292" toId="293">
</dataflow>
<dataflow id="1211" from="u" to="u_addr_12" fromId="739" toId="294">
</dataflow>
<dataflow id="1212" from="StgValue_760" to="u_addr_12" fromId="760" toId="294">
</dataflow>
<dataflow id="1213" from="StgValue_958" to="u_addr_12" fromId="958" toId="294">
</dataflow>
<dataflow id="1214" from="u_addr_12" to="u_load_13" fromId="294" toId="295">
</dataflow>
<dataflow id="1215" from="agg_result_1" to="agg_result_1_addr_7" fromId="738" toId="296">
</dataflow>
<dataflow id="1216" from="StgValue_760" to="agg_result_1_addr_7" fromId="760" toId="296">
</dataflow>
<dataflow id="1217" from="StgValue_892" to="agg_result_1_addr_7" fromId="892" toId="296">
</dataflow>
<dataflow id="1218" from="p_0_7" to="store_ln660" fromId="265" toId="297">
</dataflow>
<dataflow id="1219" from="agg_result_1_addr_7" to="store_ln660" fromId="296" toId="297">
</dataflow>
<dataflow id="1220" from="trunc_ln657_1" to="switch_ln662" fromId="122" toId="298">
</dataflow>
<dataflow id="1221" from="StgValue_742" to="switch_ln662" fromId="742" toId="298">
</dataflow>
<dataflow id="1223" from="StgValue_1222" to="switch_ln662" fromId="1222" toId="298">
</dataflow>
<dataflow id="1224" from="na_divisor_word_num_bits" to="this_divisor_word_num_bits_addr_11" fromId="67" toId="299">
</dataflow>
<dataflow id="1225" from="StgValue_760" to="this_divisor_word_num_bits_addr_11" fromId="760" toId="299">
</dataflow>
<dataflow id="1226" from="StgValue_745" to="this_divisor_word_num_bits_addr_11" fromId="745" toId="299">
</dataflow>
<dataflow id="1227" from="this_divisor_word_num_bits_addr_11" to="this_divisor_word_num_bits_load_1" fromId="299" toId="300">
</dataflow>
<dataflow id="1229" from="_ssdm_op_PartSelect.i8.i64.i32.i32" to="trunc_ln" fromId="1228" toId="301">
</dataflow>
<dataflow id="1230" from="d_6" to="trunc_ln" fromId="267" toId="301">
</dataflow>
<dataflow id="1232" from="StgValue_1231" to="trunc_ln" fromId="1231" toId="301">
</dataflow>
<dataflow id="1234" from="StgValue_1233" to="trunc_ln" fromId="1233" toId="301">
</dataflow>
<dataflow id="1235" from="trunc_ln" to="zext_ln609" fromId="301" toId="302">
</dataflow>
<dataflow id="1236" from="intx_internal_reciprocal_table" to="intx_internal_reciprocal_table_addr" fromId="741" toId="303">
</dataflow>
<dataflow id="1237" from="StgValue_760" to="intx_internal_reciprocal_table_addr" fromId="760" toId="303">
</dataflow>
<dataflow id="1238" from="zext_ln609" to="intx_internal_reciprocal_table_addr" fromId="302" toId="303">
</dataflow>
<dataflow id="1239" from="intx_internal_reciprocal_table_addr" to="v0" fromId="303" toId="304">
</dataflow>
<dataflow id="1240" from="u_addr_11" to="u_load_12" fromId="292" toId="306">
</dataflow>
<dataflow id="1241" from="agg_result_1" to="agg_result_1_addr_1" fromId="738" toId="307">
</dataflow>
<dataflow id="1242" from="StgValue_760" to="agg_result_1_addr_1" fromId="760" toId="307">
</dataflow>
<dataflow id="1243" from="StgValue_745" to="agg_result_1_addr_1" fromId="745" toId="307">
</dataflow>
<dataflow id="1244" from="u_load_12" to="store_ln660" fromId="306" toId="308">
</dataflow>
<dataflow id="1245" from="agg_result_1_addr_1" to="store_ln660" fromId="307" toId="308">
</dataflow>
<dataflow id="1246" from="u_addr_12" to="u_load_13" fromId="294" toId="309">
</dataflow>
<dataflow id="1247" from="agg_result_1" to="agg_result_1_addr_2" fromId="738" toId="310">
</dataflow>
<dataflow id="1248" from="StgValue_760" to="agg_result_1_addr_2" fromId="760" toId="310">
</dataflow>
<dataflow id="1249" from="StgValue_958" to="agg_result_1_addr_2" fromId="958" toId="310">
</dataflow>
<dataflow id="1250" from="u_load_13" to="store_ln660" fromId="309" toId="311">
</dataflow>
<dataflow id="1251" from="agg_result_1_addr_2" to="store_ln660" fromId="310" toId="311">
</dataflow>
<dataflow id="1252" from="u" to="u_addr_13" fromId="739" toId="312">
</dataflow>
<dataflow id="1253" from="StgValue_760" to="u_addr_13" fromId="760" toId="312">
</dataflow>
<dataflow id="1254" from="StgValue_953" to="u_addr_13" fromId="953" toId="312">
</dataflow>
<dataflow id="1255" from="u_addr_13" to="u_load_14" fromId="312" toId="313">
</dataflow>
<dataflow id="1256" from="u" to="u_addr_14" fromId="739" toId="314">
</dataflow>
<dataflow id="1257" from="StgValue_760" to="u_addr_14" fromId="760" toId="314">
</dataflow>
<dataflow id="1258" from="StgValue_820" to="u_addr_14" fromId="820" toId="314">
</dataflow>
<dataflow id="1259" from="u_addr_14" to="u_load_15" fromId="314" toId="315">
</dataflow>
<dataflow id="1260" from="u_addr_13" to="u_load_14" fromId="312" toId="316">
</dataflow>
<dataflow id="1261" from="agg_result_1" to="agg_result_1_addr_3" fromId="738" toId="317">
</dataflow>
<dataflow id="1262" from="StgValue_760" to="agg_result_1_addr_3" fromId="760" toId="317">
</dataflow>
<dataflow id="1263" from="StgValue_953" to="agg_result_1_addr_3" fromId="953" toId="317">
</dataflow>
<dataflow id="1264" from="u_load_14" to="store_ln660" fromId="316" toId="318">
</dataflow>
<dataflow id="1265" from="agg_result_1_addr_3" to="store_ln660" fromId="317" toId="318">
</dataflow>
<dataflow id="1266" from="u_addr_14" to="u_load_15" fromId="314" toId="319">
</dataflow>
<dataflow id="1267" from="agg_result_1" to="agg_result_1_addr_4" fromId="738" toId="320">
</dataflow>
<dataflow id="1268" from="StgValue_760" to="agg_result_1_addr_4" fromId="760" toId="320">
</dataflow>
<dataflow id="1269" from="StgValue_820" to="agg_result_1_addr_4" fromId="820" toId="320">
</dataflow>
<dataflow id="1270" from="u_load_15" to="store_ln660" fromId="319" toId="321">
</dataflow>
<dataflow id="1271" from="agg_result_1_addr_4" to="store_ln660" fromId="320" toId="321">
</dataflow>
<dataflow id="1272" from="u" to="u_addr_15" fromId="739" toId="322">
</dataflow>
<dataflow id="1273" from="StgValue_760" to="u_addr_15" fromId="760" toId="322">
</dataflow>
<dataflow id="1274" from="StgValue_912" to="u_addr_15" fromId="912" toId="322">
</dataflow>
<dataflow id="1275" from="u_addr_15" to="u_load_16" fromId="322" toId="323">
</dataflow>
<dataflow id="1276" from="u" to="u_addr_16" fromId="739" toId="324">
</dataflow>
<dataflow id="1277" from="StgValue_760" to="u_addr_16" fromId="760" toId="324">
</dataflow>
<dataflow id="1278" from="StgValue_897" to="u_addr_16" fromId="897" toId="324">
</dataflow>
<dataflow id="1279" from="u_addr_16" to="u_load_17" fromId="324" toId="325">
</dataflow>
<dataflow id="1280" from="u_addr_15" to="u_load_16" fromId="322" toId="326">
</dataflow>
<dataflow id="1281" from="agg_result_1" to="agg_result_1_addr_5" fromId="738" toId="327">
</dataflow>
<dataflow id="1282" from="StgValue_760" to="agg_result_1_addr_5" fromId="760" toId="327">
</dataflow>
<dataflow id="1283" from="StgValue_912" to="agg_result_1_addr_5" fromId="912" toId="327">
</dataflow>
<dataflow id="1284" from="u_load_16" to="store_ln660" fromId="326" toId="328">
</dataflow>
<dataflow id="1285" from="agg_result_1_addr_5" to="store_ln660" fromId="327" toId="328">
</dataflow>
<dataflow id="1286" from="u_addr_16" to="u_load_17" fromId="324" toId="329">
</dataflow>
<dataflow id="1287" from="agg_result_1" to="agg_result_1_addr_6" fromId="738" toId="330">
</dataflow>
<dataflow id="1288" from="StgValue_760" to="agg_result_1_addr_6" fromId="760" toId="330">
</dataflow>
<dataflow id="1289" from="StgValue_897" to="agg_result_1_addr_6" fromId="897" toId="330">
</dataflow>
<dataflow id="1290" from="u_load_17" to="store_ln660" fromId="329" toId="331">
</dataflow>
<dataflow id="1291" from="agg_result_1_addr_6" to="store_ln660" fromId="330" toId="331">
</dataflow>
<dataflow id="1292" from="this_divisor_word_num_bits_addr_11" to="this_divisor_word_num_bits_load_1" fromId="299" toId="333">
</dataflow>
<dataflow id="1294" from="udivrem_by2" to="call_ret1" fromId="1293" toId="334">
</dataflow>
<dataflow id="1295" from="na_numerator_word_num_bits" to="call_ret1" fromId="68" toId="334">
</dataflow>
<dataflow id="1296" from="trunc_ln659" to="call_ret1" fromId="287" toId="334">
</dataflow>
<dataflow id="1297" from="d_6" to="call_ret1" fromId="267" toId="334">
</dataflow>
<dataflow id="1298" from="this_divisor_word_num_bits_load_1" to="call_ret1" fromId="333" toId="334">
</dataflow>
<dataflow id="1299" from="intx_internal_reciprocal_table" to="call_ret1" fromId="741" toId="334">
</dataflow>
<dataflow id="1300" from="udivrem_by2" to="call_ret1" fromId="1293" toId="335">
</dataflow>
<dataflow id="1301" from="na_numerator_word_num_bits" to="call_ret1" fromId="68" toId="335">
</dataflow>
<dataflow id="1302" from="trunc_ln659" to="call_ret1" fromId="287" toId="335">
</dataflow>
<dataflow id="1303" from="d_6" to="call_ret1" fromId="267" toId="335">
</dataflow>
<dataflow id="1304" from="this_divisor_word_num_bits_load_1" to="call_ret1" fromId="333" toId="335">
</dataflow>
<dataflow id="1305" from="intx_internal_reciprocal_table" to="call_ret1" fromId="741" toId="335">
</dataflow>
<dataflow id="1306" from="call_ret1" to="x" fromId="335" toId="336">
</dataflow>
<dataflow id="1307" from="call_ret1" to="x_1" fromId="335" toId="337">
</dataflow>
<dataflow id="1308" from="na_shift" to="zext_ln295" fromId="126" toId="338">
</dataflow>
<dataflow id="1309" from="x" to="lshr_ln373" fromId="336" toId="339">
</dataflow>
<dataflow id="1310" from="zext_ln295" to="lshr_ln373" fromId="338" toId="339">
</dataflow>
<dataflow id="1311" from="x_1" to="shl_ln373_1" fromId="337" toId="340">
</dataflow>
<dataflow id="1312" from="StgValue_745" to="shl_ln373_1" fromId="745" toId="340">
</dataflow>
<dataflow id="1313" from="na_shift" to="xor_ln373" fromId="126" toId="341">
</dataflow>
<dataflow id="1315" from="StgValue_1314" to="xor_ln373" fromId="1314" toId="341">
</dataflow>
<dataflow id="1316" from="xor_ln373" to="zext_ln373" fromId="341" toId="342">
</dataflow>
<dataflow id="1317" from="shl_ln373_1" to="shl_ln373" fromId="340" toId="343">
</dataflow>
<dataflow id="1318" from="zext_ln373" to="shl_ln373" fromId="342" toId="343">
</dataflow>
<dataflow id="1319" from="shl_ln373" to="low" fromId="343" toId="344">
</dataflow>
<dataflow id="1320" from="lshr_ln373" to="low" fromId="339" toId="344">
</dataflow>
<dataflow id="1321" from="x_1" to="high" fromId="337" toId="345">
</dataflow>
<dataflow id="1322" from="zext_ln295" to="high" fromId="338" toId="345">
</dataflow>
<dataflow id="1323" from="StgValue_750" to="idx200" fromId="750" toId="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1324" from="br_ln29" to="idx200" fromId="346" toId="347">
</dataflow>
<dataflow id="1325" from="add_ln29_3" to="idx200" fromId="348" toId="347">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1326" from="br_ln29" to="idx200" fromId="355" toId="347">
<BackEdge/>
</dataflow>
<dataflow id="1327" from="idx200" to="add_ln29_3" fromId="347" toId="348">
</dataflow>
<dataflow id="1328" from="StgValue_756" to="add_ln29_3" fromId="756" toId="348">
</dataflow>
<dataflow id="1329" from="idx200" to="idx200_cast15" fromId="347" toId="349">
</dataflow>
<dataflow id="1330" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="852" toId="350">
</dataflow>
<dataflow id="1331" from="StgValue_854" to="specpipeline_ln0" fromId="854" toId="350">
</dataflow>
<dataflow id="1332" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="350">
</dataflow>
<dataflow id="1333" from="StgValue_742" to="specpipeline_ln0" fromId="742" toId="350">
</dataflow>
<dataflow id="1334" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="350">
</dataflow>
<dataflow id="1335" from="p_str" to="specpipeline_ln0" fromId="860" toId="350">
</dataflow>
<dataflow id="1336" from="agg_result_1" to="agg_result_1_addr_8" fromId="738" toId="351">
</dataflow>
<dataflow id="1337" from="StgValue_760" to="agg_result_1_addr_8" fromId="760" toId="351">
</dataflow>
<dataflow id="1338" from="idx200_cast15" to="agg_result_1_addr_8" fromId="349" toId="351">
</dataflow>
<dataflow id="1339" from="StgValue_760" to="store_ln29" fromId="760" toId="352">
</dataflow>
<dataflow id="1340" from="agg_result_1_addr_8" to="store_ln29" fromId="351" toId="352">
</dataflow>
<dataflow id="1341" from="idx200" to="icmp_ln29_3" fromId="347" toId="353">
</dataflow>
<dataflow id="1342" from="StgValue_766" to="icmp_ln29_3" fromId="766" toId="353">
</dataflow>
<dataflow id="1343" from="_ssdm_op_SpecLoopTripCount" to="empty_80" fromId="768" toId="354">
</dataflow>
<dataflow id="1344" from="StgValue_770" to="empty_80" fromId="770" toId="354">
</dataflow>
<dataflow id="1345" from="StgValue_770" to="empty_80" fromId="770" toId="354">
</dataflow>
<dataflow id="1346" from="StgValue_770" to="empty_80" fromId="770" toId="354">
</dataflow>
<dataflow id="1347" from="icmp_ln29_3" to="br_ln29" fromId="353" toId="355">
</dataflow>
<dataflow id="1348" from="i_11" to="i_10" fromId="358" toId="357">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1349" from="br_ln0" to="i_10" fromId="368" toId="357">
<BackEdge/>
</dataflow>
<dataflow id="1351" from="StgValue_1350" to="i_10" fromId="1350" toId="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1352" from="br_ln0" to="i_10" fromId="356" toId="357">
</dataflow>
<dataflow id="1353" from="i_10" to="i_11" fromId="357" toId="358">
</dataflow>
<dataflow id="1355" from="StgValue_1354" to="i_11" fromId="1354" toId="358">
</dataflow>
<dataflow id="1356" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="852" toId="359">
</dataflow>
<dataflow id="1357" from="StgValue_854" to="specpipeline_ln0" fromId="854" toId="359">
</dataflow>
<dataflow id="1358" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="359">
</dataflow>
<dataflow id="1359" from="StgValue_742" to="specpipeline_ln0" fromId="742" toId="359">
</dataflow>
<dataflow id="1360" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="359">
</dataflow>
<dataflow id="1361" from="p_str" to="specpipeline_ln0" fromId="860" toId="359">
</dataflow>
<dataflow id="1362" from="i_10" to="icmp_ln38" fromId="357" toId="360">
</dataflow>
<dataflow id="1364" from="StgValue_1363" to="icmp_ln38" fromId="1363" toId="360">
</dataflow>
<dataflow id="1365" from="_ssdm_op_SpecLoopTripCount" to="empty_81" fromId="768" toId="361">
</dataflow>
<dataflow id="1366" from="StgValue_958" to="empty_81" fromId="958" toId="361">
</dataflow>
<dataflow id="1367" from="StgValue_958" to="empty_81" fromId="958" toId="361">
</dataflow>
<dataflow id="1368" from="StgValue_958" to="empty_81" fromId="958" toId="361">
</dataflow>
<dataflow id="1369" from="icmp_ln38" to="br_ln38" fromId="360" toId="362">
</dataflow>
<dataflow id="1370" from="i_10" to="i_54_cast" fromId="357" toId="363">
</dataflow>
<dataflow id="1371" from="i_10" to="trunc_ln117_1" fromId="357" toId="364">
</dataflow>
<dataflow id="1372" from="trunc_ln117_1" to="select_ln39" fromId="364" toId="365">
</dataflow>
<dataflow id="1373" from="high" to="select_ln39" fromId="345" toId="365">
</dataflow>
<dataflow id="1374" from="low" to="select_ln39" fromId="344" toId="365">
</dataflow>
<dataflow id="1375" from="agg_result_1" to="agg_result_1_addr_17" fromId="738" toId="366">
</dataflow>
<dataflow id="1376" from="StgValue_760" to="agg_result_1_addr_17" fromId="760" toId="366">
</dataflow>
<dataflow id="1377" from="i_54_cast" to="agg_result_1_addr_17" fromId="363" toId="366">
</dataflow>
<dataflow id="1378" from="select_ln39" to="store_ln39" fromId="365" toId="367">
</dataflow>
<dataflow id="1379" from="agg_result_1_addr_17" to="store_ln39" fromId="366" toId="367">
</dataflow>
<dataflow id="1380" from="intx_internal_reciprocal_table_addr" to="v0" fromId="303" toId="370">
</dataflow>
<dataflow id="1381" from="v0" to="zext_ln609_1" fromId="370" toId="371">
</dataflow>
<dataflow id="1382" from="zext_ln609_1" to="mul_ln612" fromId="371" toId="372">
</dataflow>
<dataflow id="1383" from="zext_ln609_1" to="mul_ln612" fromId="371" toId="372">
</dataflow>
<dataflow id="1384" from="zext_ln609_1" to="mul_ln612" fromId="371" toId="373">
</dataflow>
<dataflow id="1385" from="zext_ln609_1" to="mul_ln612" fromId="371" toId="373">
</dataflow>
<dataflow id="1386" from="zext_ln609_1" to="mul_ln612" fromId="371" toId="374">
</dataflow>
<dataflow id="1387" from="zext_ln609_1" to="mul_ln612" fromId="371" toId="374">
</dataflow>
<dataflow id="1389" from="_ssdm_op_PartSelect.i40.i64.i32.i32" to="trunc_ln13" fromId="1388" toId="375">
</dataflow>
<dataflow id="1390" from="d_6" to="trunc_ln13" fromId="267" toId="375">
</dataflow>
<dataflow id="1392" from="StgValue_1391" to="trunc_ln13" fromId="1391" toId="375">
</dataflow>
<dataflow id="1393" from="StgValue_1314" to="trunc_ln13" fromId="1314" toId="375">
</dataflow>
<dataflow id="1394" from="trunc_ln13" to="zext_ln611" fromId="375" toId="376">
</dataflow>
<dataflow id="1395" from="zext_ln611" to="d40" fromId="376" toId="377">
</dataflow>
<dataflow id="1397" from="StgValue_1396" to="d40" fromId="1396" toId="377">
</dataflow>
<dataflow id="1398" from="d40" to="zext_ln611_2" fromId="377" toId="378">
</dataflow>
<dataflow id="1400" from="_ssdm_op_BitConcatenate.i22.i11.i11" to="shl_ln" fromId="1399" toId="379">
</dataflow>
<dataflow id="1401" from="v0" to="shl_ln" fromId="370" toId="379">
</dataflow>
<dataflow id="1403" from="StgValue_1402" to="shl_ln" fromId="1402" toId="379">
</dataflow>
<dataflow id="1404" from="zext_ln609_1" to="mul_ln612" fromId="371" toId="380">
</dataflow>
<dataflow id="1405" from="zext_ln609_1" to="mul_ln612" fromId="371" toId="380">
</dataflow>
<dataflow id="1406" from="mul_ln612" to="zext_ln612" fromId="380" toId="381">
</dataflow>
<dataflow id="1407" from="zext_ln611_2" to="mul_ln612_1" fromId="378" toId="382">
</dataflow>
<dataflow id="1408" from="zext_ln612" to="mul_ln612_1" fromId="381" toId="382">
</dataflow>
<dataflow id="1410" from="_ssdm_op_PartSelect.i22.i62.i32.i32" to="tmp_s" fromId="1409" toId="383">
</dataflow>
<dataflow id="1411" from="mul_ln612_1" to="tmp_s" fromId="382" toId="383">
</dataflow>
<dataflow id="1413" from="StgValue_1412" to="tmp_s" fromId="1412" toId="383">
</dataflow>
<dataflow id="1415" from="StgValue_1414" to="tmp_s" fromId="1414" toId="383">
</dataflow>
<dataflow id="1416" from="tmp_s" to="zext_ln612_13" fromId="383" toId="384">
</dataflow>
<dataflow id="1417" from="shl_ln" to="add_ln612" fromId="379" toId="385">
</dataflow>
<dataflow id="1419" from="StgValue_1418" to="add_ln612" fromId="1418" toId="385">
</dataflow>
<dataflow id="1420" from="add_ln612" to="zext_ln612_1" fromId="385" toId="386">
</dataflow>
<dataflow id="1421" from="zext_ln612_1" to="v1" fromId="386" toId="387">
</dataflow>
<dataflow id="1422" from="zext_ln612_13" to="v1" fromId="384" toId="387">
</dataflow>
<dataflow id="1423" from="d40" to="zext_ln611_1" fromId="377" toId="388">
</dataflow>
<dataflow id="1424" from="v1" to="sext_ln612" fromId="387" toId="389">
</dataflow>
<dataflow id="1425" from="sext_ln612" to="zext_ln612_14" fromId="389" toId="390">
</dataflow>
<dataflow id="1426" from="zext_ln611_1" to="mul_ln614" fromId="388" toId="391">
</dataflow>
<dataflow id="1427" from="zext_ln612_14" to="mul_ln614" fromId="390" toId="391">
</dataflow>
<dataflow id="1429" from="StgValue_1428" to="sub_ln614" fromId="1428" toId="392">
</dataflow>
<dataflow id="1430" from="mul_ln614" to="sub_ln614" fromId="391" toId="392">
</dataflow>
<dataflow id="1431" from="sub_ln614" to="mul_ln614_1" fromId="392" toId="393">
</dataflow>
<dataflow id="1432" from="zext_ln612_14" to="mul_ln614_1" fromId="390" toId="393">
</dataflow>
<dataflow id="1434" from="_ssdm_op_PartSelect.i17.i64.i32.i32" to="trunc_ln14" fromId="1433" toId="394">
</dataflow>
<dataflow id="1435" from="mul_ln614_1" to="trunc_ln14" fromId="393" toId="394">
</dataflow>
<dataflow id="1437" from="StgValue_1436" to="trunc_ln14" fromId="1436" toId="394">
</dataflow>
<dataflow id="1438" from="StgValue_1314" to="trunc_ln14" fromId="1314" toId="394">
</dataflow>
<dataflow id="1440" from="_ssdm_op_BitConcatenate.i36.i23.i13" to="tmp_3" fromId="1439" toId="395">
</dataflow>
<dataflow id="1441" from="v1" to="tmp_3" fromId="387" toId="395">
</dataflow>
<dataflow id="1443" from="StgValue_1442" to="tmp_3" fromId="1442" toId="395">
</dataflow>
<dataflow id="1444" from="tmp_3" to="sext_ln614" fromId="395" toId="396">
</dataflow>
<dataflow id="1445" from="sext_ln614" to="zext_ln614" fromId="396" toId="397">
</dataflow>
<dataflow id="1446" from="trunc_ln14" to="zext_ln614_1" fromId="394" toId="398">
</dataflow>
<dataflow id="1447" from="zext_ln614_1" to="v2" fromId="398" toId="399">
</dataflow>
<dataflow id="1448" from="zext_ln614" to="v2" fromId="397" toId="399">
</dataflow>
<dataflow id="1449" from="v2" to="zext_ln614_2" fromId="399" toId="400">
</dataflow>
<dataflow id="1450" from="d0" to="zext_ln616" fromId="268" toId="401">
</dataflow>
<dataflow id="1452" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="lshr_ln" fromId="1451" toId="402">
</dataflow>
<dataflow id="1453" from="d_6" to="lshr_ln" fromId="267" toId="402">
</dataflow>
<dataflow id="1454" from="StgValue_742" to="lshr_ln" fromId="742" toId="402">
</dataflow>
<dataflow id="1455" from="StgValue_1314" to="lshr_ln" fromId="1314" toId="402">
</dataflow>
<dataflow id="1456" from="lshr_ln" to="zext_ln617" fromId="402" toId="403">
</dataflow>
<dataflow id="1457" from="zext_ln617" to="d63" fromId="403" toId="404">
</dataflow>
<dataflow id="1458" from="zext_ln616" to="d63" fromId="401" toId="404">
</dataflow>
<dataflow id="1459" from="zext_ln614_2" to="mul_ln618" fromId="400" toId="405">
</dataflow>
<dataflow id="1460" from="d63" to="mul_ln618" fromId="404" toId="405">
</dataflow>
<dataflow id="1461" from="v2" to="trunc_ln619" fromId="399" toId="406">
</dataflow>
<dataflow id="1463" from="_ssdm_op_PartSelect.i45.i46.i32.i32" to="trunc_ln15" fromId="1462" toId="407">
</dataflow>
<dataflow id="1464" from="v2" to="trunc_ln15" fromId="399" toId="407">
</dataflow>
<dataflow id="1465" from="StgValue_742" to="trunc_ln15" fromId="742" toId="407">
</dataflow>
<dataflow id="1467" from="StgValue_1466" to="trunc_ln15" fromId="1466" toId="407">
</dataflow>
<dataflow id="1468" from="d0" to="select_ln618" fromId="268" toId="408">
</dataflow>
<dataflow id="1470" from="StgValue_1469" to="select_ln618" fromId="1469" toId="408">
</dataflow>
<dataflow id="1472" from="StgValue_1471" to="select_ln618" fromId="1471" toId="408">
</dataflow>
<dataflow id="1473" from="trunc_ln15" to="and_ln618" fromId="407" toId="409">
</dataflow>
<dataflow id="1474" from="select_ln618" to="and_ln618" fromId="408" toId="409">
</dataflow>
<dataflow id="1475" from="and_ln618" to="zext_ln618" fromId="409" toId="410">
</dataflow>
<dataflow id="1476" from="zext_ln618" to="e" fromId="410" toId="411">
</dataflow>
<dataflow id="1477" from="mul_ln618" to="e" fromId="405" toId="411">
</dataflow>
<dataflow id="1478" from="v2" to="zext_ln397" fromId="399" toId="412">
</dataflow>
<dataflow id="1479" from="e" to="zext_ln397_1" fromId="411" toId="413">
</dataflow>
<dataflow id="1480" from="zext_ln397_1" to="x_28" fromId="413" toId="414">
</dataflow>
<dataflow id="1481" from="zext_ln397" to="x_28" fromId="412" toId="414">
</dataflow>
<dataflow id="1483" from="_ssdm_op_PartSelect.i45.i110.i32.i32" to="trunc_ln16" fromId="1482" toId="415">
</dataflow>
<dataflow id="1484" from="x_28" to="trunc_ln16" fromId="414" toId="415">
</dataflow>
<dataflow id="1486" from="StgValue_1485" to="trunc_ln16" fromId="1485" toId="415">
</dataflow>
<dataflow id="1488" from="StgValue_1487" to="trunc_ln16" fromId="1487" toId="415">
</dataflow>
<dataflow id="1489" from="trunc_ln16" to="zext_ln619" fromId="415" toId="416">
</dataflow>
<dataflow id="1491" from="_ssdm_op_BitConcatenate.i64.i33.i31" to="shl_ln5" fromId="1490" toId="417">
</dataflow>
<dataflow id="1492" from="trunc_ln619" to="shl_ln5" fromId="406" toId="417">
</dataflow>
<dataflow id="1494" from="StgValue_1493" to="shl_ln5" fromId="1493" toId="417">
</dataflow>
<dataflow id="1495" from="shl_ln5" to="v3" fromId="417" toId="418">
</dataflow>
<dataflow id="1496" from="zext_ln619" to="v3" fromId="416" toId="418">
</dataflow>
<dataflow id="1497" from="v3" to="zext_ln397_2" fromId="418" toId="419">
</dataflow>
<dataflow id="1498" from="d_6" to="zext_ln397_3" fromId="267" toId="420">
</dataflow>
<dataflow id="1499" from="zext_ln397_2" to="x_30" fromId="419" toId="421">
</dataflow>
<dataflow id="1500" from="zext_ln397_3" to="x_30" fromId="420" toId="421">
</dataflow>
<dataflow id="1501" from="select_ln177" to="s_word_num_bits_1_2_i" fromId="439" toId="423">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1502" from="br_ln0" to="s_word_num_bits_1_2_i" fromId="442" toId="423">
<BackEdge/>
</dataflow>
<dataflow id="1503" from="StgValue_760" to="s_word_num_bits_1_2_i" fromId="760" toId="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1504" from="br_ln173" to="s_word_num_bits_1_2_i" fromId="422" toId="423">
</dataflow>
<dataflow id="1505" from="i_9" to="i_8" fromId="426" toId="424">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1506" from="br_ln0" to="i_8" fromId="442" toId="424">
<BackEdge/>
</dataflow>
<dataflow id="1507" from="StgValue_1350" to="i_8" fromId="1350" toId="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1508" from="br_ln173" to="i_8" fromId="422" toId="424">
</dataflow>
<dataflow id="1509" from="k_5" to="k" fromId="441" toId="425">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1510" from="br_ln0" to="k" fromId="442" toId="425">
<BackEdge/>
</dataflow>
<dataflow id="1512" from="StgValue_1511" to="k" fromId="1511" toId="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1513" from="br_ln173" to="k" fromId="422" toId="425">
</dataflow>
<dataflow id="1514" from="i_8" to="i_9" fromId="424" toId="426">
</dataflow>
<dataflow id="1515" from="StgValue_1354" to="i_9" fromId="1354" toId="426">
</dataflow>
<dataflow id="1516" from="i_8" to="icmp_ln173" fromId="424" toId="427">
</dataflow>
<dataflow id="1517" from="StgValue_1363" to="icmp_ln173" fromId="1363" toId="427">
</dataflow>
<dataflow id="1518" from="_ssdm_op_SpecLoopTripCount" to="empty_78" fromId="768" toId="428">
</dataflow>
<dataflow id="1519" from="StgValue_958" to="empty_78" fromId="958" toId="428">
</dataflow>
<dataflow id="1520" from="StgValue_958" to="empty_78" fromId="958" toId="428">
</dataflow>
<dataflow id="1521" from="StgValue_958" to="empty_78" fromId="958" toId="428">
</dataflow>
<dataflow id="1522" from="icmp_ln173" to="br_ln173" fromId="427" toId="429">
</dataflow>
<dataflow id="1523" from="i_8" to="trunc_ln117" fromId="424" toId="430">
</dataflow>
<dataflow id="1525" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_4" fromId="1524" toId="431">
</dataflow>
<dataflow id="1526" from="x_30" to="tmp_4" fromId="421" toId="431">
</dataflow>
<dataflow id="1527" from="StgValue_886" to="tmp_4" fromId="886" toId="431">
</dataflow>
<dataflow id="1529" from="StgValue_1528" to="tmp_4" fromId="1528" toId="431">
</dataflow>
<dataflow id="1530" from="x_30" to="trunc_ln175" fromId="421" toId="432">
</dataflow>
<dataflow id="1531" from="trunc_ln117" to="select_ln175" fromId="430" toId="433">
</dataflow>
<dataflow id="1532" from="tmp_4" to="select_ln175" fromId="431" toId="433">
</dataflow>
<dataflow id="1533" from="trunc_ln175" to="select_ln175" fromId="432" toId="433">
</dataflow>
<dataflow id="1534" from="trunc_ln117" to="select_ln175_1" fromId="430" toId="434">
</dataflow>
<dataflow id="1535" from="StgValue_760" to="select_ln175_1" fromId="760" toId="434">
</dataflow>
<dataflow id="1536" from="d_6" to="select_ln175_1" fromId="267" toId="434">
</dataflow>
<dataflow id="1537" from="select_ln175_1" to="add_ln175" fromId="434" toId="435">
</dataflow>
<dataflow id="1538" from="select_ln175" to="add_ln175" fromId="433" toId="435">
</dataflow>
<dataflow id="1539" from="add_ln175" to="k1" fromId="435" toId="436">
</dataflow>
<dataflow id="1540" from="select_ln175" to="k1" fromId="433" toId="436">
</dataflow>
<dataflow id="1541" from="k" to="zext_ln177" fromId="425" toId="437">
</dataflow>
<dataflow id="1542" from="add_ln175" to="add_ln177" fromId="435" toId="438">
</dataflow>
<dataflow id="1543" from="zext_ln177" to="add_ln177" fromId="437" toId="438">
</dataflow>
<dataflow id="1544" from="trunc_ln117" to="select_ln177" fromId="430" toId="439">
</dataflow>
<dataflow id="1545" from="add_ln177" to="select_ln177" fromId="438" toId="439">
</dataflow>
<dataflow id="1546" from="s_word_num_bits_1_2_i" to="select_ln177" fromId="423" toId="439">
</dataflow>
<dataflow id="1547" from="add_ln177" to="icmp_ln178" fromId="438" toId="440">
</dataflow>
<dataflow id="1548" from="zext_ln177" to="icmp_ln178" fromId="437" toId="440">
</dataflow>
<dataflow id="1549" from="icmp_ln178" to="k_5" fromId="440" toId="441">
</dataflow>
<dataflow id="1550" from="k1" to="k_5" fromId="436" toId="441">
</dataflow>
<dataflow id="1551" from="v3" to="sub_ln621" fromId="418" toId="443">
</dataflow>
<dataflow id="1552" from="d_6" to="sub_ln621" fromId="267" toId="443">
</dataflow>
<dataflow id="1553" from="sub_ln621" to="v4" fromId="443" toId="444">
</dataflow>
<dataflow id="1554" from="s_word_num_bits_1_2_i" to="v4" fromId="423" toId="444">
</dataflow>
<dataflow id="1555" from="trunc_ln659" to="add_ln543" fromId="287" toId="445">
</dataflow>
<dataflow id="1556" from="StgValue_766" to="add_ln543" fromId="766" toId="445">
</dataflow>
<dataflow id="1557" from="add_ln543" to="zext_ln543" fromId="445" toId="446">
</dataflow>
<dataflow id="1558" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_13" fromId="68" toId="447">
</dataflow>
<dataflow id="1559" from="StgValue_760" to="this_numerator_word_num_bits_addr_13" fromId="760" toId="447">
</dataflow>
<dataflow id="1560" from="zext_ln543" to="this_numerator_word_num_bits_addr_13" fromId="446" toId="447">
</dataflow>
<dataflow id="1561" from="this_numerator_word_num_bits_addr_13" to="rem" fromId="447" toId="448">
</dataflow>
<dataflow id="1562" from="StgValue_760" to="store_ln544" fromId="760" toId="449">
</dataflow>
<dataflow id="1563" from="this_numerator_word_num_bits_addr_13" to="store_ln544" fromId="447" toId="449">
</dataflow>
<dataflow id="1564" from="StgValue_760" to="store_ln0" fromId="760" toId="450">
</dataflow>
<dataflow id="1565" from="reuse_reg" to="store_ln0" fromId="66" toId="450">
</dataflow>
<dataflow id="1566" from="StgValue_844" to="store_ln0" fromId="844" toId="451">
</dataflow>
<dataflow id="1567" from="reuse_addr_reg" to="store_ln0" fromId="65" toId="451">
</dataflow>
<dataflow id="1568" from="this_numerator_word_num_bits_addr_13" to="rem" fromId="447" toId="452">
</dataflow>
<dataflow id="1569" from="select_ln525" to="add_ln546" fromId="285" toId="453">
</dataflow>
<dataflow id="1571" from="StgValue_1570" to="add_ln546" fromId="1570" toId="453">
</dataflow>
<dataflow id="1572" from="add_ln546" to="sext_ln397" fromId="453" toId="454">
</dataflow>
<dataflow id="1573" from="sext_ln397" to="zext_ln397_33" fromId="454" toId="455">
</dataflow>
<dataflow id="1574" from="v4" to="zext_ln397_4" fromId="444" toId="456">
</dataflow>
<dataflow id="1575" from="rem" to="high_assign_2" fromId="452" toId="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1576" from="br_ln547" to="high_assign_2" fromId="457" toId="458">
</dataflow>
<dataflow id="1577" from="r_49" to="high_assign_2" fromId="496" toId="458">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1578" from="br_ln550" to="high_assign_2" fromId="500" toId="458">
<BackEdge/>
</dataflow>
<dataflow id="1579" from="StgValue_856" to="idx202" fromId="856" toId="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1580" from="br_ln547" to="idx202" fromId="457" toId="459">
</dataflow>
<dataflow id="1581" from="add_ln550" to="idx202" fromId="460" toId="459">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1582" from="br_ln550" to="idx202" fromId="500" toId="459">
<BackEdge/>
</dataflow>
<dataflow id="1583" from="idx202" to="add_ln550" fromId="459" toId="460">
</dataflow>
<dataflow id="1584" from="StgValue_854" to="add_ln550" fromId="854" toId="460">
</dataflow>
<dataflow id="1585" from="idx202" to="sext_ln546" fromId="459" toId="461">
</dataflow>
<dataflow id="1586" from="sext_ln546" to="add_ln546_1" fromId="461" toId="462">
</dataflow>
<dataflow id="1587" from="zext_ln397_33" to="add_ln546_1" fromId="455" toId="462">
</dataflow>
<dataflow id="1588" from="add_ln546_1" to="zext_ln546" fromId="462" toId="463">
</dataflow>
<dataflow id="1589" from="na_numerator_word_num_bits" to="it" fromId="68" toId="464">
</dataflow>
<dataflow id="1590" from="StgValue_760" to="it" fromId="760" toId="464">
</dataflow>
<dataflow id="1591" from="zext_ln546" to="it" fromId="463" toId="464">
</dataflow>
<dataflow id="1592" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="65" toId="465">
</dataflow>
<dataflow id="1593" from="it" to="it_load" fromId="464" toId="466">
</dataflow>
<dataflow id="1594" from="reuse_addr_reg_load" to="addr_cmp" fromId="465" toId="467">
</dataflow>
<dataflow id="1595" from="zext_ln546" to="addr_cmp" fromId="463" toId="467">
</dataflow>
<dataflow id="1596" from="high_assign_2" to="zext_ln397_5" fromId="458" toId="468">
</dataflow>
<dataflow id="1597" from="zext_ln397_5" to="mul_ln397" fromId="468" toId="469">
</dataflow>
<dataflow id="1598" from="zext_ln397_4" to="mul_ln397" fromId="456" toId="469">
</dataflow>
<dataflow id="1599" from="mul_ln397" to="q" fromId="469" toId="470">
</dataflow>
<dataflow id="1600" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="q_1" fromId="1524" toId="471">
</dataflow>
<dataflow id="1601" from="mul_ln397" to="q_1" fromId="469" toId="471">
</dataflow>
<dataflow id="1602" from="StgValue_886" to="q_1" fromId="886" toId="471">
</dataflow>
<dataflow id="1603" from="StgValue_1528" to="q_1" fromId="1528" toId="471">
</dataflow>
<dataflow id="1604" from="zext_ln546" to="store_ln546" fromId="463" toId="472">
</dataflow>
<dataflow id="1605" from="reuse_addr_reg" to="store_ln546" fromId="65" toId="472">
</dataflow>
<dataflow id="1606" from="add_ln546_1" to="icmp_ln550" fromId="462" toId="473">
</dataflow>
<dataflow id="1608" from="StgValue_1607" to="icmp_ln550" fromId="1607" toId="473">
</dataflow>
<dataflow id="1609" from="reuse_reg" to="reuse_reg_load" fromId="66" toId="474">
</dataflow>
<dataflow id="1610" from="it" to="it_load" fromId="464" toId="475">
</dataflow>
<dataflow id="1611" from="addr_cmp" to="reuse_select" fromId="467" toId="476">
</dataflow>
<dataflow id="1612" from="reuse_reg_load" to="reuse_select" fromId="474" toId="476">
</dataflow>
<dataflow id="1613" from="it_load" to="reuse_select" fromId="475" toId="476">
</dataflow>
<dataflow id="1614" from="reuse_select" to="q_22" fromId="476" toId="477">
</dataflow>
<dataflow id="1615" from="q" to="q_22" fromId="470" toId="477">
</dataflow>
<dataflow id="1616" from="q_22" to="icmp_ln176" fromId="477" toId="478">
</dataflow>
<dataflow id="1617" from="q" to="icmp_ln176" fromId="470" toId="478">
</dataflow>
<dataflow id="1618" from="icmp_ln176" to="zext_ln177_1" fromId="478" toId="479">
</dataflow>
<dataflow id="1619" from="high_assign_2" to="add_ln177_2" fromId="458" toId="480">
</dataflow>
<dataflow id="1620" from="zext_ln177_1" to="add_ln177_2" fromId="479" toId="480">
</dataflow>
<dataflow id="1621" from="add_ln177_2" to="add_ln177_1" fromId="480" toId="481">
</dataflow>
<dataflow id="1622" from="q_1" to="add_ln177_1" fromId="471" toId="481">
</dataflow>
<dataflow id="1623" from="add_ln177_1" to="q_23" fromId="481" toId="482">
</dataflow>
<dataflow id="1624" from="StgValue_745" to="q_23" fromId="745" toId="482">
</dataflow>
<dataflow id="1625" from="q_23" to="mul_ln663" fromId="482" toId="483">
</dataflow>
<dataflow id="1626" from="d_6" to="mul_ln663" fromId="267" toId="483">
</dataflow>
<dataflow id="1627" from="reuse_select" to="r" fromId="476" toId="484">
</dataflow>
<dataflow id="1628" from="mul_ln663" to="r" fromId="483" toId="484">
</dataflow>
<dataflow id="1629" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="852" toId="485">
</dataflow>
<dataflow id="1630" from="StgValue_854" to="specpipeline_ln0" fromId="854" toId="485">
</dataflow>
<dataflow id="1631" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="485">
</dataflow>
<dataflow id="1632" from="StgValue_742" to="specpipeline_ln0" fromId="742" toId="485">
</dataflow>
<dataflow id="1633" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="485">
</dataflow>
<dataflow id="1634" from="p_str" to="specpipeline_ln0" fromId="860" toId="485">
</dataflow>
<dataflow id="1635" from="_ssdm_op_SpecLoopName" to="specloopname_ln546" fromId="831" toId="486">
</dataflow>
<dataflow id="1637" from="empty_2" to="specloopname_ln546" fromId="1636" toId="486">
</dataflow>
<dataflow id="1638" from="r" to="icmp_ln665" fromId="484" toId="487">
</dataflow>
<dataflow id="1639" from="q_22" to="icmp_ln665" fromId="477" toId="487">
</dataflow>
<dataflow id="1640" from="r" to="r_45" fromId="484" toId="488">
</dataflow>
<dataflow id="1641" from="d_6" to="r_45" fromId="267" toId="488">
</dataflow>
<dataflow id="1642" from="icmp_ln665" to="select_ln665" fromId="487" toId="489">
</dataflow>
<dataflow id="1643" from="add_ln177_1" to="select_ln665" fromId="481" toId="489">
</dataflow>
<dataflow id="1644" from="q_23" to="select_ln665" fromId="482" toId="489">
</dataflow>
<dataflow id="1645" from="icmp_ln665" to="r_46" fromId="487" toId="490">
</dataflow>
<dataflow id="1646" from="r_45" to="r_46" fromId="488" toId="490">
</dataflow>
<dataflow id="1647" from="r" to="r_46" fromId="484" toId="490">
</dataflow>
<dataflow id="1648" from="r_46" to="icmp_ln671" fromId="490" toId="491">
</dataflow>
<dataflow id="1649" from="d_6" to="icmp_ln671" fromId="267" toId="491">
</dataflow>
<dataflow id="1650" from="icmp_ln671" to="xor_ln671" fromId="491" toId="492">
</dataflow>
<dataflow id="1651" from="StgValue_879" to="xor_ln671" fromId="879" toId="492">
</dataflow>
<dataflow id="1652" from="select_ln665" to="add_ln673" fromId="489" toId="493">
</dataflow>
<dataflow id="1653" from="StgValue_745" to="add_ln673" fromId="745" toId="493">
</dataflow>
<dataflow id="1654" from="r_46" to="r_47" fromId="490" toId="494">
</dataflow>
<dataflow id="1655" from="d_6" to="r_47" fromId="267" toId="494">
</dataflow>
<dataflow id="1656" from="xor_ln671" to="select_ln671" fromId="492" toId="495">
</dataflow>
<dataflow id="1657" from="add_ln673" to="select_ln671" fromId="493" toId="495">
</dataflow>
<dataflow id="1658" from="select_ln665" to="select_ln671" fromId="489" toId="495">
</dataflow>
<dataflow id="1659" from="xor_ln671" to="r_49" fromId="492" toId="496">
</dataflow>
<dataflow id="1660" from="r_47" to="r_49" fromId="494" toId="496">
</dataflow>
<dataflow id="1661" from="r_46" to="r_49" fromId="490" toId="496">
</dataflow>
<dataflow id="1662" from="select_ln671" to="store_ln299" fromId="495" toId="497">
</dataflow>
<dataflow id="1663" from="it" to="store_ln299" fromId="464" toId="497">
</dataflow>
<dataflow id="1664" from="select_ln671" to="store_ln671" fromId="495" toId="498">
</dataflow>
<dataflow id="1665" from="reuse_reg" to="store_ln671" fromId="66" toId="498">
</dataflow>
<dataflow id="1666" from="_ssdm_op_SpecLoopTripCount" to="empty_79" fromId="768" toId="499">
</dataflow>
<dataflow id="1667" from="StgValue_745" to="empty_79" fromId="745" toId="499">
</dataflow>
<dataflow id="1668" from="StgValue_770" to="empty_79" fromId="770" toId="499">
</dataflow>
<dataflow id="1669" from="StgValue_760" to="empty_79" fromId="760" toId="499">
</dataflow>
<dataflow id="1670" from="icmp_ln550" to="br_ln550" fromId="473" toId="500">
</dataflow>
<dataflow id="1671" from="agg_result_1" to="agg_result_1_addr_10" fromId="738" toId="501">
</dataflow>
<dataflow id="1672" from="StgValue_760" to="agg_result_1_addr_10" fromId="760" toId="501">
</dataflow>
<dataflow id="1673" from="StgValue_745" to="agg_result_1_addr_10" fromId="745" toId="501">
</dataflow>
<dataflow id="1674" from="StgValue_760" to="store_ln0" fromId="760" toId="502">
</dataflow>
<dataflow id="1675" from="agg_result_1_addr_10" to="store_ln0" fromId="501" toId="502">
</dataflow>
<dataflow id="1676" from="agg_result_1" to="agg_result_1_addr_11" fromId="738" toId="503">
</dataflow>
<dataflow id="1677" from="StgValue_760" to="agg_result_1_addr_11" fromId="760" toId="503">
</dataflow>
<dataflow id="1678" from="StgValue_958" to="agg_result_1_addr_11" fromId="958" toId="503">
</dataflow>
<dataflow id="1679" from="StgValue_760" to="store_ln0" fromId="760" toId="504">
</dataflow>
<dataflow id="1680" from="agg_result_1_addr_11" to="store_ln0" fromId="503" toId="504">
</dataflow>
<dataflow id="1681" from="na_shift" to="zext_ln666" fromId="126" toId="505">
</dataflow>
<dataflow id="1682" from="r_49" to="lshr_ln666" fromId="496" toId="506">
</dataflow>
<dataflow id="1683" from="zext_ln666" to="lshr_ln666" fromId="505" toId="506">
</dataflow>
<dataflow id="1684" from="agg_result_1" to="agg_result_1_addr_12" fromId="738" toId="507">
</dataflow>
<dataflow id="1685" from="StgValue_760" to="agg_result_1_addr_12" fromId="760" toId="507">
</dataflow>
<dataflow id="1686" from="StgValue_953" to="agg_result_1_addr_12" fromId="953" toId="507">
</dataflow>
<dataflow id="1687" from="StgValue_760" to="store_ln0" fromId="760" toId="508">
</dataflow>
<dataflow id="1688" from="agg_result_1_addr_12" to="store_ln0" fromId="507" toId="508">
</dataflow>
<dataflow id="1689" from="agg_result_1" to="agg_result_1_addr_13" fromId="738" toId="509">
</dataflow>
<dataflow id="1690" from="StgValue_760" to="agg_result_1_addr_13" fromId="760" toId="509">
</dataflow>
<dataflow id="1691" from="StgValue_820" to="agg_result_1_addr_13" fromId="820" toId="509">
</dataflow>
<dataflow id="1692" from="StgValue_760" to="store_ln0" fromId="760" toId="510">
</dataflow>
<dataflow id="1693" from="agg_result_1_addr_13" to="store_ln0" fromId="509" toId="510">
</dataflow>
<dataflow id="1694" from="agg_result_1" to="agg_result_1_addr_14" fromId="738" toId="511">
</dataflow>
<dataflow id="1695" from="StgValue_760" to="agg_result_1_addr_14" fromId="760" toId="511">
</dataflow>
<dataflow id="1696" from="StgValue_912" to="agg_result_1_addr_14" fromId="912" toId="511">
</dataflow>
<dataflow id="1697" from="StgValue_760" to="store_ln0" fromId="760" toId="512">
</dataflow>
<dataflow id="1698" from="agg_result_1_addr_14" to="store_ln0" fromId="511" toId="512">
</dataflow>
<dataflow id="1699" from="agg_result_1" to="agg_result_1_addr_15" fromId="738" toId="513">
</dataflow>
<dataflow id="1700" from="StgValue_760" to="agg_result_1_addr_15" fromId="760" toId="513">
</dataflow>
<dataflow id="1701" from="StgValue_897" to="agg_result_1_addr_15" fromId="897" toId="513">
</dataflow>
<dataflow id="1702" from="StgValue_760" to="store_ln0" fromId="760" toId="514">
</dataflow>
<dataflow id="1703" from="agg_result_1_addr_15" to="store_ln0" fromId="513" toId="514">
</dataflow>
<dataflow id="1704" from="agg_result_1" to="agg_result_1_addr_9" fromId="738" toId="515">
</dataflow>
<dataflow id="1705" from="StgValue_760" to="agg_result_1_addr_9" fromId="760" toId="515">
</dataflow>
<dataflow id="1706" from="StgValue_760" to="agg_result_1_addr_9" fromId="760" toId="515">
</dataflow>
<dataflow id="1707" from="agg_result_1" to="agg_result_1_addr_16" fromId="738" toId="516">
</dataflow>
<dataflow id="1708" from="StgValue_760" to="agg_result_1_addr_16" fromId="760" toId="516">
</dataflow>
<dataflow id="1709" from="StgValue_892" to="agg_result_1_addr_16" fromId="892" toId="516">
</dataflow>
<dataflow id="1710" from="StgValue_760" to="store_ln0" fromId="760" toId="517">
</dataflow>
<dataflow id="1711" from="agg_result_1_addr_16" to="store_ln0" fromId="516" toId="517">
</dataflow>
<dataflow id="1712" from="lshr_ln666" to="store_ln45" fromId="506" toId="518">
</dataflow>
<dataflow id="1713" from="agg_result_1_addr_9" to="store_ln45" fromId="515" toId="518">
</dataflow>
<dataflow id="1714" from="add_ln29_2" to="idx204" fromId="522" toId="521">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1715" from="br_ln29" to="idx204" fromId="529" toId="521">
<BackEdge/>
</dataflow>
<dataflow id="1716" from="StgValue_750" to="idx204" fromId="750" toId="521">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln657_1" val="!1"/>
<literal name="trunc_ln657_1" val="!2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1717" from="br_ln0" to="idx204" fromId="305" toId="521">
</dataflow>
<dataflow id="1718" from="idx204" to="add_ln29_2" fromId="521" toId="522">
</dataflow>
<dataflow id="1719" from="StgValue_756" to="add_ln29_2" fromId="756" toId="522">
</dataflow>
<dataflow id="1720" from="idx204" to="idx204_cast10" fromId="521" toId="523">
</dataflow>
<dataflow id="1721" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="852" toId="524">
</dataflow>
<dataflow id="1722" from="StgValue_854" to="specpipeline_ln0" fromId="854" toId="524">
</dataflow>
<dataflow id="1723" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="524">
</dataflow>
<dataflow id="1724" from="StgValue_742" to="specpipeline_ln0" fromId="742" toId="524">
</dataflow>
<dataflow id="1725" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="524">
</dataflow>
<dataflow id="1726" from="p_str" to="specpipeline_ln0" fromId="860" toId="524">
</dataflow>
<dataflow id="1727" from="q_word_num_bits" to="q_word_num_bits_addr" fromId="69" toId="525">
</dataflow>
<dataflow id="1728" from="StgValue_760" to="q_word_num_bits_addr" fromId="760" toId="525">
</dataflow>
<dataflow id="1729" from="idx204_cast10" to="q_word_num_bits_addr" fromId="523" toId="525">
</dataflow>
<dataflow id="1730" from="StgValue_760" to="store_ln29" fromId="760" toId="526">
</dataflow>
<dataflow id="1731" from="q_word_num_bits_addr" to="store_ln29" fromId="525" toId="526">
</dataflow>
<dataflow id="1732" from="idx204" to="icmp_ln29_2" fromId="521" toId="527">
</dataflow>
<dataflow id="1733" from="StgValue_766" to="icmp_ln29_2" fromId="766" toId="527">
</dataflow>
<dataflow id="1734" from="_ssdm_op_SpecLoopTripCount" to="empty_82" fromId="768" toId="528">
</dataflow>
<dataflow id="1735" from="StgValue_770" to="empty_82" fromId="770" toId="528">
</dataflow>
<dataflow id="1736" from="StgValue_770" to="empty_82" fromId="770" toId="528">
</dataflow>
<dataflow id="1737" from="StgValue_770" to="empty_82" fromId="770" toId="528">
</dataflow>
<dataflow id="1738" from="icmp_ln29_2" to="br_ln29" fromId="527" toId="529">
</dataflow>
<dataflow id="1740" from="udivrem_knuth.1" to="call_ln680" fromId="1739" toId="530">
</dataflow>
<dataflow id="1741" from="q_word_num_bits" to="call_ln680" fromId="69" toId="530">
</dataflow>
<dataflow id="1742" from="na_numerator_word_num_bits" to="call_ln680" fromId="68" toId="530">
</dataflow>
<dataflow id="1743" from="select_ln525" to="call_ln680" fromId="285" toId="530">
</dataflow>
<dataflow id="1744" from="na_divisor_word_num_bits" to="call_ln680" fromId="67" toId="530">
</dataflow>
<dataflow id="1745" from="trunc_ln657_2" to="call_ln680" fromId="123" toId="530">
</dataflow>
<dataflow id="1746" from="intx_internal_reciprocal_table" to="call_ln680" fromId="741" toId="530">
</dataflow>
<dataflow id="1747" from="udivrem_knuth.1" to="call_ln680" fromId="1739" toId="531">
</dataflow>
<dataflow id="1748" from="q_word_num_bits" to="call_ln680" fromId="69" toId="531">
</dataflow>
<dataflow id="1749" from="na_numerator_word_num_bits" to="call_ln680" fromId="68" toId="531">
</dataflow>
<dataflow id="1750" from="select_ln525" to="call_ln680" fromId="285" toId="531">
</dataflow>
<dataflow id="1751" from="na_divisor_word_num_bits" to="call_ln680" fromId="67" toId="531">
</dataflow>
<dataflow id="1752" from="trunc_ln657_2" to="call_ln680" fromId="123" toId="531">
</dataflow>
<dataflow id="1753" from="intx_internal_reciprocal_table" to="call_ln680" fromId="741" toId="531">
</dataflow>
<dataflow id="1754" from="StgValue_750" to="idx206" fromId="750" toId="533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1755" from="br_ln29" to="idx206" fromId="532" toId="533">
</dataflow>
<dataflow id="1756" from="add_ln29_4" to="idx206" fromId="534" toId="533">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1757" from="br_ln29" to="idx206" fromId="541" toId="533">
<BackEdge/>
</dataflow>
<dataflow id="1758" from="idx206" to="add_ln29_4" fromId="533" toId="534">
</dataflow>
<dataflow id="1759" from="StgValue_756" to="add_ln29_4" fromId="756" toId="534">
</dataflow>
<dataflow id="1760" from="idx206" to="idx206_cast16" fromId="533" toId="535">
</dataflow>
<dataflow id="1761" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="852" toId="536">
</dataflow>
<dataflow id="1762" from="StgValue_854" to="specpipeline_ln0" fromId="854" toId="536">
</dataflow>
<dataflow id="1763" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="536">
</dataflow>
<dataflow id="1764" from="StgValue_742" to="specpipeline_ln0" fromId="742" toId="536">
</dataflow>
<dataflow id="1765" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="536">
</dataflow>
<dataflow id="1766" from="p_str" to="specpipeline_ln0" fromId="860" toId="536">
</dataflow>
<dataflow id="1767" from="r_word_num_bits" to="r_word_num_bits_addr" fromId="70" toId="537">
</dataflow>
<dataflow id="1768" from="StgValue_760" to="r_word_num_bits_addr" fromId="760" toId="537">
</dataflow>
<dataflow id="1769" from="idx206_cast16" to="r_word_num_bits_addr" fromId="535" toId="537">
</dataflow>
<dataflow id="1770" from="StgValue_760" to="store_ln29" fromId="760" toId="538">
</dataflow>
<dataflow id="1771" from="r_word_num_bits_addr" to="store_ln29" fromId="537" toId="538">
</dataflow>
<dataflow id="1772" from="idx206" to="icmp_ln29_4" fromId="533" toId="539">
</dataflow>
<dataflow id="1773" from="StgValue_766" to="icmp_ln29_4" fromId="766" toId="539">
</dataflow>
<dataflow id="1774" from="_ssdm_op_SpecLoopTripCount" to="empty_83" fromId="768" toId="540">
</dataflow>
<dataflow id="1775" from="StgValue_770" to="empty_83" fromId="770" toId="540">
</dataflow>
<dataflow id="1776" from="StgValue_770" to="empty_83" fromId="770" toId="540">
</dataflow>
<dataflow id="1777" from="StgValue_770" to="empty_83" fromId="770" toId="540">
</dataflow>
<dataflow id="1778" from="icmp_ln29_4" to="br_ln29" fromId="539" toId="541">
</dataflow>
<dataflow id="1779" from="na_shift" to="sh_prom38" fromId="126" toId="542">
</dataflow>
<dataflow id="1780" from="StgValue_886" to="sub43" fromId="886" toId="543">
</dataflow>
<dataflow id="1781" from="na_shift" to="sub43" fromId="126" toId="543">
</dataflow>
<dataflow id="1782" from="sub43" to="sh_prom44" fromId="543" toId="544">
</dataflow>
<dataflow id="1783" from="StgValue_856" to="i_12" fromId="856" toId="546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1784" from="br_ln685" to="i_12" fromId="545" toId="546">
</dataflow>
<dataflow id="1785" from="add_ln685" to="i_12" fromId="547" toId="546">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1786" from="br_ln0" to="i_12" fromId="566" toId="546">
<BackEdge/>
</dataflow>
<dataflow id="1787" from="i_12" to="add_ln685" fromId="546" toId="547">
</dataflow>
<dataflow id="1788" from="StgValue_742" to="add_ln685" fromId="742" toId="547">
</dataflow>
<dataflow id="1789" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="852" toId="548">
</dataflow>
<dataflow id="1790" from="StgValue_854" to="specpipeline_ln0" fromId="854" toId="548">
</dataflow>
<dataflow id="1791" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="548">
</dataflow>
<dataflow id="1792" from="StgValue_742" to="specpipeline_ln0" fromId="742" toId="548">
</dataflow>
<dataflow id="1793" from="StgValue_856" to="specpipeline_ln0" fromId="856" toId="548">
</dataflow>
<dataflow id="1794" from="p_str" to="specpipeline_ln0" fromId="860" toId="548">
</dataflow>
<dataflow id="1795" from="i_12" to="icmp_ln685" fromId="546" toId="549">
</dataflow>
<dataflow id="1796" from="add_ln657" to="icmp_ln685" fromId="124" toId="549">
</dataflow>
<dataflow id="1797" from="icmp_ln685" to="br_ln685" fromId="549" toId="550">
</dataflow>
<dataflow id="1798" from="i_12" to="i_56_cast" fromId="546" toId="551">
</dataflow>
<dataflow id="1799" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_16" fromId="68" toId="552">
</dataflow>
<dataflow id="1800" from="StgValue_760" to="this_numerator_word_num_bits_addr_16" fromId="760" toId="552">
</dataflow>
<dataflow id="1801" from="i_56_cast" to="this_numerator_word_num_bits_addr_16" fromId="551" toId="552">
</dataflow>
<dataflow id="1802" from="this_numerator_word_num_bits_addr_16" to="this_numerator_word_num_bits_load_4" fromId="552" toId="553">
</dataflow>
<dataflow id="1803" from="add_ln685" to="zext_ln686" fromId="547" toId="554">
</dataflow>
<dataflow id="1804" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_17" fromId="68" toId="555">
</dataflow>
<dataflow id="1805" from="StgValue_760" to="this_numerator_word_num_bits_addr_17" fromId="760" toId="555">
</dataflow>
<dataflow id="1806" from="zext_ln686" to="this_numerator_word_num_bits_addr_17" fromId="554" toId="555">
</dataflow>
<dataflow id="1807" from="this_numerator_word_num_bits_addr_17" to="this_numerator_word_num_bits_load_5" fromId="555" toId="556">
</dataflow>
<dataflow id="1808" from="_ssdm_op_SpecLoopName" to="specloopname_ln685" fromId="831" toId="557">
</dataflow>
<dataflow id="1810" from="empty_14" to="specloopname_ln685" fromId="1809" toId="557">
</dataflow>
<dataflow id="1811" from="this_numerator_word_num_bits_addr_16" to="this_numerator_word_num_bits_load_4" fromId="552" toId="558">
</dataflow>
<dataflow id="1812" from="this_numerator_word_num_bits_load_4" to="lshr_ln686" fromId="558" toId="559">
</dataflow>
<dataflow id="1813" from="sh_prom38" to="lshr_ln686" fromId="542" toId="559">
</dataflow>
<dataflow id="1814" from="this_numerator_word_num_bits_addr_17" to="this_numerator_word_num_bits_load_5" fromId="555" toId="560">
</dataflow>
<dataflow id="1815" from="this_numerator_word_num_bits_load_5" to="shl_ln686" fromId="560" toId="561">
</dataflow>
<dataflow id="1816" from="sh_prom44" to="shl_ln686" fromId="544" toId="561">
</dataflow>
<dataflow id="1817" from="shl_ln686" to="or_ln686" fromId="561" toId="562">
</dataflow>
<dataflow id="1818" from="lshr_ln686" to="or_ln686" fromId="559" toId="562">
</dataflow>
<dataflow id="1819" from="icmp_ln506" to="select_ln506" fromId="127" toId="563">
</dataflow>
<dataflow id="1820" from="or_ln686" to="select_ln506" fromId="562" toId="563">
</dataflow>
<dataflow id="1821" from="this_numerator_word_num_bits_load_4" to="select_ln506" fromId="558" toId="563">
</dataflow>
<dataflow id="1822" from="r_word_num_bits" to="rw_addr_9" fromId="70" toId="564">
</dataflow>
<dataflow id="1823" from="StgValue_760" to="rw_addr_9" fromId="760" toId="564">
</dataflow>
<dataflow id="1824" from="i_56_cast" to="rw_addr_9" fromId="551" toId="564">
</dataflow>
<dataflow id="1825" from="select_ln506" to="store_ln686" fromId="563" toId="565">
</dataflow>
<dataflow id="1826" from="rw_addr_9" to="store_ln686" fromId="564" toId="565">
</dataflow>
<dataflow id="1827" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_15" fromId="68" toId="567">
</dataflow>
<dataflow id="1828" from="StgValue_760" to="this_numerator_word_num_bits_addr_15" fromId="760" toId="567">
</dataflow>
<dataflow id="1829" from="add_ln502" to="this_numerator_word_num_bits_addr_15" fromId="110" toId="567">
</dataflow>
<dataflow id="1830" from="this_numerator_word_num_bits_addr_15" to="this_numerator_word_num_bits_load_3" fromId="567" toId="568">
</dataflow>
<dataflow id="1831" from="this_numerator_word_num_bits_addr_15" to="this_numerator_word_num_bits_load_3" fromId="567" toId="569">
</dataflow>
<dataflow id="1832" from="this_numerator_word_num_bits_load_3" to="lshr_ln687" fromId="569" toId="570">
</dataflow>
<dataflow id="1833" from="sh_prom38" to="lshr_ln687" fromId="542" toId="570">
</dataflow>
<dataflow id="1834" from="r_word_num_bits" to="rw_addr" fromId="70" toId="571">
</dataflow>
<dataflow id="1835" from="StgValue_760" to="rw_addr" fromId="760" toId="571">
</dataflow>
<dataflow id="1836" from="add_ln502" to="rw_addr" fromId="110" toId="571">
</dataflow>
<dataflow id="1837" from="lshr_ln687" to="store_ln687" fromId="570" toId="572">
</dataflow>
<dataflow id="1838" from="rw_addr" to="store_ln687" fromId="571" toId="572">
</dataflow>
<dataflow id="1839" from="r_word_num_bits" to="rw_addr_1" fromId="70" toId="573">
</dataflow>
<dataflow id="1840" from="StgValue_760" to="rw_addr_1" fromId="760" toId="573">
</dataflow>
<dataflow id="1841" from="StgValue_760" to="rw_addr_1" fromId="760" toId="573">
</dataflow>
<dataflow id="1842" from="rw_addr_1" to="rw_load" fromId="573" toId="574">
</dataflow>
<dataflow id="1843" from="r_word_num_bits" to="rw_addr_2" fromId="70" toId="575">
</dataflow>
<dataflow id="1844" from="StgValue_760" to="rw_addr_2" fromId="760" toId="575">
</dataflow>
<dataflow id="1845" from="StgValue_745" to="rw_addr_2" fromId="745" toId="575">
</dataflow>
<dataflow id="1846" from="rw_addr_2" to="rw_load_1" fromId="575" toId="576">
</dataflow>
<dataflow id="1847" from="rw_addr_1" to="rw_load" fromId="573" toId="577">
</dataflow>
<dataflow id="1848" from="rw_addr_2" to="rw_load_1" fromId="575" toId="578">
</dataflow>
<dataflow id="1849" from="r_word_num_bits" to="rw_addr_3" fromId="70" toId="579">
</dataflow>
<dataflow id="1850" from="StgValue_760" to="rw_addr_3" fromId="760" toId="579">
</dataflow>
<dataflow id="1851" from="StgValue_958" to="rw_addr_3" fromId="958" toId="579">
</dataflow>
<dataflow id="1852" from="rw_addr_3" to="rw_load_2" fromId="579" toId="580">
</dataflow>
<dataflow id="1853" from="r_word_num_bits" to="rw_addr_4" fromId="70" toId="581">
</dataflow>
<dataflow id="1854" from="StgValue_760" to="rw_addr_4" fromId="760" toId="581">
</dataflow>
<dataflow id="1855" from="StgValue_953" to="rw_addr_4" fromId="953" toId="581">
</dataflow>
<dataflow id="1856" from="rw_addr_4" to="rw_load_3" fromId="581" toId="582">
</dataflow>
<dataflow id="1857" from="agg_result_1" to="agg_result_1_addr_18" fromId="738" toId="583">
</dataflow>
<dataflow id="1858" from="StgValue_760" to="agg_result_1_addr_18" fromId="760" toId="583">
</dataflow>
<dataflow id="1859" from="StgValue_760" to="agg_result_1_addr_18" fromId="760" toId="583">
</dataflow>
<dataflow id="1860" from="rw_load" to="store_ln689" fromId="577" toId="584">
</dataflow>
<dataflow id="1861" from="agg_result_1_addr_18" to="store_ln689" fromId="583" toId="584">
</dataflow>
<dataflow id="1862" from="agg_result_1" to="agg_result_1_addr_19" fromId="738" toId="585">
</dataflow>
<dataflow id="1863" from="StgValue_760" to="agg_result_1_addr_19" fromId="760" toId="585">
</dataflow>
<dataflow id="1864" from="StgValue_745" to="agg_result_1_addr_19" fromId="745" toId="585">
</dataflow>
<dataflow id="1865" from="rw_load_1" to="store_ln689" fromId="578" toId="586">
</dataflow>
<dataflow id="1866" from="agg_result_1_addr_19" to="store_ln689" fromId="585" toId="586">
</dataflow>
<dataflow id="1867" from="rw_addr_3" to="rw_load_2" fromId="579" toId="587">
</dataflow>
<dataflow id="1868" from="rw_addr_4" to="rw_load_3" fromId="581" toId="588">
</dataflow>
<dataflow id="1869" from="r_word_num_bits" to="rw_addr_5" fromId="70" toId="589">
</dataflow>
<dataflow id="1870" from="StgValue_760" to="rw_addr_5" fromId="760" toId="589">
</dataflow>
<dataflow id="1871" from="StgValue_820" to="rw_addr_5" fromId="820" toId="589">
</dataflow>
<dataflow id="1872" from="rw_addr_5" to="rw_load_4" fromId="589" toId="590">
</dataflow>
<dataflow id="1873" from="r_word_num_bits" to="rw_addr_6" fromId="70" toId="591">
</dataflow>
<dataflow id="1874" from="StgValue_760" to="rw_addr_6" fromId="760" toId="591">
</dataflow>
<dataflow id="1875" from="StgValue_912" to="rw_addr_6" fromId="912" toId="591">
</dataflow>
<dataflow id="1876" from="rw_addr_6" to="rw_load_5" fromId="591" toId="592">
</dataflow>
<dataflow id="1877" from="agg_result_1" to="agg_result_1_addr_20" fromId="738" toId="593">
</dataflow>
<dataflow id="1878" from="StgValue_760" to="agg_result_1_addr_20" fromId="760" toId="593">
</dataflow>
<dataflow id="1879" from="StgValue_958" to="agg_result_1_addr_20" fromId="958" toId="593">
</dataflow>
<dataflow id="1880" from="rw_load_2" to="store_ln689" fromId="587" toId="594">
</dataflow>
<dataflow id="1881" from="agg_result_1_addr_20" to="store_ln689" fromId="593" toId="594">
</dataflow>
<dataflow id="1882" from="agg_result_1" to="agg_result_1_addr_21" fromId="738" toId="595">
</dataflow>
<dataflow id="1883" from="StgValue_760" to="agg_result_1_addr_21" fromId="760" toId="595">
</dataflow>
<dataflow id="1884" from="StgValue_953" to="agg_result_1_addr_21" fromId="953" toId="595">
</dataflow>
<dataflow id="1885" from="rw_load_3" to="store_ln689" fromId="588" toId="596">
</dataflow>
<dataflow id="1886" from="agg_result_1_addr_21" to="store_ln689" fromId="595" toId="596">
</dataflow>
<dataflow id="1887" from="rw_addr_5" to="rw_load_4" fromId="589" toId="597">
</dataflow>
<dataflow id="1888" from="rw_addr_6" to="rw_load_5" fromId="591" toId="598">
</dataflow>
<dataflow id="1889" from="r_word_num_bits" to="rw_addr_7" fromId="70" toId="599">
</dataflow>
<dataflow id="1890" from="StgValue_760" to="rw_addr_7" fromId="760" toId="599">
</dataflow>
<dataflow id="1891" from="StgValue_897" to="rw_addr_7" fromId="897" toId="599">
</dataflow>
<dataflow id="1892" from="rw_addr_7" to="rw_load_6" fromId="599" toId="600">
</dataflow>
<dataflow id="1893" from="r_word_num_bits" to="rw_addr_8" fromId="70" toId="601">
</dataflow>
<dataflow id="1894" from="StgValue_760" to="rw_addr_8" fromId="760" toId="601">
</dataflow>
<dataflow id="1895" from="StgValue_892" to="rw_addr_8" fromId="892" toId="601">
</dataflow>
<dataflow id="1896" from="rw_addr_8" to="rw_load_7" fromId="601" toId="602">
</dataflow>
<dataflow id="1897" from="agg_result_1" to="agg_result_1_addr_22" fromId="738" toId="603">
</dataflow>
<dataflow id="1898" from="StgValue_760" to="agg_result_1_addr_22" fromId="760" toId="603">
</dataflow>
<dataflow id="1899" from="StgValue_820" to="agg_result_1_addr_22" fromId="820" toId="603">
</dataflow>
<dataflow id="1900" from="rw_load_4" to="store_ln689" fromId="597" toId="604">
</dataflow>
<dataflow id="1901" from="agg_result_1_addr_22" to="store_ln689" fromId="603" toId="604">
</dataflow>
<dataflow id="1902" from="agg_result_1" to="agg_result_1_addr_23" fromId="738" toId="605">
</dataflow>
<dataflow id="1903" from="StgValue_760" to="agg_result_1_addr_23" fromId="760" toId="605">
</dataflow>
<dataflow id="1904" from="StgValue_912" to="agg_result_1_addr_23" fromId="912" toId="605">
</dataflow>
<dataflow id="1905" from="rw_load_5" to="store_ln689" fromId="598" toId="606">
</dataflow>
<dataflow id="1906" from="agg_result_1_addr_23" to="store_ln689" fromId="605" toId="606">
</dataflow>
<dataflow id="1907" from="rw_addr_7" to="rw_load_6" fromId="599" toId="607">
</dataflow>
<dataflow id="1908" from="rw_addr_8" to="rw_load_7" fromId="601" toId="608">
</dataflow>
<dataflow id="1909" from="agg_result_1" to="agg_result_1_addr_24" fromId="738" toId="609">
</dataflow>
<dataflow id="1910" from="StgValue_760" to="agg_result_1_addr_24" fromId="760" toId="609">
</dataflow>
<dataflow id="1911" from="StgValue_897" to="agg_result_1_addr_24" fromId="897" toId="609">
</dataflow>
<dataflow id="1912" from="rw_load_6" to="store_ln689" fromId="607" toId="610">
</dataflow>
<dataflow id="1913" from="agg_result_1_addr_24" to="store_ln689" fromId="609" toId="610">
</dataflow>
<dataflow id="1914" from="agg_result_1" to="agg_result_1_addr_25" fromId="738" toId="611">
</dataflow>
<dataflow id="1915" from="StgValue_760" to="agg_result_1_addr_25" fromId="760" toId="611">
</dataflow>
<dataflow id="1916" from="StgValue_892" to="agg_result_1_addr_25" fromId="892" toId="611">
</dataflow>
<dataflow id="1917" from="rw_load_7" to="store_ln689" fromId="608" toId="612">
</dataflow>
<dataflow id="1918" from="agg_result_1_addr_25" to="store_ln689" fromId="611" toId="612">
</dataflow>
<dataflow id="1919" from="icmp_ln29" to="StgValue_2" fromId="77" toId="2">
</dataflow>
<dataflow id="1920" from="icmp_ln29_1" to="StgValue_3" fromId="86" toId="3">
</dataflow>
<dataflow id="1921" from="icmp_ln498" to="StgValue_4" fromId="96" toId="4">
</dataflow>
<dataflow id="1922" from="icmp_ln498" to="StgValue_5" fromId="96" toId="5">
</dataflow>
<dataflow id="1923" from="icmp_ln498_1" to="StgValue_5" fromId="105" toId="5">
</dataflow>
<dataflow id="1924" from="and_ln502" to="StgValue_7" fromId="117" toId="7">
</dataflow>
<dataflow id="1925" from="icmp_ln506" to="StgValue_8" fromId="127" toId="8">
</dataflow>
<dataflow id="1926" from="icmp_ln506" to="StgValue_13" fromId="127" toId="13">
</dataflow>
<dataflow id="1927" from="icmp_ln508" to="StgValue_14" fromId="216" toId="14">
</dataflow>
<dataflow id="1928" from="icmp_ln508" to="StgValue_15" fromId="216" toId="15">
</dataflow>
<dataflow id="1929" from="icmp_ln513" to="StgValue_18" fromId="248" toId="18">
</dataflow>
<dataflow id="1930" from="icmp_ln513" to="StgValue_19" fromId="248" toId="19">
</dataflow>
<dataflow id="1931" from="icmp_ln659" to="StgValue_22" fromId="288" toId="22">
</dataflow>
<dataflow id="1932" from="trunc_ln657_1" to="StgValue_22" fromId="122" toId="22">
</dataflow>
<dataflow id="1933" from="icmp_ln38" to="StgValue_30" fromId="360" toId="30">
</dataflow>
<dataflow id="1934" from="icmp_ln173" to="StgValue_41" fromId="427" toId="41">
</dataflow>
<dataflow id="1935" from="addr_cmp" to="StgValue_44" fromId="467" toId="44">
</dataflow>
<dataflow id="1936" from="icmp_ln659" to="StgValue_50" fromId="288" toId="50">
</dataflow>
<dataflow id="1937" from="trunc_ln657_1" to="StgValue_50" fromId="122" toId="50">
</dataflow>
<dataflow id="1938" from="icmp_ln506" to="StgValue_55" fromId="127" toId="55">
</dataflow>
<dataflow id="1939" from="icmp_ln685" to="StgValue_56" fromId="549" toId="56">
</dataflow>
<dataflow id="1940" from="icmp_ln506" to="StgValue_56" fromId="127" toId="56">
</dataflow>
<dataflow id="1941" from="icmp_ln685" to="StgValue_57" fromId="549" toId="57">
</dataflow>
<dataflow id="1942" from="icmp_ln506" to="StgValue_57" fromId="127" toId="57">
</dataflow>
<dataflow id="1943" from="icmp_ln29_3" to="StgValue_28" fromId="353" toId="28">
</dataflow>
<dataflow id="1944" from="icmp_ln550" to="StgValue_46" fromId="473" toId="46">
</dataflow>
<dataflow id="1945" from="icmp_ln29_2" to="StgValue_51" fromId="527" toId="51">
</dataflow>
<dataflow id="1946" from="icmp_ln29_4" to="StgValue_54" fromId="539" toId="54">
</dataflow>
<dataflow id="1947" from="icmp_ln498" to="StgValue_6" fromId="96" toId="6">
</dataflow>
<dataflow id="1948" from="icmp_ln498_1" to="StgValue_6" fromId="105" toId="6">
</dataflow>
<dataflow id="1949" from="icmp_ln498" to="StgValue_7" fromId="96" toId="7">
</dataflow>
<dataflow id="1950" from="icmp_ln498_1" to="StgValue_7" fromId="105" toId="7">
</dataflow>
<dataflow id="1951" from="icmp_ln506" to="StgValue_14" fromId="127" toId="14">
</dataflow>
<dataflow id="1952" from="icmp_ln506" to="StgValue_15" fromId="127" toId="15">
</dataflow>
<dataflow id="1953" from="icmp_ln659" to="StgValue_51" fromId="288" toId="51">
</dataflow>
<dataflow id="1954" from="trunc_ln657_1" to="StgValue_51" fromId="122" toId="51">
</dataflow>
</dataflows>


</stg>
