Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
<<<<<<< HEAD
| Date              : Mon Nov 21 21:43:14 2016
| Host              : eecs-digital-03 running 64-bit Ubuntu 14.04.5 LTS
=======
| Date              : Mon Nov 21 16:07:28 2016
| Host              : eecs-digital-02 running 64-bit Ubuntu 14.04.5 LTS
>>>>>>> origin/master
| Command           : report_clock_utilization -file Oscilloscope_v1_clock_utilization_routed.rpt
| Design            : Oscilloscope_v1
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y1
8. Cell Type Counts per Global Clock: Region X0Y2
9. Cell Type Counts per Global Clock: Region X1Y2
10. Cell Type Counts per Global Clock: Region X0Y3
11. Load Cell Placement Summary for Global Clock g0
12. Load Cell Placement Summary for Global Clock g1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        96 |   0 |            0 |      0 |
| BUFIO    |    0 |        24 |   0 |            0 |      0 |
| BUFMR    |    0 |        12 |   0 |            0 |      0 |
| BUFR     |    0 |        24 |   0 |            0 |      0 |
| MMCM     |    1 |         6 |   0 |            0 |      0 |
| PLL      |    0 |         6 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+----------+---------------------------------+------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock    | Driver Pin                      | Net                                      |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+----------+---------------------------------+------------------------------------------+
<<<<<<< HEAD
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |             3 |         826 |               0 |        9.615 | Multiple | ClockDivider/inst/clkout1_buf/O | ClockDivider/inst/clk_out1               |
=======
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |             2 |         843 |               1 |        9.259 | Multiple | ClockDivider/inst/clkout1_buf/O | ClockDivider/inst/clk_out1               |
>>>>>>> origin/master
| g1    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |      |                   |             1 |           1 |               0 |       10.000 | Multiple | ClockDivider/inst/clkf_buf/O    | ClockDivider/inst/clkfbout_buf_clk_wiz_0 |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+----------+---------------------------------+------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------------+--------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                               | Net                                  |
+-------+--------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------------+--------------------------------------+
| src0  | g0     | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X1Y2 | X1Y2         |           0 |               1 |               9.615 | Multiple     | ClockDivider/inst/mmcm_adv_inst/CLKOUT0  | ClockDivider/inst/clk_out1_clk_wiz_0 |
| src0  | g1     | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X1Y2 | X1Y2         |           0 |               1 |              10.000 | Multiple     | ClockDivider/inst/mmcm_adv_inst/CLKFBOUT | ClockDivider/inst/clkfbout_clk_wiz_0 |
+-------+--------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------------+--------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


4. Local Clock Details
----------------------

+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+
| LocId | Driver Type/Pin | Constraint | Site/BEL | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |     0 |    0 |    20 |    0 |    40 |
<<<<<<< HEAD
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  150 | 16000 |    8 |  2400 |    0 |     0 |    1 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |     0 |    0 |    30 |    0 |    40 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  397 | 16000 |   13 |  2400 |    0 |     0 |    3 |    10 |    0 |    20 |
=======
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   93 | 16000 |    4 |  2400 |    0 |     0 |    2 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |     0 |    0 |    30 |    0 |    40 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  381 | 16000 |   13 |  2400 |    0 |     0 |    5 |    10 |    0 |    20 |
>>>>>>> origin/master
| X1Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |     0 |    0 |    30 |    0 |    40 |
| X0Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    6 | 20800 |    1 |  2400 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |     0 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  1 |  0 |
| Y2 |  1 |  1 |
| Y1 |  1 |  0 |
| Y0 |  0 |  0 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

<<<<<<< HEAD
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                        |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             151 | 150 |      8 |    1 |   0 |  0 |    0 |   0 |       0 | ClockDivider/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------+
=======
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                        |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |              97 | 93 |      4 |    3 |   0 |  0 |    0 |   0 |       0 | ClockDivider/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------+
>>>>>>> origin/master
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


8. Cell Type Counts per Global Clock: Region X0Y2
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                        |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------+
<<<<<<< HEAD
| g0    | n/a   | BUFG/O          | None       |           0 |             405 | 397 |     13 |    5 |   0 |  0 |    0 |   0 |       0 | ClockDivider/inst/clk_out1 |
=======
| g0    | n/a   | BUFG/O          | None       |           0 |             390 | 381 |     13 |    6 |   0 |  0 |    0 |   0 |       0 | ClockDivider/inst/clk_out1 |
>>>>>>> origin/master
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


9. Cell Type Counts per Global Clock: Region X1Y2
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------+
| g1    | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | ClockDivider/inst/clkfbout_buf_clk_wiz_0 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


10. Cell Type Counts per Global Clock: Region X0Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                        |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |               6 |  6 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | ClockDivider/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


11. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                        |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------+
<<<<<<< HEAD
| g0    | BUFG/O          | n/a               | Multiple |       9.615 | {0.000 4.808} |          |         562 |        0 |           0 |  0 | ClockDivider/inst/clk_out1 |
=======
| g0    | BUFG/O          | n/a               | Multiple |       9.259 | {0.000 4.630} |          |         487 |        0 |           0 |  0 | ClockDivider/inst/clk_out1 |
>>>>>>> origin/master
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------+


+----+------+----+
|    | X0   | X1 |
+----+------+----+
<<<<<<< HEAD
| Y3 |    6 |  0 |
| Y2 |  405 |  0 |
| Y1 |  151 |  0 |
=======
| Y3 |    0 |  0 |
| Y2 |  390 |  0 |
| Y1 |   97 |  0 |
>>>>>>> origin/master
| Y0 |    0 |  0 |
+----+------+----+


12. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                      |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------+
| g1    | BUFG/O          | n/a               | Multiple |      10.000 | {0.000 5.000} |          |           0 |        0 |           1 |  0 | ClockDivider/inst/clkfbout_buf_clk_wiz_0 |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  1 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells ClockDivider/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells ClockDivider/inst/clkout1_buf]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports CLK100MHZ]

# Clock net "ClockDivider/inst/clk_out1" driven by instance "ClockDivider/inst/clkout1_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_ClockDivider/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockDivider/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockDivider/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_ClockDivider/inst/clk_out1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup
