* Z:\mnt\design.r\spice\examples\3752-2.asc
R1 N017 0 .25
V1 IN 0 350
R2 OUT 0 2
M§Q1 N010 N015 N017 N017 IPB200N25N3
C1 0 N019 .02µ
C2 0 N021 .047µ
R3 N022 0 66.5K
R4 N023 0 88.7K
R5 N024 0 49.9K
R6 N025 0 49.9K
R7 N026 0 53K
M§Q2 N005 N012 0 0 BSC082N10LS
C3 OUT 0 470µ
M§Q3 N001 N003 0 0 BSC082N10LS
M§Q4 N004 N009 N010 N010 BSC16DN25NS3
C4 IN N004 15n Rser=1K Cpar=4.7n
D1 N010 N009 UPSC600
C5 N009 N010 470p Rpar=10K
C6 N008 N009 3.3n
L1 N007 0 2m Rser=1.4
L2 N008 N010 2m Rser=1.4
C7 N006 N007 220n
R8 N006 N013 100
XU1 MP_01 MP_02 N022 0 N020 NC_03 N019 N023 N016 N018 N025 N026 N027 N024 MP_04 MP_05 N021 0 0 0 N017 MP_06 MP_07 N015 MP_08 N014 MP_09 N014 MP_10 NC_11 MP_12 N013 LT3752-2
V2 N014 0 13
R9 N018 0 5.9K
R10 N016 N018 3.01K
R11 IN N016 2Meg
L3 N010 IN 2m Rser=18m
L4 N005 N001 13.9µ Rser=6.3m
L5 N002 N011 1.54µ Rser=6.3m
L6 N001 OUT 15µ Rser=5m Rpar=10K
D2 N003 N005 1N5818
D3 N012 N001 1N5818
D4 0 N011 1N5818
R12 N003 N002 10
R13 N012 N011 10
D5 0 N002 1N5818
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
K2 L3 L4 L5 1.
.tran 10m startup
K1 L1 L2 1
.lib LT3752-2.sub
.backanno
.end
