Release 8.1i - xst I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ilmb_cntlr_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp20ff896-6
Output File Name                   : "../implementation/ilmb_cntlr_wrapper/ilmb_cntlr_wrapper.ngc"

---- Source Options
Top Module Name                    : ilmb_cntlr_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/ilmb_cntlr_wrapper}

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_c/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v1_00_c.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v1_00_b/hdl/vhdl/lmb_bram_if_cntlr.vhd" in Library lmb_bram_if_cntlr_v1_00_b.
Entity <lmb_bram_if_cntlr> compiled.
Entity <lmb_bram_if_cntlr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/MyProject/flash_test_edk14/hdl/ilmb_cntlr_wrapper.vhd" in Library work.
Entity <ilmb_cntlr_wrapper> compiled.
Entity <ilmb_cntlr_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ilmb_cntlr_wrapper> (Architecture <STRUCTURE>).
    Set user-defined property "X_CORE_INFO =  lmb_bram_if_cntlr_v1_00_b" for unit <ilmb_cntlr_wrapper>.
Instantiating component <lmb_bram_if_cntlr> from library <lmb_bram_if_cntlr_v1_00_b>.
Entity <ilmb_cntlr_wrapper> analyzed. Unit <ilmb_cntlr_wrapper> generated.

Analyzing generic Entity <lmb_bram_if_cntlr> (Architecture <imp>).
	C_BASEADDR = <u>00000000000000000000000000000000

	C_HIGHADDR = <u>00000000000000000111111111111111

	C_MASK = <u>00000100010000000000000000000000

	C_LMB_AWIDTH = 32

	C_LMB_DWIDTH = 32

Instantiating component <pselect_mask> from library <proc_common_v1_00_c>.
Entity <lmb_bram_if_cntlr> analyzed. Unit <lmb_bram_if_cntlr> generated.

Analyzing generic Entity <pselect_mask> (Architecture <imp>).
	C_AW = 32

	C_BAR = <u>00000000000000000000000000000000

	C_MASK = <u>00000100010000000000000000000000

Entity <pselect_mask> analyzed. Unit <pselect_mask> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pselect_mask>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_c/hdl/vhdl/pselect_mask.vhd".
WARNING:Xst:647 - Input <A<0:4>> is never used.
WARNING:Xst:647 - Input <A<6:8>> is never used.
WARNING:Xst:647 - Input <A<10:31>> is never used.
Unit <pselect_mask> synthesized.


Synthesizing Unit <lmb_bram_if_cntlr>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v1_00_b/hdl/vhdl/lmb_bram_if_cntlr.vhd".
WARNING:Xst:647 - Input <LMB_ReadStrobe> is never used.
    Found 1-bit register for signal <Sl_Ready>.
    Found 1-bit register for signal <lmb_select_1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <lmb_bram_if_cntlr> synthesized.


Synthesizing Unit <ilmb_cntlr_wrapper>.
    Related source file is "C:/MyProject/flash_test_edk14/hdl/ilmb_cntlr_wrapper.vhd".
Unit <ilmb_cntlr_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 1-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '2vp20.nph' in environment c:\Xilinx81.

Optimizing unit <ilmb_cntlr_wrapper> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ilmb_cntlr/Sl_Ready> in Unit <ilmb_cntlr_wrapper> is equivalent to the following FF/Latch, which will be removed : <ilmb_cntlr/lmb_select_1> 

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/ilmb_cntlr_wrapper/ilmb_cntlr_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 209

Cell Usage :
# BELS                             : 7
#      GND                         : 1
#      LUT3                        : 5
#      VCC                         : 1
# FlipFlops/Latches                : 1
#      FDC                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                       3  out of   9280     0%  
 Number of Slice Flip Flops:             1  out of  18560     0%  
 Number of 4 input LUTs:                 5  out of  18560     0%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
BRAM_Clk_A                         | NONE                   | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 0.690ns
   Maximum output required time after clock: 1.201ns
   Maximum combinational path delay: 0.456ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BRAM_Clk_A'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              0.690ns (Levels of Logic = 1)
  Source:            LMB_ABus<5> (PAD)
  Destination:       ilmb_cntlr/Sl_Ready (FF)
  Destination Clock: BRAM_Clk_A rising

  Data Path: LMB_ABus<5> to ilmb_cntlr/Sl_Ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            1   0.313   0.000  ilmb_cntlr/_n00001 (ilmb_cntlr/lmb_select)
     FDC:D                     0.234          ilmb_cntlr/Sl_Ready
    ----------------------------------------
    Total                      0.690ns (0.690ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BRAM_Clk_A'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.201ns (Levels of Logic = 1)
  Source:            ilmb_cntlr/Sl_Ready (FF)
  Destination:       BRAM_WEN_A<0> (PAD)
  Source Clock:      BRAM_Clk_A rising

  Data Path: ilmb_cntlr/Sl_Ready to BRAM_WEN_A<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.374   0.514  ilmb_cntlr/Sl_Ready (Sl_Ready)
     LUT3:I2->O            0   0.313   0.000  ilmb_cntlr/_n00021 (BRAM_WEN_A<0>)
    ----------------------------------------
    Total                      1.201ns (0.687ns logic, 0.514ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 105 / 101
-------------------------------------------------------------------------
Delay:               0.456ns (Levels of Logic = 1)
  Source:            LMB_BE<0> (PAD)
  Destination:       BRAM_WEN_A<0> (PAD)

  Data Path: LMB_BE<0> to BRAM_WEN_A<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            0   0.313   0.000  ilmb_cntlr/_n00021 (BRAM_WEN_A<0>)
    ----------------------------------------
    Total                      0.456ns (0.456ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 6.56 / 6.66 s | Elapsed : 6.00 / 6.00 s
 
--> 

Total memory usage is 163556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

