#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 29 18:38:28 2020
# Process ID: 11344
# Current directory: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent636 C:\Users\anuragchoudhury\Desktop\local_documents\Vivado\New_scheduler_implementation\LUD_v3_4_ip_project\Hardware\vivadoProjects\project_LUDH\project_LUDH.xpr
# Log file: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/vivado.log
# Journal file: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.xpr
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd}
startgroup
set_property -dict [list CONFIG.Maximum_Latency {false} CONFIG.C_Latency {31}] [get_bd_cells floating_point_0]
endgroup
save_bd_design
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd}
startgroup
set_property -dict [list CONFIG.C_Latency {20}] [get_bd_cells floating_point_0]
endgroup
save_bd_design
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_BRAM_A/design_BRAM_A.bd}
current_bd_design [get_bd_designs design_DIV]
close_bd_design [get_bd_designs design_DIV]
current_bd_design [get_bd_designs design_MAC]
close_bd_design [get_bd_designs design_MAC]
close_bd_design [get_bd_designs design_BRAM_A]
generate_target Simulation [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd]
export_ip_user_files -of_objects [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd] -directory C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files -ipstatic_source_dir C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/modelsim} {questa=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/questa} {riviera=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/riviera} {activehdl=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd]
export_ip_user_files -of_objects [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd] -directory C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files -ipstatic_source_dir C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/modelsim} {questa=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/questa} {riviera=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/riviera} {activehdl=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simTester_verilog.tcl
run all
close_sim
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd}
startgroup
set_property -dict [list CONFIG.C_Latency {18}] [get_bd_cells floating_point_0]
endgroup
save_bd_design
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd}
startgroup
set_property -dict [list CONFIG.C_Latency {19}] [get_bd_cells floating_point_0]
endgroup
save_bd_design
current_bd_design [get_bd_designs design_MAC]
close_bd_design [get_bd_designs design_MAC]
close_bd_design [get_bd_designs design_DIV]
generate_target Simulation [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd]
export_ip_user_files -of_objects [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd] -directory C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files -ipstatic_source_dir C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/modelsim} {questa=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/questa} {riviera=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/riviera} {activehdl=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd]
export_ip_user_files -of_objects [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd] -directory C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files -ipstatic_source_dir C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/modelsim} {questa=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/questa} {riviera=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/riviera} {activehdl=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simTester_verilog.tcl
run all
close_sim
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd}
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd}
startgroup
current_bd_design [get_bd_designs design_DIV]
set_property -dict [list CONFIG.C_Latency {20}] [get_bd_cells floating_point_0]
endgroup
save_bd_design
close_bd_design [get_bd_designs design_DIV]
close_bd_design [get_bd_designs design_MAC]
generate_target Simulation [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd]
export_ip_user_files -of_objects [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd] -directory C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files -ipstatic_source_dir C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/modelsim} {questa=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/questa} {riviera=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/riviera} {activehdl=C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simTester_verilog.tcl
run all
close_sim
launch_simulation
source simTester_verilog.tcl
run all
close_sim
launch_simulation
source simTester_verilog.tcl
run all
current_wave_config {Untitled 5}
add_wave {{/simTester_verilog/uut1/LUDH/DIV_C/S_AXIS_A_0_tdata}} {{/simTester_verilog/uut1/LUDH/DIV_C/S_AXIS_B_0_tdata}} 
current_wave_config {Untitled 5}
add_wave {{/simTester_verilog/uut1/LUDH/DIV_C/M_AXIS_RESULT_0_tdata}} 
current_wave_config {Untitled 5}
add_wave {{/simTester_verilog/uut1/LUDH/block_B/design_BRAM_A_i/blk_mem_gen_0/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory}} 
run all
current_wave_config {Untitled 5}
add_wave {{/simTester_verilog/uut1/tester/ctrl_addr}} 
relaunch_sim
run all
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_DIV/design_DIV.bd}
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd}
current_bd_design [get_bd_designs design_DIV]
close_bd_design [get_bd_designs design_DIV]
close_bd_design [get_bd_designs design_MAC]
reset_run design_DIV_floating_point_0_0_synth_1
reset_run design_MAC_floating_point_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/New_scheduler_implementation/LUD_v3_4_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.srcs/sources_1/bd/design_MAC/design_MAC.bd}
close_bd_design [get_bd_designs design_MAC]
close_sim
reset_run design_DIV_floating_point_0_0_synth_1
reset_run design_MAC_floating_point_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
