<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.06.16.22:08:48"
 outputDirectory="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5SGSMD5K1F40C1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="1_H1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HIP_REFCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HIP_REFCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HIP_REFCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCIE_RAM_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCIE_RAM_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCIE_RAM_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="1250000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_125" kind="clock" start="1">
   <property name="associatedDirectClock" value="clk" />
   <property name="clockRate" value="125000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_125_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="hip_ctrl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hip_ctrl_test_in" direction="input" role="test_in" width="32" />
   <port
       name="hip_ctrl_simu_mode_pipe"
       direction="input"
       role="simu_mode_pipe"
       width="1" />
  </interface>
  <interface name="hip_npor" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hip_npor_npor" direction="input" role="npor" width="1" />
   <port
       name="hip_npor_pin_perst"
       direction="input"
       role="pin_perst"
       width="1" />
  </interface>
  <interface name="hip_refclk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="hip_refclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="hip_serial" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hip_serial_rx_in0" direction="input" role="rx_in0" width="1" />
   <port name="hip_serial_tx_out0" direction="output" role="tx_out0" width="1" />
  </interface>
  <interface name="pcie_ram_bus" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="1" />
   <property name="addressSpan" value="32768" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="pcie_ram_clk" />
   <property name="associatedReset" value="pcie_ram_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="32768" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="pcie_ram_bus_address"
       direction="input"
       role="address"
       width="12" />
   <port
       name="pcie_ram_bus_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port name="pcie_ram_bus_clken" direction="input" role="clken" width="1" />
   <port name="pcie_ram_bus_write" direction="input" role="write" width="1" />
   <port
       name="pcie_ram_bus_readdata"
       direction="output"
       role="readdata"
       width="64" />
   <port
       name="pcie_ram_bus_writedata"
       direction="input"
       role="writedata"
       width="64" />
   <port
       name="pcie_ram_bus_byteenable"
       direction="input"
       role="byteenable"
       width="8" />
  </interface>
  <interface name="pcie_ram_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pcie_ram_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pcie_ram_reset" kind="reset" start="0">
   <property name="associatedClock" value="pcie_ram_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="pcie_ram_reset_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="pcie2ram:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5SGSMD5K1F40C1,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=1_H1,AUTO_GENERATION_ID=1623892109,AUTO_HIP_REFCLK_CLOCK_DOMAIN=-1,AUTO_HIP_REFCLK_CLOCK_RATE=-1,AUTO_HIP_REFCLK_RESET_DOMAIN=-1,AUTO_PCIE_RAM_CLK_CLOCK_DOMAIN=-1,AUTO_PCIE_RAM_CLK_CLOCK_RATE=-1,AUTO_PCIE_RAM_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(clock_source:20.1:clockFrequency=1250000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=1250000000,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(altera_pcie_sv_hip_avmm:20.1:AST_LITE=0,AVALON_ADDR_WIDTH=32,AddressPage=0\,1\,2\,3\,4\,5\,6\,7\,8\,9\,10\,11\,12\,13\,14\,15,BYPASSS_A2P_TRANSLATION=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=0,CB_A2P_ADDR_MAP_NUM_ENTRIES=2,CB_A2P_ADDR_MAP_PASS_THRU_BITS=20,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=1,CB_PCIE_RX_LITE=0,CB_RP_S_ADDR_WIDTH=32,CB_RXM_DATA_WIDTH=64,CG_AVALON_S_ADDR_WIDTH=21,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_ENABLE_ADVANCED_INTERRUPT=0,CG_ENABLE_HIP_STATUS=1,CG_ENABLE_HIP_STATUS_EXTENSION=0,CG_IMPL_CRA_AV_SLAVE_PORT=0,CG_RXM_IRQ_NUM=16,INTENDED_DEVICE_FAMILY=Stratix V,NUM_PREFETCH_MASTERS=1,PCIeAddress31_0=0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000,PCIeAddress63_32=0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,SLAVE_ADDRESS_MAP_0=21,SLAVE_ADDRESS_MAP_1=0,SLAVE_ADDRESS_MAP_2=0,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_4=0,SLAVE_ADDRESS_MAP_5=0,TX_S_ADDR_WIDTH=32,a2p_pass_thru_bits=20,advanced_default_hwtcl_atomic_malformed=true,advanced_default_hwtcl_atomic_op_completer_32bit=false,advanced_default_hwtcl_atomic_op_completer_64bit=false,advanced_default_hwtcl_atomic_op_routing=false,advanced_default_hwtcl_bridge_port_ssid_support=false,advanced_default_hwtcl_bridge_port_vga_enable=false,advanced_default_hwtcl_bypass_cdc=false,advanced_default_hwtcl_cas_completer_128bit=false,advanced_default_hwtcl_cdc_dummy_insert_limit=11,advanced_default_hwtcl_d0_pme=false,advanced_default_hwtcl_d1_pme=false,advanced_default_hwtcl_d1_support=false,advanced_default_hwtcl_d2_pme=false,advanced_default_hwtcl_d2_support=false,advanced_default_hwtcl_d3_cold_pme=false,advanced_default_hwtcl_d3_hot_pme=false,advanced_default_hwtcl_data_pack_rx=disable,advanced_default_hwtcl_deskew_comma=com_deskw,advanced_default_hwtcl_device_number=0,advanced_default_hwtcl_disable_link_x2_support=false,advanced_default_hwtcl_disable_snoop_packet=false,advanced_default_hwtcl_ei_delay_powerdown_count=10,advanced_default_hwtcl_eie_before_nfts_count=4,advanced_default_hwtcl_enable_adapter_half_rate_mode=false,advanced_default_hwtcl_enable_l1_aspm=false,advanced_default_hwtcl_enable_rx_buffer_checking=false,advanced_default_hwtcl_extended_format_field=false,advanced_default_hwtcl_extended_tag_reset=false,advanced_default_hwtcl_fc_init_timer=1024,advanced_default_hwtcl_flow_control_timeout_count=200,advanced_default_hwtcl_flow_control_update_count=30,advanced_default_hwtcl_flr_capability=false,advanced_default_hwtcl_gen2_diffclock_nfts_count=255,advanced_default_hwtcl_gen2_sameclock_nfts_count=255,advanced_default_hwtcl_hot_plug_support=0,advanced_default_hwtcl_interrupt_pin=inta,advanced_default_hwtcl_l01_entry_latency=31,advanced_default_hwtcl_l0_exit_latency_diffclock=6,advanced_default_hwtcl_l0_exit_latency_sameclock=6,advanced_default_hwtcl_l1_exit_latency_diffclock=0,advanced_default_hwtcl_l1_exit_latency_sameclock=0,advanced_default_hwtcl_low_priority_vc=single_vc,advanced_default_hwtcl_ltr_mechanism=false,advanced_default_hwtcl_ltssm_1ms_timeout=disable,advanced_default_hwtcl_ltssm_freqlocked_check=disable,advanced_default_hwtcl_maximum_current=0,advanced_default_hwtcl_no_command_completed=false,advanced_default_hwtcl_no_soft_reset=false,advanced_default_hwtcl_pclk_out_sel=pclk,advanced_default_hwtcl_pipex1_debug_sel=disable,advanced_default_hwtcl_register_pipe_signals=false,advanced_default_hwtcl_reserved_debug=0,advanced_default_hwtcl_retry_buffer_last_active_address=2047,advanced_default_hwtcl_rx_l0s_count_idl=0,advanced_default_hwtcl_set_l0s=0,advanced_default_hwtcl_skp_os_gen3_count=0,advanced_default_hwtcl_skp_os_schedule_count=0,advanced_default_hwtcl_ssid=0,advanced_default_hwtcl_ssvid=0,advanced_default_hwtcl_tph_completer=false,advanced_default_hwtcl_tx_cdc_almost_empty=5,advanced_default_hwtcl_vc0_clk_enable=true,advanced_default_hwtcl_wrong_device_id=disable,advanced_default_parameter_override=0,aspm_config_management_hwtcl=true,ast_width_hwtcl=Avalon-ST 64-bit,atomic_malformed_hwtcl=true,atomic_op_completer_32bit_hwtcl=false,atomic_op_completer_64bit_hwtcl=false,atomic_op_routing_hwtcl=false,avmm_burst_width_hwtcl=7,avmm_width_hwtcl=64,bar0_64bit_mem_space_hwtcl=Disabled,bar0_io_space_hwtcl=Disabled,bar0_prefetchable_hwtcl=Disabled,bar0_size_mask_hwtcl=21,bar0_type_hwtcl=2,bar1_io_space_hwtcl=Disabled,bar1_prefetchable_hwtcl=Disabled,bar1_size_mask_hwtcl=0,bar1_type_hwtcl=0,bar2_64bit_mem_space_hwtcl=Disabled,bar2_io_space_hwtcl=Disabled,bar2_prefetchable_hwtcl=Disabled,bar2_size_mask_hwtcl=0,bar2_type_hwtcl=0,bar3_io_space_hwtcl=Disabled,bar3_prefetchable_hwtcl=Disabled,bar3_size_mask_hwtcl=0,bar3_type_hwtcl=0,bar4_64bit_mem_space_hwtcl=Disabled,bar4_io_space_hwtcl=Disabled,bar4_prefetchable_hwtcl=Disabled,bar4_size_mask_hwtcl=0,bar4_type_hwtcl=0,bar5_io_space_hwtcl=Disabled,bar5_prefetchable_hwtcl=Disabled,bar5_size_mask_hwtcl=0,bar5_type_hwtcl=0,bridge_port_ssid_support_hwtcl=false,bridge_port_vga_enable_hwtcl=false,bypass_cdc_hwtcl=false,bypass_clk_switch_hwtcl=false,bypass_tl=false,cas_completer_128bit_hwtcl=false,cdc_dummy_insert_limit_hwtcl=11,class_code_hwtcl=0,completion_timeout_hwtcl=ABCD,core_clk_sel_hwtcl=core_clk_250,cpl_spc_data_hwtcl=781,cpl_spc_header_hwtcl=195,credit_buffer_allocation_aux_hwtcl=absolute,cseb_cpl_status_during_cvp_hwtcl=completer_abort,cvp_clk_reset_hwtcl=false,cvp_data_compressed_hwtcl=false,cvp_data_encrypted_hwtcl=false,cvp_mode_reset_hwtcl=false,cvp_rate_sel_hwtcl=full_rate,d0_pme_hwtcl=false,d1_pme_hwtcl=false,d1_support_hwtcl=false,d2_pme_hwtcl=false,d2_support_hwtcl=false,d3_cold_pme_hwtcl=false,d3_hot_pme_hwtcl=false,data_pack_rx_hwtcl=disable,deemphasis_enable_hwtcl=false,deskew_comma_hwtcl=skp_eieos_deskw,device_id_hwtcl=167,device_number_hwtcl=0,diffclock_nfts_count_hwtcl=128,disable_link_x2_support_hwtcl=false,disable_snoop_packet_hwtcl=false,dll_active_report_support_hwtcl=0,ecrc_check_capable_hwtcl=0,ecrc_gen_capable_hwtcl=0,ei_delay_powerdown_count_hwtcl=10,eie_before_nfts_count_hwtcl=4,enable_adapter_half_rate_mode_hwtcl=false,enable_completion_timeout_disable_hwtcl=1,enable_function_msix_support_hwtcl=0,enable_l0s_aspm_hwtcl=false,enable_l1_aspm_hwtcl=false,enable_pcisigtest_hwtcl=0,enable_power_on_rst_pulse_hwtcl=0,enable_rx_buffer_checking_hwtcl=false,enable_slot_register_hwtcl=0,enable_tl_only_sim_hwtcl=0,endpoint_l0_latency_hwtcl=0,endpoint_l1_latency_hwtcl=0,expansion_base_address_register_hwtcl=0,extend_tag_field_hwtcl=32,extended_format_field_hwtcl=false,extended_tag_reset_hwtcl=false,fc_init_timer_hwtcl=1024,fixed_address_mode=0,flow_control_timeout_count_hwtcl=200,flow_control_update_count_hwtcl=30,flr_capability_hwtcl=false,force_hrc=0,force_src=0,g3_bypass_equlz_hwtcl=0,g3_dis_rx_use_prst_ep_hwtcl=true,g3_dis_rx_use_prst_hwtcl=true,gen123_lane_rate_mode_hwtcl=Gen1 (2.5 Gbps),gen2_diffclock_nfts_count_hwtcl=255,gen2_sameclock_nfts_count_hwtcl=255,gen3_rxfreqlock_counter_hwtcl=0,gen3_skip_ph2_ph3_hwtcl=0,hip_hard_reset_hwtcl=1,hip_reconfig_hwtcl=0,hip_tag_checking_hwtcl=1,hot_plug_support_hwtcl=0,hwtcl_override_g2_txvod=1,in_cvp_mode_hwtcl=0,indicator_hwtcl=0,interrupt_pin_hwtcl=inta,io_window_addr_width_hwtcl=0,l01_entry_latency_hwtcl=31,l0_exit_latency_diffclock_hwtcl=6,l0_exit_latency_sameclock_hwtcl=6,l1_exit_latency_diffclock_hwtcl=0,l1_exit_latency_sameclock_hwtcl=0,l2_async_logic_hwtcl=disable,lane_mask_hwtcl=x1,low_priority_vc_hwtcl=single_vc,ltr_mechanism_hwtcl=false,ltssm_1ms_timeout_hwtcl=disable,ltssm_freqlocked_check_hwtcl=disable,max_payload_size_hwtcl=128,maximum_current_hwtcl=0,millisecond_cycle_count_hwtcl=124250,msi_64bit_addressing_capable_hwtcl=true,msi_masking_capable_hwtcl=false,msi_multi_message_capable_hwtcl=4,msi_support_hwtcl=true,msix_pba_bir_hwtcl=0,msix_pba_offset_hwtcl=0,msix_table_bir_hwtcl=0,msix_table_offset_hwtcl=0,msix_table_size_hwtcl=0,no_command_completed_hwtcl=false,no_soft_reset_hwtcl=false,override_rxbuffer_cred_preset=0,override_tbpartner_driver_setting_hwtcl=0,pcie_inspector_hwtcl=0,pcie_qsys=1,pcie_spec_version_hwtcl=2.1,pclk_out_sel_hwtcl=pclk,pipex1_debug_sel_hwtcl=disable,pld_clk_MHz=1250,pll_refclk_freq_hwtcl=100 MHz,port_link_number_hwtcl=1,port_type_hwtcl=Native endpoint,port_width_be_hwtcl=8,port_width_data_hwtcl=64,prefetchable_mem_window_addr_width_hwtcl=0,reconfig_from_xcvr_width=92,reconfig_to_xcvr_width=140,register_pipe_signals_hwtcl=false,reserved_debug_hwtcl=0,retry_buffer_last_active_address_hwtcl=2047,revision_id_hwtcl=1,rpre_emph_a_val_hwtcl=9,rpre_emph_b_val_hwtcl=0,rpre_emph_c_val_hwtcl=16,rpre_emph_d_val_hwtcl=13,rpre_emph_e_val_hwtcl=5,rvod_sel_a_val_hwtcl=42,rvod_sel_b_val_hwtcl=38,rvod_sel_c_val_hwtcl=38,rvod_sel_d_val_hwtcl=43,rvod_sel_e_val_hwtcl=15,rx_cdc_almost_full_hwtcl=12,rx_ei_l0s_hwtcl=0,rx_l0s_count_idl_hwtcl=0,rxbuffer_rxreq_hwtcl=Low,sameclock_nfts_count_hwtcl=128,serial_sim_hwtcl=1,set_l0s_hwtcl=0,set_pld_clk_x1_625MHz_hwtcl=0,single_rx_detect_hwtcl=1,skp_os_gen3_count_hwtcl=0,skp_os_schedule_count_hwtcl=0,slot_number_hwtcl=0,slot_power_limit_hwtcl=0,slot_power_scale_hwtcl=0,slotclkcfg_hwtcl=1,ssid_hwtcl=0,ssvid_hwtcl=0,subsystem_device_id_hwtcl=1,subsystem_vendor_id_hwtcl=418,surprise_down_error_support_hwtcl=0,tlp_insp_trg_dw0_hwtcl=2049,tlp_insp_trg_dw1_hwtcl=0,tlp_insp_trg_dw2_hwtcl=0,tlp_insp_trg_dw3_hwtcl=0,tlp_inspector_hwtcl=0,tlp_inspector_use_signal_probe_hwtcl=0,tph_completer_hwtcl=false,tx_cdc_almost_empty_hwtcl=5,tx_cdc_almost_full_hwtcl=11,use_aer_hwtcl=1,use_ast_parity=0,use_atx_pll_hwtcl=0,use_crc_forwarding_hwtcl=0,use_cvp_update_core_pof_hwtcl=0,use_rx_st_be_hwtcl=0,user_id_hwtcl=0,vc0_clk_enable_hwtcl=true,vc0_rx_flow_ctrl_compl_data_hwtcl=0,vc0_rx_flow_ctrl_compl_header_hwtcl=0,vc0_rx_flow_ctrl_nonposted_data_hwtcl=0,vc0_rx_flow_ctrl_nonposted_header_hwtcl=16,vc0_rx_flow_ctrl_posted_data_hwtcl=16,vc0_rx_flow_ctrl_posted_header_hwtcl=16,vendor_id_hwtcl=4466,vsec_id_hwtcl=4466,vsec_rev_hwtcl=0,wrong_device_id_hwtcl=disable)(altera_avalon_onchip_memory2:20.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=pcie2ram_pcie_ram,blockType=AUTO,copyInitFile=false,dataWidth=128,dataWidth2=64,derived_enableDiffWidth=true,derived_gui_ram_block_type=Automatic,derived_init_file_name=pcie2ram_pcie_ram.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=12,derived_set_data_width=128,derived_set_data_width2=64,derived_singleClockOperation=false,deviceFamily=Stratix V,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 1 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=true,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,resetrequest_enabled=false,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(alt_xcvr_reconfig:19.1:ber_en=0,device_family=Stratix V,enable_adce=0,enable_analog=0,enable_ber=0,enable_dcd=0,enable_dcd_power_up=1,enable_dfe=0,enable_eyemon=0,enable_lc=1,enable_mif=0,enable_offset=1,enable_pll=0,gui_cal_status_port=false,gui_enable_pll=0,gui_split_sizes=,number_of_reconfig_interfaces=2)(altera_avalon_sysid_qsys:20.1:id=27394049,timestamp=1623892109)(avalon:20.1:arbitrationPriority=1,baseAddress=0x00100000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x00110000,defaultConnection=false)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:20.1:)(reset:20.1:)(reset:20.1:)"
   instancePathKey="pcie2ram"
   kind="pcie2ram"
   version="1.0"
   name="pcie2ram">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1623892109" />
  <parameter name="AUTO_HIP_REFCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_HIP_REFCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_PCIE_RAM_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1_H1" />
  <parameter name="AUTO_HIP_REFCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_PCIE_RAM_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="5SGSMD5K1F40C1" />
  <parameter name="AUTO_PCIE_RAM_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/pcie2ram.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcierd_hip_rs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_cr_rp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_cr_rp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_rxm_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_hip_256_pipen1b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_rs_hip.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_scfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_sv_scfifo_ext.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_scfifo_sv.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_sv_gbfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_tlp_inspector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_tlp_inspector_trigger.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_hip_eq_dprio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_tlp_inspector_monitor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_tlp_inspector_cseb.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_avmm_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_emsip_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_pipe_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_pcie_ram.hex"
       type="HEX"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_pcie_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_dfe_cal_sweep_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xreconf_cif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xreconf_uif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xreconf_basic_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_analog.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_analog_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xreconf_analog_datactrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xreconf_analog_rmw.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_eyemon_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/ber_reader_dcfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/step_to_mon_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/mon_to_step_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_adce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_adce_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_cal.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_eye_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_align_clk.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_get_sum.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_reconfig_mif_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_reconfig_mif_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_reconfig_pll_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_soc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_direct.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xrbasic_l2p_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xrbasic_l2p_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xrbasic_l2p_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xrbasic_lif_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xrbasic_lif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_arbiter_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_controller.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_rf_ram_a.mif"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_rf_ram_b.mif"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_default_contents.mif"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_sysid_qsys_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/altera_pcie/altera_pcie_sv_hip_avmm/altera_pcie_sv_hip_avmm_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/alt_xcvr_reconfig/alt_xcvr_reconfig/alt_xcvr_reconfig_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 0 starting:pcie2ram "pcie2ram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_hip.Rxm_BAR0 and pcie_hip_Rxm_BAR0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_qsys_0_control_slave_translator.avalon_anti_slave_0 and sysid_qsys_0.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ram_s1_translator.avalon_anti_slave_0 and pcie_ram.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>15</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>18</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>19</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>21</b> modules, <b>69</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>30</b> modules, <b>91</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>32</b> modules, <b>101</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>32</b> modules, <b>102</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>138</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>16</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>7</b> modules, <b>16</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>22</b> connections]]></message>
   <message level="Debug" culprit="pcie2ram"><![CDATA["<b>pcie2ram</b>" reuses <b>altera_pcie_sv_hip_avmm</b> "<b>submodules/altpcie_sv_hip_avmm_hwtcl</b>"]]></message>
   <message level="Debug" culprit="pcie2ram"><![CDATA["<b>pcie2ram</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/pcie2ram_pcie_ram</b>"]]></message>
   <message level="Debug" culprit="pcie2ram"><![CDATA["<b>pcie2ram</b>" reuses <b>alt_xcvr_reconfig</b> "<b>submodules/alt_xcvr_reconfig</b>"]]></message>
   <message level="Debug" culprit="pcie2ram"><![CDATA["<b>pcie2ram</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/pcie2ram_sysid_qsys_0</b>"]]></message>
   <message level="Debug" culprit="pcie2ram"><![CDATA["<b>pcie2ram</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/pcie2ram_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="pcie2ram"><![CDATA["<b>pcie2ram</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie2ram"><![CDATA["<b>pcie2ram</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie2ram"><![CDATA["<b>pcie2ram</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 7 starting:altera_pcie_sv_hip_avmm "submodules/altpcie_sv_hip_avmm_hwtcl"</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv</message>
   <message level="Info" culprit="pcie_hip"><![CDATA["<b>pcie2ram</b>" instantiated <b>altera_pcie_sv_hip_avmm</b> "<b>pcie_hip</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 6 starting:altera_avalon_onchip_memory2 "submodules/pcie2ram_pcie_ram"</message>
   <message level="Info" culprit="pcie_ram">Starting RTL generation for module 'pcie2ram_pcie_ram'</message>
   <message level="Info" culprit="pcie_ram">  Generation command is [exec /media/ELTN/FPGA/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /media/ELTN/FPGA/intelFPGA/20.1/quartus/linux64/perl/lib -I /media/ELTN/FPGA/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /media/ELTN/FPGA/intelFPGA/20.1/quartus/sopc_builder/bin -I /media/ELTN/FPGA/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /media/ELTN/FPGA/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /media/ELTN/FPGA/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pcie2ram_pcie_ram --dir=/tmp/alt8795_5665484791237008414.dir/0003_pcie_ram_gen/ --quartus_dir=/media/ELTN/FPGA/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8795_5665484791237008414.dir/0003_pcie_ram_gen//pcie2ram_pcie_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pcie_ram">Done RTL generation for module 'pcie2ram_pcie_ram'</message>
   <message level="Info" culprit="pcie_ram"><![CDATA["<b>pcie2ram</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>pcie_ram</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 5 starting:alt_xcvr_reconfig "submodules/alt_xcvr_reconfig"</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig.sdc OTHER PATH .//alt_xcvr_reconfig.sdc</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_rf_ram_a.mif OTHER PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_rf_ram_a.mif</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.sdc OTHER PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.sdc</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_rf_ram_b.mif OTHER PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_rf_ram_b.mif</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_default_contents.mif OTHER PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_default_contents.mif</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv</message>
   <message level="Info" culprit="pcie_reconfig"><![CDATA["<b>pcie2ram</b>" instantiated <b>alt_xcvr_reconfig</b> "<b>pcie_reconfig</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_xcvr_functions.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_h.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_resync.sv</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/plain_files.txt</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 4 starting:altera_avalon_sysid_qsys "submodules/pcie2ram_sysid_qsys_0"</message>
   <message level="Info" culprit="sysid_qsys_0"><![CDATA["<b>pcie2ram</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 3 starting:altera_mm_interconnect "submodules/pcie2ram_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.027s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.025s/0.038s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>34</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie2ram_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie2ram_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie2ram_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie2ram_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie2ram_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie2ram_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie2ram_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie2ram_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie2ram_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>pcie2ram</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 29 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_hip_Rxm_BAR0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_hip_Rxm_BAR0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 28 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sysid_qsys_0_control_slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 26 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_hip_Rxm_BAR0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_hip_Rxm_BAR0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 25 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sysid_qsys_0_control_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 24 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sysid_qsys_0_control_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 19 starting:altera_merlin_router "submodules/pcie2ram_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 18 starting:altera_merlin_router "submodules/pcie2ram_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 17 starting:altera_merlin_router "submodules/pcie2ram_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 16 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="pcie_hip_Rxm_BAR0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>pcie_hip_Rxm_BAR0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 15 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sysid_qsys_0_control_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 13 starting:altera_merlin_demultiplexer "submodules/pcie2ram_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 12 starting:altera_merlin_multiplexer "submodules/pcie2ram_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 10 starting:altera_merlin_demultiplexer "submodules/pcie2ram_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 9 starting:altera_merlin_demultiplexer "submodules/pcie2ram_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 8 starting:altera_merlin_multiplexer "submodules/pcie2ram_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 7 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sysid_qsys_0_control_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 3 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 1 starting:altera_avalon_st_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 1 starting:error_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 1 starting:altera_avalon_st_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 0 starting:error_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 32 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>pcie2ram</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_sv_hip_avmm:20.1:AST_LITE=0,AVALON_ADDR_WIDTH=32,AddressPage=0\,1\,2\,3\,4\,5\,6\,7\,8\,9\,10\,11\,12\,13\,14\,15,BYPASSS_A2P_TRANSLATION=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=0,CB_A2P_ADDR_MAP_NUM_ENTRIES=2,CB_A2P_ADDR_MAP_PASS_THRU_BITS=20,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=1,CB_PCIE_RX_LITE=0,CB_RP_S_ADDR_WIDTH=32,CB_RXM_DATA_WIDTH=64,CG_AVALON_S_ADDR_WIDTH=21,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_ENABLE_ADVANCED_INTERRUPT=0,CG_ENABLE_HIP_STATUS=1,CG_ENABLE_HIP_STATUS_EXTENSION=0,CG_IMPL_CRA_AV_SLAVE_PORT=0,CG_RXM_IRQ_NUM=16,INTENDED_DEVICE_FAMILY=Stratix V,NUM_PREFETCH_MASTERS=1,PCIeAddress31_0=0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000,PCIeAddress63_32=0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,SLAVE_ADDRESS_MAP_0=21,SLAVE_ADDRESS_MAP_1=0,SLAVE_ADDRESS_MAP_2=0,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_4=0,SLAVE_ADDRESS_MAP_5=0,TX_S_ADDR_WIDTH=32,a2p_pass_thru_bits=20,advanced_default_hwtcl_atomic_malformed=true,advanced_default_hwtcl_atomic_op_completer_32bit=false,advanced_default_hwtcl_atomic_op_completer_64bit=false,advanced_default_hwtcl_atomic_op_routing=false,advanced_default_hwtcl_bridge_port_ssid_support=false,advanced_default_hwtcl_bridge_port_vga_enable=false,advanced_default_hwtcl_bypass_cdc=false,advanced_default_hwtcl_cas_completer_128bit=false,advanced_default_hwtcl_cdc_dummy_insert_limit=11,advanced_default_hwtcl_d0_pme=false,advanced_default_hwtcl_d1_pme=false,advanced_default_hwtcl_d1_support=false,advanced_default_hwtcl_d2_pme=false,advanced_default_hwtcl_d2_support=false,advanced_default_hwtcl_d3_cold_pme=false,advanced_default_hwtcl_d3_hot_pme=false,advanced_default_hwtcl_data_pack_rx=disable,advanced_default_hwtcl_deskew_comma=com_deskw,advanced_default_hwtcl_device_number=0,advanced_default_hwtcl_disable_link_x2_support=false,advanced_default_hwtcl_disable_snoop_packet=false,advanced_default_hwtcl_ei_delay_powerdown_count=10,advanced_default_hwtcl_eie_before_nfts_count=4,advanced_default_hwtcl_enable_adapter_half_rate_mode=false,advanced_default_hwtcl_enable_l1_aspm=false,advanced_default_hwtcl_enable_rx_buffer_checking=false,advanced_default_hwtcl_extended_format_field=false,advanced_default_hwtcl_extended_tag_reset=false,advanced_default_hwtcl_fc_init_timer=1024,advanced_default_hwtcl_flow_control_timeout_count=200,advanced_default_hwtcl_flow_control_update_count=30,advanced_default_hwtcl_flr_capability=false,advanced_default_hwtcl_gen2_diffclock_nfts_count=255,advanced_default_hwtcl_gen2_sameclock_nfts_count=255,advanced_default_hwtcl_hot_plug_support=0,advanced_default_hwtcl_interrupt_pin=inta,advanced_default_hwtcl_l01_entry_latency=31,advanced_default_hwtcl_l0_exit_latency_diffclock=6,advanced_default_hwtcl_l0_exit_latency_sameclock=6,advanced_default_hwtcl_l1_exit_latency_diffclock=0,advanced_default_hwtcl_l1_exit_latency_sameclock=0,advanced_default_hwtcl_low_priority_vc=single_vc,advanced_default_hwtcl_ltr_mechanism=false,advanced_default_hwtcl_ltssm_1ms_timeout=disable,advanced_default_hwtcl_ltssm_freqlocked_check=disable,advanced_default_hwtcl_maximum_current=0,advanced_default_hwtcl_no_command_completed=false,advanced_default_hwtcl_no_soft_reset=false,advanced_default_hwtcl_pclk_out_sel=pclk,advanced_default_hwtcl_pipex1_debug_sel=disable,advanced_default_hwtcl_register_pipe_signals=false,advanced_default_hwtcl_reserved_debug=0,advanced_default_hwtcl_retry_buffer_last_active_address=2047,advanced_default_hwtcl_rx_l0s_count_idl=0,advanced_default_hwtcl_set_l0s=0,advanced_default_hwtcl_skp_os_gen3_count=0,advanced_default_hwtcl_skp_os_schedule_count=0,advanced_default_hwtcl_ssid=0,advanced_default_hwtcl_ssvid=0,advanced_default_hwtcl_tph_completer=false,advanced_default_hwtcl_tx_cdc_almost_empty=5,advanced_default_hwtcl_vc0_clk_enable=true,advanced_default_hwtcl_wrong_device_id=disable,advanced_default_parameter_override=0,aspm_config_management_hwtcl=true,ast_width_hwtcl=Avalon-ST 64-bit,atomic_malformed_hwtcl=true,atomic_op_completer_32bit_hwtcl=false,atomic_op_completer_64bit_hwtcl=false,atomic_op_routing_hwtcl=false,avmm_burst_width_hwtcl=7,avmm_width_hwtcl=64,bar0_64bit_mem_space_hwtcl=Disabled,bar0_io_space_hwtcl=Disabled,bar0_prefetchable_hwtcl=Disabled,bar0_size_mask_hwtcl=21,bar0_type_hwtcl=2,bar1_io_space_hwtcl=Disabled,bar1_prefetchable_hwtcl=Disabled,bar1_size_mask_hwtcl=0,bar1_type_hwtcl=0,bar2_64bit_mem_space_hwtcl=Disabled,bar2_io_space_hwtcl=Disabled,bar2_prefetchable_hwtcl=Disabled,bar2_size_mask_hwtcl=0,bar2_type_hwtcl=0,bar3_io_space_hwtcl=Disabled,bar3_prefetchable_hwtcl=Disabled,bar3_size_mask_hwtcl=0,bar3_type_hwtcl=0,bar4_64bit_mem_space_hwtcl=Disabled,bar4_io_space_hwtcl=Disabled,bar4_prefetchable_hwtcl=Disabled,bar4_size_mask_hwtcl=0,bar4_type_hwtcl=0,bar5_io_space_hwtcl=Disabled,bar5_prefetchable_hwtcl=Disabled,bar5_size_mask_hwtcl=0,bar5_type_hwtcl=0,bridge_port_ssid_support_hwtcl=false,bridge_port_vga_enable_hwtcl=false,bypass_cdc_hwtcl=false,bypass_clk_switch_hwtcl=false,bypass_tl=false,cas_completer_128bit_hwtcl=false,cdc_dummy_insert_limit_hwtcl=11,class_code_hwtcl=0,completion_timeout_hwtcl=ABCD,core_clk_sel_hwtcl=core_clk_250,cpl_spc_data_hwtcl=781,cpl_spc_header_hwtcl=195,credit_buffer_allocation_aux_hwtcl=absolute,cseb_cpl_status_during_cvp_hwtcl=completer_abort,cvp_clk_reset_hwtcl=false,cvp_data_compressed_hwtcl=false,cvp_data_encrypted_hwtcl=false,cvp_mode_reset_hwtcl=false,cvp_rate_sel_hwtcl=full_rate,d0_pme_hwtcl=false,d1_pme_hwtcl=false,d1_support_hwtcl=false,d2_pme_hwtcl=false,d2_support_hwtcl=false,d3_cold_pme_hwtcl=false,d3_hot_pme_hwtcl=false,data_pack_rx_hwtcl=disable,deemphasis_enable_hwtcl=false,deskew_comma_hwtcl=skp_eieos_deskw,device_id_hwtcl=167,device_number_hwtcl=0,diffclock_nfts_count_hwtcl=128,disable_link_x2_support_hwtcl=false,disable_snoop_packet_hwtcl=false,dll_active_report_support_hwtcl=0,ecrc_check_capable_hwtcl=0,ecrc_gen_capable_hwtcl=0,ei_delay_powerdown_count_hwtcl=10,eie_before_nfts_count_hwtcl=4,enable_adapter_half_rate_mode_hwtcl=false,enable_completion_timeout_disable_hwtcl=1,enable_function_msix_support_hwtcl=0,enable_l0s_aspm_hwtcl=false,enable_l1_aspm_hwtcl=false,enable_pcisigtest_hwtcl=0,enable_power_on_rst_pulse_hwtcl=0,enable_rx_buffer_checking_hwtcl=false,enable_slot_register_hwtcl=0,enable_tl_only_sim_hwtcl=0,endpoint_l0_latency_hwtcl=0,endpoint_l1_latency_hwtcl=0,expansion_base_address_register_hwtcl=0,extend_tag_field_hwtcl=32,extended_format_field_hwtcl=false,extended_tag_reset_hwtcl=false,fc_init_timer_hwtcl=1024,fixed_address_mode=0,flow_control_timeout_count_hwtcl=200,flow_control_update_count_hwtcl=30,flr_capability_hwtcl=false,force_hrc=0,force_src=0,g3_bypass_equlz_hwtcl=0,g3_dis_rx_use_prst_ep_hwtcl=true,g3_dis_rx_use_prst_hwtcl=true,gen123_lane_rate_mode_hwtcl=Gen1 (2.5 Gbps),gen2_diffclock_nfts_count_hwtcl=255,gen2_sameclock_nfts_count_hwtcl=255,gen3_rxfreqlock_counter_hwtcl=0,gen3_skip_ph2_ph3_hwtcl=0,hip_hard_reset_hwtcl=1,hip_reconfig_hwtcl=0,hip_tag_checking_hwtcl=1,hot_plug_support_hwtcl=0,hwtcl_override_g2_txvod=1,in_cvp_mode_hwtcl=0,indicator_hwtcl=0,interrupt_pin_hwtcl=inta,io_window_addr_width_hwtcl=0,l01_entry_latency_hwtcl=31,l0_exit_latency_diffclock_hwtcl=6,l0_exit_latency_sameclock_hwtcl=6,l1_exit_latency_diffclock_hwtcl=0,l1_exit_latency_sameclock_hwtcl=0,l2_async_logic_hwtcl=disable,lane_mask_hwtcl=x1,low_priority_vc_hwtcl=single_vc,ltr_mechanism_hwtcl=false,ltssm_1ms_timeout_hwtcl=disable,ltssm_freqlocked_check_hwtcl=disable,max_payload_size_hwtcl=128,maximum_current_hwtcl=0,millisecond_cycle_count_hwtcl=124250,msi_64bit_addressing_capable_hwtcl=true,msi_masking_capable_hwtcl=false,msi_multi_message_capable_hwtcl=4,msi_support_hwtcl=true,msix_pba_bir_hwtcl=0,msix_pba_offset_hwtcl=0,msix_table_bir_hwtcl=0,msix_table_offset_hwtcl=0,msix_table_size_hwtcl=0,no_command_completed_hwtcl=false,no_soft_reset_hwtcl=false,override_rxbuffer_cred_preset=0,override_tbpartner_driver_setting_hwtcl=0,pcie_inspector_hwtcl=0,pcie_qsys=1,pcie_spec_version_hwtcl=2.1,pclk_out_sel_hwtcl=pclk,pipex1_debug_sel_hwtcl=disable,pld_clk_MHz=1250,pll_refclk_freq_hwtcl=100 MHz,port_link_number_hwtcl=1,port_type_hwtcl=Native endpoint,port_width_be_hwtcl=8,port_width_data_hwtcl=64,prefetchable_mem_window_addr_width_hwtcl=0,reconfig_from_xcvr_width=92,reconfig_to_xcvr_width=140,register_pipe_signals_hwtcl=false,reserved_debug_hwtcl=0,retry_buffer_last_active_address_hwtcl=2047,revision_id_hwtcl=1,rpre_emph_a_val_hwtcl=9,rpre_emph_b_val_hwtcl=0,rpre_emph_c_val_hwtcl=16,rpre_emph_d_val_hwtcl=13,rpre_emph_e_val_hwtcl=5,rvod_sel_a_val_hwtcl=42,rvod_sel_b_val_hwtcl=38,rvod_sel_c_val_hwtcl=38,rvod_sel_d_val_hwtcl=43,rvod_sel_e_val_hwtcl=15,rx_cdc_almost_full_hwtcl=12,rx_ei_l0s_hwtcl=0,rx_l0s_count_idl_hwtcl=0,rxbuffer_rxreq_hwtcl=Low,sameclock_nfts_count_hwtcl=128,serial_sim_hwtcl=1,set_l0s_hwtcl=0,set_pld_clk_x1_625MHz_hwtcl=0,single_rx_detect_hwtcl=1,skp_os_gen3_count_hwtcl=0,skp_os_schedule_count_hwtcl=0,slot_number_hwtcl=0,slot_power_limit_hwtcl=0,slot_power_scale_hwtcl=0,slotclkcfg_hwtcl=1,ssid_hwtcl=0,ssvid_hwtcl=0,subsystem_device_id_hwtcl=1,subsystem_vendor_id_hwtcl=418,surprise_down_error_support_hwtcl=0,tlp_insp_trg_dw0_hwtcl=2049,tlp_insp_trg_dw1_hwtcl=0,tlp_insp_trg_dw2_hwtcl=0,tlp_insp_trg_dw3_hwtcl=0,tlp_inspector_hwtcl=0,tlp_inspector_use_signal_probe_hwtcl=0,tph_completer_hwtcl=false,tx_cdc_almost_empty_hwtcl=5,tx_cdc_almost_full_hwtcl=11,use_aer_hwtcl=1,use_ast_parity=0,use_atx_pll_hwtcl=0,use_crc_forwarding_hwtcl=0,use_cvp_update_core_pof_hwtcl=0,use_rx_st_be_hwtcl=0,user_id_hwtcl=0,vc0_clk_enable_hwtcl=true,vc0_rx_flow_ctrl_compl_data_hwtcl=0,vc0_rx_flow_ctrl_compl_header_hwtcl=0,vc0_rx_flow_ctrl_nonposted_data_hwtcl=0,vc0_rx_flow_ctrl_nonposted_header_hwtcl=16,vc0_rx_flow_ctrl_posted_data_hwtcl=16,vc0_rx_flow_ctrl_posted_header_hwtcl=16,vendor_id_hwtcl=4466,vsec_id_hwtcl=4466,vsec_rev_hwtcl=0,wrong_device_id_hwtcl=disable"
   instancePathKey="pcie2ram:.:pcie_hip"
   kind="altera_pcie_sv_hip_avmm"
   version="20.1"
   name="altpcie_sv_hip_avmm_hwtcl">
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="vc0_rx_flow_ctrl_posted_data_hwtcl" value="16" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="cas_completer_128bit_hwtcl" value="false" />
  <parameter name="tx_cdc_almost_empty_hwtcl" value="5" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="enable_power_on_rst_pulse_hwtcl" value="0" />
  <parameter name="bar5_type_hwtcl" value="0" />
  <parameter
     name="advanced_default_hwtcl_enable_adapter_half_rate_mode"
     value="false" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="subsystem_device_id_hwtcl" value="1" />
  <parameter name="subsystem_vendor_id_hwtcl" value="418" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW" value="0" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="0" />
  <parameter name="advanced_default_hwtcl_extended_tag_reset" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW" value="0" />
  <parameter name="d1_pme_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_l0_exit_latency_sameclock" value="6" />
  <parameter name="in_cvp_mode_hwtcl" value="0" />
  <parameter name="low_priority_vc_hwtcl" value="single_vc" />
  <parameter name="maximum_current_hwtcl" value="0" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header_hwtcl" value="16" />
  <parameter name="l2_async_logic_hwtcl" value="disable" />
  <parameter name="deemphasis_enable_hwtcl" value="false" />
  <parameter name="tlp_insp_trg_dw0_hwtcl" value="2049" />
  <parameter name="advanced_default_hwtcl_no_command_completed" value="false" />
  <parameter name="bar1_prefetchable_hwtcl" value="Disabled" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH" value="0" />
  <parameter name="use_atx_pll_hwtcl" value="0" />
  <parameter name="avmm_burst_width_hwtcl" value="7" />
  <parameter name="tlp_inspector_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="0" />
  <parameter name="override_tbpartner_driver_setting_hwtcl" value="0" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="gen2_sameclock_nfts_count_hwtcl" value="255" />
  <parameter name="enable_slot_register_hwtcl" value="0" />
  <parameter name="interrupt_pin_hwtcl" value="inta" />
  <parameter name="rx_cdc_almost_full_hwtcl" value="12" />
  <parameter name="advanced_default_hwtcl_d1_pme" value="false" />
  <parameter name="cvp_data_compressed_hwtcl" value="false" />
  <parameter name="port_type_hwtcl" value="Native endpoint" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="2" />
  <parameter name="atomic_op_routing_hwtcl" value="false" />
  <parameter name="enable_l1_aspm_hwtcl" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH" value="0" />
  <parameter name="bar4_prefetchable_hwtcl" value="Disabled" />
  <parameter name="reserved_debug_hwtcl" value="0" />
  <parameter name="enable_l0s_aspm_hwtcl" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="0" />
  <parameter name="pcie_inspector_hwtcl" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="21" />
  <parameter name="port_width_data_hwtcl" value="64" />
  <parameter name="advanced_default_hwtcl_atomic_op_completer_64bit" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="0" />
  <parameter name="advanced_default_hwtcl_l01_entry_latency" value="31" />
  <parameter name="tlp_insp_trg_dw1_hwtcl" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="g3_bypass_equlz_hwtcl" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="0" />
  <parameter name="rx_ei_l0s_hwtcl" value="0" />
  <parameter name="force_hrc" value="0" />
  <parameter name="advanced_default_hwtcl_flow_control_update_count" value="30" />
  <parameter name="avmm_width_hwtcl" value="64" />
  <parameter name="advanced_default_hwtcl_flr_capability" value="false" />
  <parameter name="advanced_default_hwtcl_enable_rx_buffer_checking" value="false" />
  <parameter name="user_id_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH" value="0" />
  <parameter name="port_width_be_hwtcl" value="8" />
  <parameter name="rx_l0s_count_idl_hwtcl" value="0" />
  <parameter name="d3_cold_pme_hwtcl" value="false" />
  <parameter name="override_rxbuffer_cred_preset" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW" value="0" />
  <parameter name="advanced_default_hwtcl_hot_plug_support" value="0" />
  <parameter name="bar4_io_space_hwtcl" value="Disabled" />
  <parameter name="flow_control_update_count_hwtcl" value="30" />
  <parameter name="advanced_default_hwtcl_l1_exit_latency_diffclock" value="0" />
  <parameter name="deskew_comma_hwtcl" value="skp_eieos_deskw" />
  <parameter name="CB_PCIE_MODE" value="1" />
  <parameter name="msi_64bit_addressing_capable_hwtcl" value="true" />
  <parameter name="pcie_spec_version_hwtcl" value="2.1" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="millisecond_cycle_count_hwtcl" value="124250" />
  <parameter name="d0_pme_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_disable_link_x2_support" value="false" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="tx_cdc_almost_full_hwtcl" value="11" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="bar5_io_space_hwtcl" value="Disabled" />
  <parameter name="extended_tag_reset_hwtcl" value="false" />
  <parameter name="reconfig_from_xcvr_width" value="92" />
  <parameter name="ltssm_1ms_timeout_hwtcl" value="disable" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW" value="0" />
  <parameter name="cvp_data_encrypted_hwtcl" value="false" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="AVALON_ADDR_WIDTH" value="32" />
  <parameter name="gen3_skip_ph2_ph3_hwtcl" value="0" />
  <parameter name="vendor_id_hwtcl" value="4466" />
  <parameter name="ecrc_gen_capable_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_extended_format_field" value="false" />
  <parameter name="advanced_default_hwtcl_flow_control_timeout_count" value="200" />
  <parameter name="bar2_io_space_hwtcl" value="Disabled" />
  <parameter name="l0_exit_latency_sameclock_hwtcl" value="6" />
  <parameter name="set_pld_clk_x1_625MHz_hwtcl" value="0" />
  <parameter name="l1_exit_latency_sameclock_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_bridge_port_vga_enable" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW" value="0" />
  <parameter name="TX_S_ADDR_WIDTH" value="32" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH" value="0" />
  <parameter
     name="PCIeAddress63_32"
     value="0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000" />
  <parameter name="tph_completer_hwtcl" value="false" />
  <parameter name="g3_dis_rx_use_prst_ep_hwtcl" value="true" />
  <parameter name="advanced_default_hwtcl_skp_os_schedule_count" value="0" />
  <parameter name="serial_sim_hwtcl" value="1" />
  <parameter name="l0_exit_latency_diffclock_hwtcl" value="6" />
  <parameter name="advanced_default_hwtcl_bypass_cdc" value="false" />
  <parameter name="advanced_default_hwtcl_gen2_diffclock_nfts_count" value="255" />
  <parameter name="g3_dis_rx_use_prst_hwtcl" value="true" />
  <parameter name="enable_pcisigtest_hwtcl" value="0" />
  <parameter name="device_id_hwtcl" value="167" />
  <parameter name="l01_entry_latency_hwtcl" value="31" />
  <parameter name="class_code_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW" value="0" />
  <parameter name="ltr_mechanism_hwtcl" value="false" />
  <parameter name="CG_ENABLE_HIP_STATUS_EXTENSION" value="0" />
  <parameter name="bar0_type_hwtcl" value="2" />
  <parameter name="max_payload_size_hwtcl" value="128" />
  <parameter name="bar2_size_mask_hwtcl" value="0" />
  <parameter name="enable_rx_buffer_checking_hwtcl" value="false" />
  <parameter name="d3_hot_pme_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_eie_before_nfts_count" value="4" />
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="advanced_default_hwtcl_enable_l1_aspm" value="false" />
  <parameter name="advanced_default_hwtcl_disable_snoop_packet" value="false" />
  <parameter name="surprise_down_error_support_hwtcl" value="0" />
  <parameter name="msi_masking_capable_hwtcl" value="false" />
  <parameter name="rvod_sel_e_val_hwtcl" value="15" />
  <parameter name="bar1_io_space_hwtcl" value="Disabled" />
  <parameter name="hip_reconfig_hwtcl" value="0" />
  <parameter name="bar5_size_mask_hwtcl" value="0" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="0" />
  <parameter name="expansion_base_address_register_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH" value="0" />
  <parameter name="advanced_default_hwtcl_cdc_dummy_insert_limit" value="11" />
  <parameter name="core_clk_sel_hwtcl" value="core_clk_250" />
  <parameter name="l1_exit_latency_diffclock_hwtcl" value="0" />
  <parameter name="cvp_rate_sel_hwtcl" value="full_rate" />
  <parameter
     name="advanced_default_hwtcl_retry_buffer_last_active_address"
     value="2047" />
  <parameter name="use_crc_forwarding_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_deskew_comma" value="com_deskw" />
  <parameter name="msix_table_offset_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH" value="0" />
  <parameter name="skp_os_gen3_count_hwtcl" value="0" />
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="lane_mask_hwtcl" value="x1" />
  <parameter name="atomic_op_completer_64bit_hwtcl" value="false" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="vsec_rev_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_d2_support" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW" value="0" />
  <parameter name="rpre_emph_e_val_hwtcl" value="5" />
  <parameter name="prefetchable_mem_window_addr_width_hwtcl" value="0" />
  <parameter name="msi_support_hwtcl" value="true" />
  <parameter name="advanced_default_hwtcl_interrupt_pin" value="inta" />
  <parameter name="bar4_type_hwtcl" value="0" />
  <parameter name="bypass_cdc_hwtcl" value="false" />
  <parameter name="ssvid_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW" value="0" />
  <parameter name="msix_pba_offset_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_set_l0s" value="0" />
  <parameter name="bar5_prefetchable_hwtcl" value="Disabled" />
  <parameter name="CB_RXM_DATA_WIDTH" value="64" />
  <parameter name="rpre_emph_d_val_hwtcl" value="13" />
  <parameter name="single_rx_detect_hwtcl" value="1" />
  <parameter name="bar4_64bit_mem_space_hwtcl" value="Disabled" />
  <parameter name="extended_format_field_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_pclk_out_sel" value="pclk" />
  <parameter name="bar2_type_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_maximum_current" value="0" />
  <parameter name="rvod_sel_d_val_hwtcl" value="43" />
  <parameter name="register_pipe_signals_hwtcl" value="false" />
  <parameter name="hwtcl_override_g2_txvod" value="1" />
  <parameter name="advanced_default_hwtcl_ltssm_1ms_timeout" value="disable" />
  <parameter name="extend_tag_field_hwtcl" value="32" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH" value="0" />
  <parameter name="advanced_default_hwtcl_d3_hot_pme" value="false" />
  <parameter name="advanced_default_hwtcl_ltr_mechanism" value="false" />
  <parameter name="aspm_config_management_hwtcl" value="true" />
  <parameter name="advanced_default_hwtcl_ei_delay_powerdown_count" value="10" />
  <parameter name="advanced_default_hwtcl_fc_init_timer" value="1024" />
  <parameter name="tlp_insp_trg_dw3_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW" value="0" />
  <parameter name="set_l0s_hwtcl" value="0" />
  <parameter name="cdc_dummy_insert_limit_hwtcl" value="11" />
  <parameter name="advanced_default_hwtcl_l1_exit_latency_sameclock" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH" value="0" />
  <parameter name="advanced_default_hwtcl_ltssm_freqlocked_check" value="disable" />
  <parameter name="bar2_64bit_mem_space_hwtcl" value="Disabled" />
  <parameter name="msix_table_bir_hwtcl" value="0" />
  <parameter name="advanced_default_parameter_override" value="0" />
  <parameter name="cpl_spc_header_hwtcl" value="195" />
  <parameter name="rpre_emph_c_val_hwtcl" value="16" />
  <parameter name="advanced_default_hwtcl_device_number" value="0" />
  <parameter name="bar2_prefetchable_hwtcl" value="Disabled" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH" value="0" />
  <parameter name="atomic_op_completer_32bit_hwtcl" value="false" />
  <parameter name="retry_buffer_last_active_address_hwtcl" value="2047" />
  <parameter name="advanced_default_hwtcl_vc0_clk_enable" value="true" />
  <parameter name="rvod_sel_c_val_hwtcl" value="38" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW" value="0" />
  <parameter name="advanced_default_hwtcl_d0_pme" value="false" />
  <parameter name="bar4_size_mask_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_data_pack_rx" value="disable" />
  <parameter name="advanced_default_hwtcl_atomic_malformed" value="true" />
  <parameter name="bar1_size_mask_hwtcl" value="0" />
  <parameter name="use_cvp_update_core_pof_hwtcl" value="0" />
  <parameter name="vc0_clk_enable_hwtcl" value="true" />
  <parameter name="bar0_io_space_hwtcl" value="Disabled" />
  <parameter name="no_soft_reset_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_wrong_device_id" value="disable" />
  <parameter name="CG_ENABLE_HIP_STATUS" value="1" />
  <parameter name="use_rx_st_be_hwtcl" value="0" />
  <parameter name="slot_power_limit_hwtcl" value="0" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="enable_completion_timeout_disable_hwtcl" value="1" />
  <parameter name="bar0_64bit_mem_space_hwtcl" value="Disabled" />
  <parameter name="dll_active_report_support_hwtcl" value="0" />
  <parameter name="slot_number_hwtcl" value="0" />
  <parameter name="hip_hard_reset_hwtcl" value="1" />
  <parameter name="revision_id_hwtcl" value="1" />
  <parameter name="wrong_device_id_hwtcl" value="disable" />
  <parameter name="advanced_default_hwtcl_ssid" value="0" />
  <parameter name="d1_support_hwtcl" value="false" />
  <parameter name="cpl_spc_data_hwtcl" value="781" />
  <parameter name="io_window_addr_width_hwtcl" value="0" />
  <parameter name="reconfig_to_xcvr_width" value="140" />
  <parameter name="use_ast_parity" value="0" />
  <parameter name="atomic_malformed_hwtcl" value="true" />
  <parameter name="ltssm_freqlocked_check_hwtcl" value="disable" />
  <parameter name="advanced_default_hwtcl_l0_exit_latency_diffclock" value="6" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH" value="0" />
  <parameter name="advanced_default_hwtcl_tx_cdc_almost_empty" value="5" />
  <parameter name="completion_timeout_hwtcl" value="ABCD" />
  <parameter name="enable_function_msix_support_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_cas_completer_128bit" value="false" />
  <parameter name="gen2_diffclock_nfts_count_hwtcl" value="255" />
  <parameter name="rvod_sel_a_val_hwtcl" value="42" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH" value="0" />
  <parameter name="tlp_insp_trg_dw2_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH" value="0" />
  <parameter name="credit_buffer_allocation_aux_hwtcl" value="absolute" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen1 (2.5 Gbps)" />
  <parameter name="pclk_out_sel_hwtcl" value="pclk" />
  <parameter name="enable_adapter_half_rate_mode_hwtcl" value="false" />
  <parameter name="vsec_id_hwtcl" value="4466" />
  <parameter name="d2_support_hwtcl" value="false" />
  <parameter name="disable_snoop_packet_hwtcl" value="false" />
  <parameter name="disable_link_x2_support_hwtcl" value="false" />
  <parameter name="fc_init_timer_hwtcl" value="1024" />
  <parameter name="use_aer_hwtcl" value="1" />
  <parameter name="msix_pba_bir_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_pipex1_debug_sel" value="disable" />
  <parameter name="cvp_clk_reset_hwtcl" value="false" />
  <parameter name="force_src" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW" value="0" />
  <parameter name="data_pack_rx_hwtcl" value="disable" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW" value="0" />
  <parameter name="advanced_default_hwtcl_register_pipe_signals" value="false" />
  <parameter name="bar3_prefetchable_hwtcl" value="Disabled" />
  <parameter name="advanced_default_hwtcl_atomic_op_routing" value="false" />
  <parameter name="cseb_cpl_status_during_cvp_hwtcl" value="completer_abort" />
  <parameter name="advanced_default_hwtcl_no_soft_reset" value="false" />
  <parameter name="bar0_size_mask_hwtcl" value="21" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH" value="0" />
  <parameter name="advanced_default_hwtcl_low_priority_vc" value="single_vc" />
  <parameter name="vc0_rx_flow_ctrl_compl_data_hwtcl" value="0" />
  <parameter name="gen3_rxfreqlock_counter_hwtcl" value="0" />
  <parameter name="bar3_size_mask_hwtcl" value="0" />
  <parameter name="slot_power_scale_hwtcl" value="0" />
  <parameter name="rpre_emph_a_val_hwtcl" value="9" />
  <parameter name="ast_width_hwtcl" value="Avalon-ST 64-bit" />
  <parameter name="flr_capability_hwtcl" value="false" />
  <parameter name="sameclock_nfts_count_hwtcl" value="128" />
  <parameter name="skp_os_schedule_count_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_reserved_debug" value="0" />
  <parameter name="bypass_clk_switch_hwtcl" value="false" />
  <parameter name="msix_table_size_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_hwtcl" value="0" />
  <parameter name="endpoint_l0_latency_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH" value="0" />
  <parameter name="no_command_completed_hwtcl" value="false" />
  <parameter name="bar0_prefetchable_hwtcl" value="Disabled" />
  <parameter name="slotclkcfg_hwtcl" value="1" />
  <parameter name="BYPASSS_A2P_TRANSLATION" value="0" />
  <parameter name="rxbuffer_rxreq_hwtcl" value="Low" />
  <parameter name="device_number_hwtcl" value="0" />
  <parameter name="enable_tl_only_sim_hwtcl" value="0" />
  <parameter name="a2p_pass_thru_bits" value="20" />
  <parameter name="advanced_default_hwtcl_d1_support" value="false" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="hot_plug_support_hwtcl" value="0" />
  <parameter name="ssid_hwtcl" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="advanced_default_hwtcl_bridge_port_ssid_support" value="false" />
  <parameter name="rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="d2_pme_hwtcl" value="false" />
  <parameter name="bridge_port_ssid_support_hwtcl" value="false" />
  <parameter name="cvp_mode_reset_hwtcl" value="false" />
  <parameter
     name="PCIeAddress31_0"
     value="0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000" />
  <parameter name="advanced_default_hwtcl_atomic_op_completer_32bit" value="false" />
  <parameter name="ei_delay_powerdown_count_hwtcl" value="10" />
  <parameter name="bar1_type_hwtcl" value="0" />
  <parameter name="port_link_number_hwtcl" value="1" />
  <parameter name="advanced_default_hwtcl_skp_os_gen3_count" value="0" />
  <parameter name="eie_before_nfts_count_hwtcl" value="4" />
  <parameter name="endpoint_l1_latency_hwtcl" value="0" />
  <parameter name="CG_AVALON_S_ADDR_WIDTH" value="21" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW" value="0" />
  <parameter
     name="AddressPage"
     value="0\,1\,2\,3\,4\,5\,6\,7\,8\,9\,10\,11\,12\,13\,14\,15" />
  <parameter name="advanced_default_hwtcl_d2_pme" value="false" />
  <parameter name="vc0_rx_flow_ctrl_compl_header_hwtcl" value="0" />
  <parameter name="hip_tag_checking_hwtcl" value="1" />
  <parameter name="pll_refclk_freq_hwtcl" value="100 MHz" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH" value="0" />
  <parameter name="CG_ENABLE_ADVANCED_INTERRUPT" value="0" />
  <parameter name="vc0_rx_flow_ctrl_posted_header_hwtcl" value="16" />
  <parameter name="rvod_sel_b_val_hwtcl" value="38" />
  <parameter name="advanced_default_hwtcl_tph_completer" value="false" />
  <parameter name="bar3_type_hwtcl" value="0" />
  <parameter name="tlp_inspector_use_signal_probe_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_ssvid" value="0" />
  <parameter name="advanced_default_hwtcl_rx_l0s_count_idl" value="0" />
  <parameter name="pipex1_debug_sel_hwtcl" value="disable" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data_hwtcl" value="0" />
  <parameter name="indicator_hwtcl" value="0" />
  <parameter name="bar3_io_space_hwtcl" value="Disabled" />
  <parameter name="AST_LITE" value="0" />
  <parameter name="advanced_default_hwtcl_gen2_sameclock_nfts_count" value="255" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="20" />
  <parameter name="pld_clk_MHz" value="1250" />
  <parameter name="advanced_default_hwtcl_d3_cold_pme" value="false" />
  <parameter name="bridge_port_vga_enable_hwtcl" value="false" />
  <parameter name="flow_control_timeout_count_hwtcl" value="200" />
  <parameter name="diffclock_nfts_count_hwtcl" value="128" />
  <parameter name="CB_RP_S_ADDR_WIDTH" value="32" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW" value="0" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcierd_hip_rs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_cr_rp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_cr_rp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_rxm_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav128_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_hip_256_pipen1b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_rs_hip.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_scfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_sv_scfifo_ext.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_scfifo_sv.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_sv_gbfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_tlp_inspector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_tlp_inspector_trigger.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_hip_eq_dprio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_tlp_inspector_monitor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altpcie_tlp_inspector_cseb.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_avmm_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_emsip_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_pipe_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/altera_pcie/altera_pcie_sv_hip_avmm/altera_pcie_sv_hip_avmm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram" as="pcie_hip" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 7 starting:altera_pcie_sv_hip_avmm "submodules/altpcie_sv_hip_avmm_hwtcl"</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv</message>
   <message level="Info" culprit="pcie_hip">add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv</message>
   <message level="Info" culprit="pcie_hip"><![CDATA["<b>pcie2ram</b>" instantiated <b>altera_pcie_sv_hip_avmm</b> "<b>pcie_hip</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:20.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=pcie2ram_pcie_ram,blockType=AUTO,copyInitFile=false,dataWidth=128,dataWidth2=64,derived_enableDiffWidth=true,derived_gui_ram_block_type=Automatic,derived_init_file_name=pcie2ram_pcie_ram.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=12,derived_set_data_width=128,derived_set_data_width2=64,derived_singleClockOperation=false,deviceFamily=Stratix V,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 1 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=true,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,resetrequest_enabled=false,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="pcie2ram:.:pcie_ram"
   kind="altera_avalon_onchip_memory2"
   version="20.1"
   name="pcie2ram_pcie_ram">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 1 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1" />
  <parameter name="autoInitializationFileName" value="pcie2ram_pcie_ram" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="12" />
  <parameter name="dataWidth" value="128" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter name="derived_init_file_name" value="pcie2ram_pcie_ram.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="64" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="true" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Stratix V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="128" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="dataWidth2" value="64" />
  <parameter name="enableDiffWidth" value="true" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_pcie_ram.hex"
       type="HEX"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_pcie_ram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram" as="pcie_ram" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 6 starting:altera_avalon_onchip_memory2 "submodules/pcie2ram_pcie_ram"</message>
   <message level="Info" culprit="pcie_ram">Starting RTL generation for module 'pcie2ram_pcie_ram'</message>
   <message level="Info" culprit="pcie_ram">  Generation command is [exec /media/ELTN/FPGA/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /media/ELTN/FPGA/intelFPGA/20.1/quartus/linux64/perl/lib -I /media/ELTN/FPGA/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /media/ELTN/FPGA/intelFPGA/20.1/quartus/sopc_builder/bin -I /media/ELTN/FPGA/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /media/ELTN/FPGA/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /media/ELTN/FPGA/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pcie2ram_pcie_ram --dir=/tmp/alt8795_5665484791237008414.dir/0003_pcie_ram_gen/ --quartus_dir=/media/ELTN/FPGA/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8795_5665484791237008414.dir/0003_pcie_ram_gen//pcie2ram_pcie_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pcie_ram">Done RTL generation for module 'pcie2ram_pcie_ram'</message>
   <message level="Info" culprit="pcie_ram"><![CDATA["<b>pcie2ram</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>pcie_ram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_xcvr_reconfig:19.1:ber_en=0,device_family=Stratix V,enable_adce=0,enable_analog=0,enable_ber=0,enable_dcd=0,enable_dcd_power_up=1,enable_dfe=0,enable_eyemon=0,enable_lc=1,enable_mif=0,enable_offset=1,enable_pll=0,gui_cal_status_port=false,gui_enable_pll=0,gui_split_sizes=,number_of_reconfig_interfaces=2"
   instancePathKey="pcie2ram:.:pcie_reconfig"
   kind="alt_xcvr_reconfig"
   version="19.1"
   name="alt_xcvr_reconfig">
  <parameter name="gui_cal_status_port" value="false" />
  <parameter name="ber_en" value="0" />
  <parameter name="enable_offset" value="1" />
  <parameter name="device_family" value="Stratix V" />
  <parameter name="enable_pll" value="0" />
  <parameter name="enable_lc" value="1" />
  <parameter name="enable_adce" value="0" />
  <parameter name="enable_ber" value="0" />
  <parameter name="gui_enable_pll" value="0" />
  <parameter name="enable_dcd_power_up" value="1" />
  <parameter name="enable_mif" value="0" />
  <parameter name="enable_dcd" value="0" />
  <parameter name="enable_eyemon" value="0" />
  <parameter name="gui_split_sizes" value="" />
  <parameter name="number_of_reconfig_interfaces" value="2" />
  <parameter name="enable_dfe" value="0" />
  <parameter name="enable_analog" value="0" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_dfe_cal_sweep_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xreconf_cif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xreconf_uif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xreconf_basic_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_analog.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_analog_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xreconf_analog_datactrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xreconf_analog_rmw.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_eyemon_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/ber_reader_dcfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/step_to_mon_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/mon_to_step_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_adce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_adce_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_cal.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_eye_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_align_clk.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_get_sum.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_reconfig_mif_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_reconfig_mif_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_reconfig_pll_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_soc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_direct.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xrbasic_l2p_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xrbasic_l2p_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xrbasic_l2p_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xrbasic_lif_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xrbasic_lif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_arbiter_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_controller.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_rf_ram_a.mif"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_rf_ram_b.mif"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_default_contents.mif"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/alt_xcvr_reconfig/alt_xcvr_reconfig/alt_xcvr_reconfig_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram" as="pcie_reconfig" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 5 starting:alt_xcvr_reconfig "submodules/alt_xcvr_reconfig"</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig.sdc OTHER PATH .//alt_xcvr_reconfig.sdc</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_rf_ram_a.mif OTHER PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_rf_ram_a.mif</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.sdc OTHER PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.sdc</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_rf_ram_b.mif OTHER PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_rf_ram_b.mif</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_default_contents.mif OTHER PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_default_contents.mif</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v</message>
   <message level="Info" culprit="pcie_reconfig">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../../../../tmp/alt8795_5665484791237008414.dir/0004_pcie_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv</message>
   <message level="Info" culprit="pcie_reconfig"><![CDATA["<b>pcie2ram</b>" instantiated <b>alt_xcvr_reconfig</b> "<b>pcie_reconfig</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_xcvr_functions.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/sv_xcvr_h.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/alt_xcvr_resync.sv</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/plain_files.txt</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:20.1:id=27394049,timestamp=1623892109"
   instancePathKey="pcie2ram:.:sysid_qsys_0"
   kind="altera_avalon_sysid_qsys"
   version="20.1"
   name="pcie2ram_sysid_qsys_0">
  <parameter name="id" value="27394049" />
  <parameter name="timestamp" value="1623892109" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_sysid_qsys_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram" as="sysid_qsys_0" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 4 starting:altera_avalon_sysid_qsys "submodules/pcie2ram_sysid_qsys_0"</message>
   <message level="Info" culprit="sysid_qsys_0"><![CDATA["<b>pcie2ram</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:20.1:AUTO_DEVICE=5SGSMD5K1F40C1,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {pcie_hip_Rxm_BAR0_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_READ} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {SYNC_RESET} {0};add_instance {sysid_qsys_0_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_ram_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {pcie_ram_s1_translator} {AV_DATA_W} {128};set_instance_parameter_value {pcie_ram_s1_translator} {UAV_DATA_W} {128};set_instance_parameter_value {pcie_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_ram_s1_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {pcie_ram_s1_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {pcie_ram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ram_s1_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {pcie_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {pcie_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {pcie_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pcie_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_hip_Rxm_BAR0_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_CACHE_H} {139};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_CACHE_L} {136};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {ST_DATA_W} {145};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sysid_qsys_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000100008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000110000&quot;
   end=&quot;0x00000000000118000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {ID} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {USE_WRITERESPONSE} {0};add_instance {sysid_qsys_0_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_PROTECTION_H} {99};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_PROTECTION_L} {97};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ST_DATA_W} {109};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ID} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_qsys_0_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {110};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_0_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {216};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {214};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {213};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {212};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_PROTECTION_H} {207};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_PROTECTION_L} {205};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_DATA_H} {127};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_SRC_ID_L} {202};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_DEST_ID_H} {203};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_ram_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ram_s1_agent} {ST_DATA_W} {217};set_instance_parameter_value {pcie_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ram_s1_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {pcie_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {pcie_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_ram_s1_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {pcie_ram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_ram_s1_agent} {ID} {0};set_instance_parameter_value {pcie_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ram_s1_agent} {ECC_ENABLE} {0};add_instance {pcie_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {218};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router} {START_ADDRESS} {0x100000 0x110000 };set_instance_parameter_value {router} {END_ADDRESS} {0x100008 0x118000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {145};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {99};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {109};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {175};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {207};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {205};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {203};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_002} {ST_DATA_W} {217};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {pcie_hip_Rxm_BAR0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {MAX_BURST_LENGTH} {64};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {ST_DATA_W} {145};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {REORDER} {0};add_instance {sysid_qsys_0_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {ST_DATA_W} {109};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {pcie_ram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BURST_TYPE_H} {197};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BURST_TYPE_L} {196};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {ST_DATA_W} {217};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {OUT_BURSTWRAP_H} {192};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {sysid_qsys_0_control_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_ST_DATA_W} {109};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_ST_DATA_W} {145};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {192};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {192};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {195};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {193};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {213};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {212};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {197};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {196};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {214};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {216};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_ST_DATA_W} {217};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {145};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sysid_qsys_0_control_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_ST_DATA_W} {145};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_ST_DATA_W} {109};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_ST_DATA_W} {145};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {195};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {193};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {213};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {212};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {197};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {196};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {214};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {216};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {217};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {145};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {145};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {sysid_qsys_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sysid_qsys_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sysid_qsys_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sysid_qsys_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sysid_qsys_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ram_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_ram_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_ram_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_ram_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_ram_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_hip_coreclkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_hip_coreclkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_hip_coreclkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {1250000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_hip_Rxm_BAR0_translator.avalon_universal_master_0} {pcie_hip_Rxm_BAR0_agent.av} {avalon};set_connection_parameter_value {pcie_hip_Rxm_BAR0_translator.avalon_universal_master_0/pcie_hip_Rxm_BAR0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_hip_Rxm_BAR0_translator.avalon_universal_master_0/pcie_hip_Rxm_BAR0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_hip_Rxm_BAR0_translator.avalon_universal_master_0/pcie_hip_Rxm_BAR0_agent.av} {defaultConnection} {false};add_connection {sysid_qsys_0_control_slave_agent.m0} {sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_0_control_slave_agent.rf_source} {sysid_qsys_0_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent_rsp_fifo.out} {sysid_qsys_0_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent.rdata_fifo_src} {sysid_qsys_0_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent_rdata_fifo.out} {sysid_qsys_0_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ram_s1_agent.m0} {pcie_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_ram_s1_agent.m0/pcie_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ram_s1_agent.m0/pcie_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ram_s1_agent.m0/pcie_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_ram_s1_agent.rf_source} {pcie_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_ram_s1_agent_rsp_fifo.out} {pcie_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {pcie_ram_s1_agent.rdata_fifo_src} {pcie_ram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {pcie_ram_s1_agent_rdata_fifo.out} {pcie_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_hip_Rxm_BAR0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_hip_Rxm_BAR0_agent.cp/router.sink} {qsys_mm.command};add_connection {sysid_qsys_0_control_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_0_control_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {pcie_ram_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {pcie_ram_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {pcie_hip_Rxm_BAR0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pcie_hip_Rxm_BAR0_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_hip_Rxm_BAR0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_hip_Rxm_BAR0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {pcie_hip_Rxm_BAR0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_hip_Rxm_BAR0_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_hip_Rxm_BAR0_limiter.rsp_src} {pcie_hip_Rxm_BAR0_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_hip_Rxm_BAR0_limiter.rsp_src/pcie_hip_Rxm_BAR0_agent.rp} {qsys_mm.response};add_connection {sysid_qsys_0_control_slave_burst_adapter.source0} {sysid_qsys_0_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {sysid_qsys_0_control_slave_burst_adapter.source0/sysid_qsys_0_control_slave_agent.cp} {qsys_mm.command};add_connection {pcie_ram_s1_burst_adapter.source0} {pcie_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {pcie_ram_s1_burst_adapter.source0/pcie_ram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {router_001.src} {sysid_qsys_0_control_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/sysid_qsys_0_control_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sysid_qsys_0_control_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_0_control_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {pcie_ram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/pcie_ram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ram_s1_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_ram_s1_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sysid_qsys_0_control_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sysid_qsys_0_control_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sysid_qsys_0_control_slave_cmd_width_adapter.src} {sysid_qsys_0_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sysid_qsys_0_control_slave_cmd_width_adapter.src/sysid_qsys_0_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {pcie_ram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/pcie_ram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ram_s1_cmd_width_adapter.src} {pcie_ram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ram_s1_cmd_width_adapter.src/pcie_ram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {pcie_hip_Rxm_BAR0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_translator.reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_burst_adapter.cr0_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_rsp_width_adapter.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_hip_Rxm_BAR0_translator.reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_translator.reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_hip_Rxm_BAR0_agent.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_agent.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_hip_Rxm_BAR0_limiter.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_burst_adapter.cr0_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_hip_Rxm_BAR0_translator.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_translator.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_hip_Rxm_BAR0_agent.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_agent.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_agent_rdata_fifo.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_hip_Rxm_BAR0_limiter.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_burst_adapter.cr0} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_rsp_width_adapter.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_reset1_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_rsp_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_cmd_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_reset_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {pcie_hip_coreclkout} {clock} {slave};set_interface_property {pcie_hip_coreclkout} {EXPORT_OF} {pcie_hip_coreclkout_clock_bridge.in_clk};add_interface {pcie_ram_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_ram_reset1_reset_bridge_in_reset} {EXPORT_OF} {pcie_ram_reset1_reset_bridge.in_reset};add_interface {sysid_qsys_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sysid_qsys_0_reset_reset_bridge_in_reset} {EXPORT_OF} {sysid_qsys_0_reset_reset_bridge.in_reset};add_interface {pcie_hip_Rxm_BAR0} {avalon} {slave};set_interface_property {pcie_hip_Rxm_BAR0} {EXPORT_OF} {pcie_hip_Rxm_BAR0_translator.avalon_anti_master_0};add_interface {pcie_ram_s1} {avalon} {master};set_interface_property {pcie_ram_s1} {EXPORT_OF} {pcie_ram_s1_translator.avalon_anti_slave_0};add_interface {sysid_qsys_0_control_slave} {avalon} {master};set_interface_property {sysid_qsys_0_control_slave} {EXPORT_OF} {sysid_qsys_0_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.pcie_hip.Rxm_BAR0} {0};set_module_assignment {interconnect_id.pcie_ram.s1} {0};set_module_assignment {interconnect_id.sysid_qsys_0.control_slave} {1};(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sysid_qsys_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000100008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000110000&quot;
   end=&quot;0x00000000000118000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=139,PKT_CACHE_L=136,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_ORI_BURST_SIZE_H=144,PKT_ORI_BURST_SIZE_L=142,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=141,PKT_RESPONSE_STATUS_L=140,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=132,PKT_THREAD_ID_L=132,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=145,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=95,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=108,PKT_ORI_BURST_SIZE_L=106,PKT_PROTECTION_H=99,PKT_PROTECTION_L=97,PKT_RESPONSE_STATUS_H=105,PKT_RESPONSE_STATUS_L=104,PKT_SRC_ID_H=94,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=109,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=110,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=200,PKT_BURSTWRAP_H=192,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=195,PKT_BURST_SIZE_L=193,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=203,PKT_DEST_ID_L=203,PKT_ORI_BURST_SIZE_H=216,PKT_ORI_BURST_SIZE_L=214,PKT_PROTECTION_H=207,PKT_PROTECTION_L=205,PKT_RESPONSE_STATUS_H=213,PKT_RESPONSE_STATUS_L=212,PKT_SRC_ID_H=202,PKT_SRC_ID_L=202,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=217,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=218,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=130,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:20.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x100008,0x118000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x100000:0x100008:read:1:0:0:1,0:10:0x110000:0x118000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x100000,0x110000,ST_CHANNEL_W=2,ST_DATA_W=145,TYPE_OF_TRANSACTION=read,both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=95,PKT_DEST_ID_L=95,PKT_PROTECTION_H=99,PKT_PROTECTION_L=97,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=109,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=203,PKT_DEST_ID_L=203,PKT_PROTECTION_H=207,PKT_PROTECTION_L=205,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=217,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:20.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=64,MAX_OUTSTANDING_RESPONSES=7,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=132,PKT_THREAD_ID_L=132,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=145,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2)(altera_merlin_burst_adapter:20.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=2,ST_DATA_W=109)(altera_merlin_burst_adapter:20.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=192,OUT_BYTE_CNT_H=186,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=200,PKT_BURSTWRAP_H=192,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=195,PKT_BURST_SIZE_L=193,PKT_BURST_TYPE_H=197,PKT_BURST_TYPE_L=196,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,ST_CHANNEL_W=2,ST_DATA_W=217)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=145,VALID_WIDTH=2)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=145,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=145,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=1250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=145,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=145,VALID_WIDTH=1)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=145,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=108,IN_PKT_ORI_BURST_SIZE_L=106,IN_PKT_RESPONSE_STATUS_H=105,IN_PKT_RESPONSE_STATUS_L=104,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=109,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=144,OUT_PKT_ORI_BURST_SIZE_L=142,OUT_PKT_RESPONSE_STATUS_H=141,OUT_PKT_RESPONSE_STATUS_L=140,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=145,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=175,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=192,IN_PKT_BURSTWRAP_L=192,IN_PKT_BURST_SIZE_H=195,IN_PKT_BURST_SIZE_L=193,IN_PKT_BURST_TYPE_H=197,IN_PKT_BURST_TYPE_L=196,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=191,IN_PKT_BYTE_CNT_L=182,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=216,IN_PKT_ORI_BURST_SIZE_L=214,IN_PKT_RESPONSE_STATUS_H=213,IN_PKT_RESPONSE_STATUS_L=212,IN_PKT_TRANS_COMPRESSED_READ=176,IN_PKT_TRANS_EXCLUSIVE=181,IN_PKT_TRANS_WRITE=178,IN_ST_DATA_W=217,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=144,OUT_PKT_ORI_BURST_SIZE_L=142,OUT_PKT_RESPONSE_STATUS_H=141,OUT_PKT_RESPONSE_STATUS_L=140,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=145,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=144,IN_PKT_ORI_BURST_SIZE_L=142,IN_PKT_RESPONSE_STATUS_H=141,IN_PKT_RESPONSE_STATUS_L=140,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=145,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=108,OUT_PKT_ORI_BURST_SIZE_L=106,OUT_PKT_RESPONSE_STATUS_H=105,OUT_PKT_RESPONSE_STATUS_L=104,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=109,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=144,IN_PKT_ORI_BURST_SIZE_L=142,IN_PKT_RESPONSE_STATUS_H=141,IN_PKT_RESPONSE_STATUS_L=140,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=145,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=175,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=195,OUT_PKT_BURST_SIZE_L=193,OUT_PKT_BURST_TYPE_H=197,OUT_PKT_BURST_TYPE_L=196,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=191,OUT_PKT_BYTE_CNT_L=182,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=216,OUT_PKT_ORI_BURST_SIZE_L=214,OUT_PKT_RESPONSE_STATUS_H=213,OUT_PKT_RESPONSE_STATUS_L=212,OUT_PKT_TRANS_COMPRESSED_READ=176,OUT_PKT_TRANS_EXCLUSIVE=181,OUT_ST_DATA_W=217,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_avalon_st_handshake_clock_crosser:20.1:AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=1250000000,BITS_PER_SYMBOL=145,CHANNEL_WIDTH=2,DATA_WIDTH=145,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:20.1:AUTO_IN_CLK_CLOCK_RATE=1250000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=145,CHANNEL_WIDTH=2,DATA_WIDTH=145,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=1250000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=1250000000,NUM_CLOCK_OUTPUTS=1)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)"
   instancePathKey="pcie2ram:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="20.1"
   name="pcie2ram_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5SGSMD5K1F40C1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {pcie_hip_Rxm_BAR0_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_READ} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_translator} {SYNC_RESET} {0};add_instance {sysid_qsys_0_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_ram_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {pcie_ram_s1_translator} {AV_DATA_W} {128};set_instance_parameter_value {pcie_ram_s1_translator} {UAV_DATA_W} {128};set_instance_parameter_value {pcie_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_ram_s1_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {pcie_ram_s1_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {pcie_ram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ram_s1_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {pcie_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {pcie_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {pcie_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {pcie_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pcie_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_hip_Rxm_BAR0_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_CACHE_H} {139};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_CACHE_L} {136};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {ST_DATA_W} {145};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sysid_qsys_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000100008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000110000&quot;
   end=&quot;0x00000000000118000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {ID} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_agent} {USE_WRITERESPONSE} {0};add_instance {sysid_qsys_0_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_PROTECTION_H} {99};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_PROTECTION_L} {97};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ST_DATA_W} {109};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ID} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_qsys_0_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {110};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_0_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {216};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {214};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {213};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {212};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_PROTECTION_H} {207};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_PROTECTION_L} {205};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_DATA_H} {127};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_SRC_ID_L} {202};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_DEST_ID_H} {203};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {pcie_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_ram_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ram_s1_agent} {ST_DATA_W} {217};set_instance_parameter_value {pcie_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ram_s1_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {pcie_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {pcie_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_ram_s1_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {pcie_ram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_ram_s1_agent} {ID} {0};set_instance_parameter_value {pcie_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ram_s1_agent} {ECC_ENABLE} {0};add_instance {pcie_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {218};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router} {START_ADDRESS} {0x100000 0x110000 };set_instance_parameter_value {router} {END_ADDRESS} {0x100008 0x118000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {145};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {99};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {109};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {175};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {207};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {205};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {203};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_002} {ST_DATA_W} {217};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {pcie_hip_Rxm_BAR0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {MAX_BURST_LENGTH} {64};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {ST_DATA_W} {145};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hip_Rxm_BAR0_limiter} {REORDER} {0};add_instance {sysid_qsys_0_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {ST_DATA_W} {109};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {pcie_ram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BURST_TYPE_H} {197};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BURST_TYPE_L} {196};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {ST_DATA_W} {217};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {OUT_BURSTWRAP_H} {192};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {pcie_ram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {sysid_qsys_0_control_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_ST_DATA_W} {109};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_ST_DATA_W} {145};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {192};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {192};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {195};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {193};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {213};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {212};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {197};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {196};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {214};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {216};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_ST_DATA_W} {217};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {145};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sysid_qsys_0_control_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_ST_DATA_W} {145};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_ST_DATA_W} {109};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_ST_DATA_W} {145};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {195};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {193};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {213};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {212};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {197};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {196};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {214};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {216};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {217};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {145};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {145};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {sysid_qsys_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sysid_qsys_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sysid_qsys_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sysid_qsys_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sysid_qsys_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ram_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_ram_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_ram_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_ram_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_ram_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_hip_coreclkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_hip_coreclkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_hip_coreclkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {1250000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_hip_Rxm_BAR0_translator.avalon_universal_master_0} {pcie_hip_Rxm_BAR0_agent.av} {avalon};set_connection_parameter_value {pcie_hip_Rxm_BAR0_translator.avalon_universal_master_0/pcie_hip_Rxm_BAR0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_hip_Rxm_BAR0_translator.avalon_universal_master_0/pcie_hip_Rxm_BAR0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_hip_Rxm_BAR0_translator.avalon_universal_master_0/pcie_hip_Rxm_BAR0_agent.av} {defaultConnection} {false};add_connection {sysid_qsys_0_control_slave_agent.m0} {sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_0_control_slave_agent.rf_source} {sysid_qsys_0_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent_rsp_fifo.out} {sysid_qsys_0_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent.rdata_fifo_src} {sysid_qsys_0_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent_rdata_fifo.out} {sysid_qsys_0_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ram_s1_agent.m0} {pcie_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_ram_s1_agent.m0/pcie_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ram_s1_agent.m0/pcie_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ram_s1_agent.m0/pcie_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_ram_s1_agent.rf_source} {pcie_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_ram_s1_agent_rsp_fifo.out} {pcie_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {pcie_ram_s1_agent.rdata_fifo_src} {pcie_ram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {pcie_ram_s1_agent_rdata_fifo.out} {pcie_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_hip_Rxm_BAR0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_hip_Rxm_BAR0_agent.cp/router.sink} {qsys_mm.command};add_connection {sysid_qsys_0_control_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_0_control_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {pcie_ram_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {pcie_ram_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {pcie_hip_Rxm_BAR0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pcie_hip_Rxm_BAR0_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_hip_Rxm_BAR0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_hip_Rxm_BAR0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {pcie_hip_Rxm_BAR0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_hip_Rxm_BAR0_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_hip_Rxm_BAR0_limiter.rsp_src} {pcie_hip_Rxm_BAR0_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_hip_Rxm_BAR0_limiter.rsp_src/pcie_hip_Rxm_BAR0_agent.rp} {qsys_mm.response};add_connection {sysid_qsys_0_control_slave_burst_adapter.source0} {sysid_qsys_0_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {sysid_qsys_0_control_slave_burst_adapter.source0/sysid_qsys_0_control_slave_agent.cp} {qsys_mm.command};add_connection {pcie_ram_s1_burst_adapter.source0} {pcie_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {pcie_ram_s1_burst_adapter.source0/pcie_ram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {router_001.src} {sysid_qsys_0_control_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/sysid_qsys_0_control_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sysid_qsys_0_control_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_0_control_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {pcie_ram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/pcie_ram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ram_s1_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_ram_s1_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sysid_qsys_0_control_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sysid_qsys_0_control_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sysid_qsys_0_control_slave_cmd_width_adapter.src} {sysid_qsys_0_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sysid_qsys_0_control_slave_cmd_width_adapter.src/sysid_qsys_0_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {pcie_ram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/pcie_ram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ram_s1_cmd_width_adapter.src} {pcie_ram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ram_s1_cmd_width_adapter.src/pcie_ram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {pcie_hip_Rxm_BAR0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_translator.reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_burst_adapter.cr0_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_rsp_width_adapter.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sysid_qsys_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_hip_Rxm_BAR0_translator.reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_translator.reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_hip_Rxm_BAR0_agent.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_agent.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_hip_Rxm_BAR0_limiter.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_burst_adapter.cr0_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {pcie_ram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {pcie_ram_reset1_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_hip_Rxm_BAR0_translator.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_translator.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_hip_Rxm_BAR0_agent.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_agent.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_agent_rdata_fifo.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_hip_Rxm_BAR0_limiter.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_burst_adapter.cr0} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_rsp_width_adapter.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pcie_hip_coreclkout_clock_bridge.out_clk} {pcie_ram_reset1_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_rsp_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_cmd_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_0_reset_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {pcie_hip_coreclkout} {clock} {slave};set_interface_property {pcie_hip_coreclkout} {EXPORT_OF} {pcie_hip_coreclkout_clock_bridge.in_clk};add_interface {pcie_ram_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_ram_reset1_reset_bridge_in_reset} {EXPORT_OF} {pcie_ram_reset1_reset_bridge.in_reset};add_interface {sysid_qsys_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sysid_qsys_0_reset_reset_bridge_in_reset} {EXPORT_OF} {sysid_qsys_0_reset_reset_bridge.in_reset};add_interface {pcie_hip_Rxm_BAR0} {avalon} {slave};set_interface_property {pcie_hip_Rxm_BAR0} {EXPORT_OF} {pcie_hip_Rxm_BAR0_translator.avalon_anti_master_0};add_interface {pcie_ram_s1} {avalon} {master};set_interface_property {pcie_ram_s1} {EXPORT_OF} {pcie_ram_s1_translator.avalon_anti_slave_0};add_interface {sysid_qsys_0_control_slave} {avalon} {master};set_interface_property {sysid_qsys_0_control_slave} {EXPORT_OF} {sysid_qsys_0_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.pcie_hip.Rxm_BAR0} {0};set_module_assignment {interconnect_id.pcie_ram.s1} {0};set_module_assignment {interconnect_id.sysid_qsys_0.control_slave} {1};" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pcie2ram" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 3 starting:altera_mm_interconnect "submodules/pcie2ram_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.027s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.025s/0.038s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>34</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie2ram_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie2ram_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie2ram_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie2ram_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie2ram_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie2ram_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie2ram_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie2ram_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie2ram_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>pcie2ram</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 29 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_hip_Rxm_BAR0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_hip_Rxm_BAR0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 28 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sysid_qsys_0_control_slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 26 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_hip_Rxm_BAR0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_hip_Rxm_BAR0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 25 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sysid_qsys_0_control_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 24 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sysid_qsys_0_control_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 19 starting:altera_merlin_router "submodules/pcie2ram_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 18 starting:altera_merlin_router "submodules/pcie2ram_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 17 starting:altera_merlin_router "submodules/pcie2ram_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 16 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="pcie_hip_Rxm_BAR0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>pcie_hip_Rxm_BAR0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 15 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sysid_qsys_0_control_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 13 starting:altera_merlin_demultiplexer "submodules/pcie2ram_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 12 starting:altera_merlin_multiplexer "submodules/pcie2ram_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 10 starting:altera_merlin_demultiplexer "submodules/pcie2ram_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 9 starting:altera_merlin_demultiplexer "submodules/pcie2ram_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 8 starting:altera_merlin_multiplexer "submodules/pcie2ram_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 7 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sysid_qsys_0_control_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 3 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 1 starting:altera_avalon_st_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 1 starting:error_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 1 starting:altera_avalon_st_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 0 starting:error_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:20.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="pcie2ram:.:rst_controller"
   kind="altera_reset_controller"
   version="20.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie2ram"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 32 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>pcie2ram</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:pcie_hip_Rxm_BAR0_translator"
   kind="altera_merlin_master_translator"
   version="20.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie2ram_mm_interconnect_0"
     as="pcie_hip_Rxm_BAR0_translator" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 29 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_hip_Rxm_BAR0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_hip_Rxm_BAR0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:sysid_qsys_0_control_slave_translator"
   kind="altera_merlin_slave_translator"
   version="20.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie2ram_mm_interconnect_0"
     as="sysid_qsys_0_control_slave_translator,pcie_ram_s1_translator" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 28 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sysid_qsys_0_control_slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sysid_qsys_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000100008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000110000&quot;
   end=&quot;0x00000000000118000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=139,PKT_CACHE_L=136,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_ORI_BURST_SIZE_H=144,PKT_ORI_BURST_SIZE_L=142,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=141,PKT_RESPONSE_STATUS_L=140,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=132,PKT_THREAD_ID_L=132,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=145,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:pcie_hip_Rxm_BAR0_agent"
   kind="altera_merlin_master_agent"
   version="20.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie2ram_mm_interconnect_0"
     as="pcie_hip_Rxm_BAR0_agent" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 26 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_hip_Rxm_BAR0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_hip_Rxm_BAR0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=95,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=108,PKT_ORI_BURST_SIZE_L=106,PKT_PROTECTION_H=99,PKT_PROTECTION_L=97,PKT_RESPONSE_STATUS_H=105,PKT_RESPONSE_STATUS_L=104,PKT_SRC_ID_H=94,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=109,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:sysid_qsys_0_control_slave_agent"
   kind="altera_merlin_slave_agent"
   version="20.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie2ram_mm_interconnect_0"
     as="sysid_qsys_0_control_slave_agent,pcie_ram_s1_agent" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 25 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sysid_qsys_0_control_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=110,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:sysid_qsys_0_control_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="20.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie2ram_mm_interconnect_0"
     as="sysid_qsys_0_control_slave_agent_rsp_fifo,sysid_qsys_0_control_slave_agent_rdata_fifo,pcie_ram_s1_agent_rsp_fifo,pcie_ram_s1_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 24 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sysid_qsys_0_control_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x100008,0x118000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x100000:0x100008:read:1:0:0:1,0:10:0x110000:0x118000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x100000,0x110000,ST_CHANNEL_W=2,ST_DATA_W=145,TYPE_OF_TRANSACTION=read,both"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="20.1"
   name="pcie2ram_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x100000,0x110000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x100000:0x100008:read:1:0:0:1,0:10:0x110000:0x118000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="131" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="131" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="135" />
  <parameter name="END_ADDRESS" value="0x100008,0x118000" />
  <parameter name="PKT_PROTECTION_L" value="133" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 19 starting:altera_merlin_router "submodules/pcie2ram_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=95,PKT_DEST_ID_L=95,PKT_PROTECTION_H=99,PKT_PROTECTION_L=97,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=109,TYPE_OF_TRANSACTION=both"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="20.1"
   name="pcie2ram_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="95" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="109" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="99" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="97" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 18 starting:altera_merlin_router "submodules/pcie2ram_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=203,PKT_DEST_ID_L=203,PKT_PROTECTION_H=207,PKT_PROTECTION_L=205,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=217,TYPE_OF_TRANSACTION=both"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="20.1"
   name="pcie2ram_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="203" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="203" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="217" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="207" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="205" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 17 starting:altera_merlin_router "submodules/pcie2ram_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:20.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=64,MAX_OUTSTANDING_RESPONSES=7,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=132,PKT_THREAD_ID_L=132,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=145,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:pcie_hip_Rxm_BAR0_limiter"
   kind="altera_merlin_traffic_limiter"
   version="20.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie2ram_mm_interconnect_0"
     as="pcie_hip_Rxm_BAR0_limiter" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 16 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="pcie_hip_Rxm_BAR0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>pcie_hip_Rxm_BAR0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:20.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=2,ST_DATA_W=109"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:sysid_qsys_0_control_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="20.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie2ram_mm_interconnect_0"
     as="sysid_qsys_0_control_slave_burst_adapter,pcie_ram_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 15 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sysid_qsys_0_control_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=145,VALID_WIDTH=2"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="pcie2ram_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 13 starting:altera_merlin_demultiplexer "submodules/pcie2ram_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=145,USE_EXTERNAL_ARB=0"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="pcie2ram_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram_mm_interconnect_0" as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 12 starting:altera_merlin_multiplexer "submodules/pcie2ram_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=1250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=145,VALID_WIDTH=1"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="pcie2ram_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="1250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 10 starting:altera_merlin_demultiplexer "submodules/pcie2ram_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=145,VALID_WIDTH=1"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="pcie2ram_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram_mm_interconnect_0" as="rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 9 starting:altera_merlin_demultiplexer "submodules/pcie2ram_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=145,USE_EXTERNAL_ARB=0"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="pcie2ram_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 8 starting:altera_merlin_multiplexer "submodules/pcie2ram_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=108,IN_PKT_ORI_BURST_SIZE_L=106,IN_PKT_RESPONSE_STATUS_H=105,IN_PKT_RESPONSE_STATUS_L=104,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=109,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=144,OUT_PKT_ORI_BURST_SIZE_L=142,OUT_PKT_RESPONSE_STATUS_H=141,OUT_PKT_RESPONSE_STATUS_L=140,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=145,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:sysid_qsys_0_control_slave_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="20.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="144" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="142" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="108" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="106" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie2ram_mm_interconnect_0"
     as="sysid_qsys_0_control_slave_rsp_width_adapter,pcie_ram_s1_rsp_width_adapter,sysid_qsys_0_control_slave_cmd_width_adapter,pcie_ram_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 7 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sysid_qsys_0_control_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sysid_qsys_0_control_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:20.1:AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=1250000000,BITS_PER_SYMBOL=145,CHANNEL_WIDTH=2,DATA_WIDTH=145,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="20.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="1250000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="145" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie2ram_mm_interconnect_0" as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 3 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:20.1:AUTO_DEVICE=5SGSMD5K1F40C1,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:20.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:20.1:)(clock:20.1:)(reset:20.1:)"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="20.1"
   name="pcie2ram_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGSMD5K1F40C1" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pcie2ram_mm_interconnect_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 1 starting:altera_avalon_st_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 1 starting:error_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:20.1:AUTO_DEVICE=5SGSMD5K1F40C1,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=130,inChannelWidth=0,inDataWidth=130,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=130,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:20.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:20.1:)(clock:20.1:)(reset:20.1:)"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="20.1"
   name="pcie2ram_mm_interconnect_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="outDataWidth" value="130" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGSMD5K1F40C1" />
  <parameter name="inDataWidth" value="130" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pcie2ram_mm_interconnect_0" as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 1 starting:altera_avalon_st_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="pcie2ram">queue size: 0 starting:error_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:20.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="20.1"
   name="pcie2ram_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie2ram_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 1 starting:error_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:20.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="pcie2ram:.:mm_interconnect_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="20.1"
   name="pcie2ram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/media/ELTN/FPGA/MicrosoftBoard/PCIeLedBlink/pcie2ram/synthesis/submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/media/ELTN/FPGA/intelFPGA/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie2ram_mm_interconnect_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="pcie2ram">queue size: 0 starting:error_adapter "submodules/pcie2ram_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
