$date
	Sun Oct 23 08:33:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#471493
b101 !
1"
#471494
b101 &
b101 %
1$
#471495
0"
#471498
b10000 &
b10000 %
#471502
b1000 &
b1000 %
#471506
b100 &
b100 %
#471510
b10 &
b10 %
#471514
b1 &
b1 %
1#
#471518
b0 &
0#
b0 %
0$
#1457014
b10001 &
b10001 %
1$
b10001 !
1"
#1457015
0"
#1457018
b110100 &
b110100 %
#1457022
b11010 &
b11010 %
#1457026
b1101 &
b1101 %
#1457030
b101000 &
b101000 %
#1457034
b10100 &
b10100 %
#1457038
b1010 &
b1010 %
#1457042
b101 &
b101 %
#1457046
b10000 &
b10000 %
#1457050
b1000 &
b1000 %
#1457054
b100 &
b100 %
#1457058
b10 &
b10 %
#1457062
b1 &
1#
b1 %
#1457066
b0 &
b0 %
0#
0$
#2494670
b11000 &
b11000 %
1$
b11000 !
1"
#2494671
0"
#2494674
b1100 &
b1100 %
#2494678
b110 &
b110 %
#2494682
b11 &
b11 %
#2494686
b1010 &
b1010 %
#2494690
b101 &
b101 %
#2494694
b10000 &
b10000 %
#2494698
b1000 &
b1000 %
#2494702
b100 &
b100 %
#2494706
b10 &
b10 %
#2494710
b1 &
1#
b1 %
#2494714
b0 &
b0 %
0#
0$
#4500012
