// Seed: 2417157335
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    input wand id_4,
    output supply1 id_5,
    output wand id_6,
    input tri id_7,
    input uwire id_8
    , id_16,
    input wire id_9,
    input supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    output tri1 id_13,
    input supply0 id_14
);
  wire id_17 = id_17;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output supply0 id_2,
    output uwire id_3,
    output wire id_4,
    input tri0 id_5,
    input wor id_6
);
  assign id_3 = 1;
  wire id_8;
  assign id_2 = id_5;
  wire id_9;
  always id_3 = {1{id_5}};
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3,
      id_0,
      id_1,
      id_6,
      id_6,
      id_1,
      id_5,
      id_0,
      id_4,
      id_1
  );
  assign modCall_1.id_10 = 0;
  wire id_10;
endmodule
