.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_Bypass */
.set ADC_Bypass__0__DM__MASK, 0xE00000
.set ADC_Bypass__0__DM__SHIFT, 21
.set ADC_Bypass__0__DR, CYREG_PRT1_DR
.set ADC_Bypass__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ADC_Bypass__0__HSIOM_MASK, 0xF0000000
.set ADC_Bypass__0__HSIOM_SHIFT, 28
.set ADC_Bypass__0__INTCFG, CYREG_PRT1_INTCFG
.set ADC_Bypass__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_Bypass__0__MASK, 0x80
.set ADC_Bypass__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Bypass__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Bypass__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Bypass__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Bypass__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Bypass__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Bypass__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Bypass__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Bypass__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Bypass__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Bypass__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Bypass__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Bypass__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Bypass__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Bypass__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Bypass__0__PC, CYREG_PRT1_PC
.set ADC_Bypass__0__PC2, CYREG_PRT1_PC2
.set ADC_Bypass__0__PORT, 1
.set ADC_Bypass__0__PS, CYREG_PRT1_PS
.set ADC_Bypass__0__SHIFT, 7
.set ADC_Bypass__DR, CYREG_PRT1_DR
.set ADC_Bypass__INTCFG, CYREG_PRT1_INTCFG
.set ADC_Bypass__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_Bypass__MASK, 0x80
.set ADC_Bypass__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Bypass__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Bypass__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Bypass__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Bypass__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Bypass__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Bypass__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Bypass__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Bypass__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Bypass__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Bypass__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Bypass__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Bypass__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Bypass__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Bypass__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Bypass__PC, CYREG_PRT1_PC
.set ADC_Bypass__PC2, CYREG_PRT1_PC2
.set ADC_Bypass__PORT, 1
.set ADC_Bypass__PS, CYREG_PRT1_PS
.set ADC_Bypass__SHIFT, 7

/* ADC_cy_psoc4_sar */
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set ADC_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_3_PIN, 3
.set ADC_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_4_PIN, 4
.set ADC_cy_psoc4_sarmux_8__CH_4_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_5_PIN, 5
.set ADC_cy_psoc4_sarmux_8__CH_5_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_6_PIN, 6
.set ADC_cy_psoc4_sarmux_8__CH_6_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_7_PIN, 7
.set ADC_cy_psoc4_sarmux_8__CH_7_PORT, 0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* ADC_intClock */
.set ADC_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_intClock__ENABLE, CYREG_CLK_DIVIDER_B00
.set ADC_intClock__ENABLE_MASK, 0x80000000
.set ADC_intClock__MASK, 0x80000000
.set ADC_intClock__REGISTER, CYREG_CLK_DIVIDER_B00

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x4000
.set ADC_IRQ__INTC_NUMBER, 14
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2C_SCB */
.set I2C_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set I2C_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set I2C_SCB__CTRL, CYREG_SCB1_CTRL
.set I2C_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set I2C_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set I2C_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set I2C_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set I2C_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set I2C_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set I2C_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set I2C_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set I2C_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set I2C_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set I2C_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set I2C_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set I2C_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set I2C_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set I2C_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set I2C_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set I2C_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set I2C_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set I2C_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set I2C_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set I2C_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set I2C_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set I2C_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set I2C_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set I2C_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set I2C_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set I2C_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set I2C_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set I2C_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set I2C_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set I2C_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set I2C_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set I2C_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set I2C_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set I2C_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set I2C_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set I2C_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set I2C_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set I2C_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set I2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set I2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set I2C_SCB__INTR_M, CYREG_SCB1_INTR_M
.set I2C_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set I2C_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set I2C_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set I2C_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set I2C_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set I2C_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set I2C_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set I2C_SCB__INTR_S, CYREG_SCB1_INTR_S
.set I2C_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set I2C_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set I2C_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set I2C_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set I2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set I2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set I2C_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set I2C_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set I2C_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set I2C_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set I2C_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set I2C_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set I2C_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set I2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set I2C_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set I2C_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set I2C_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set I2C_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set I2C_SCB__SS0_POSISTION, 0
.set I2C_SCB__SS1_POSISTION, 1
.set I2C_SCB__SS2_POSISTION, 2
.set I2C_SCB__SS3_POSISTION, 3
.set I2C_SCB__STATUS, CYREG_SCB1_STATUS
.set I2C_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set I2C_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set I2C_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set I2C_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set I2C_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set I2C_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set I2C_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set I2C_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* I2C_SCB_IRQ */
.set I2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2C_SCB_IRQ__INTC_MASK, 0x800
.set I2C_SCB_IRQ__INTC_NUMBER, 11
.set I2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set I2C_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2C_SCBCLK */
.set I2C_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set I2C_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set I2C_SCBCLK__ENABLE_MASK, 0x80000000
.set I2C_SCBCLK__MASK, 0x80000000
.set I2C_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* I2C_scl */
.set I2C_scl__0__DM__MASK, 0x7000
.set I2C_scl__0__DM__SHIFT, 12
.set I2C_scl__0__DR, CYREG_PRT0_DR
.set I2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set I2C_scl__0__HSIOM_MASK, 0x000F0000
.set I2C_scl__0__HSIOM_SHIFT, 16
.set I2C_scl__0__INTCFG, CYREG_PRT0_INTCFG
.set I2C_scl__0__INTSTAT, CYREG_PRT0_INTSTAT
.set I2C_scl__0__MASK, 0x10
.set I2C_scl__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set I2C_scl__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set I2C_scl__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set I2C_scl__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set I2C_scl__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set I2C_scl__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set I2C_scl__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set I2C_scl__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set I2C_scl__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set I2C_scl__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set I2C_scl__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set I2C_scl__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set I2C_scl__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set I2C_scl__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set I2C_scl__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set I2C_scl__0__PC, CYREG_PRT0_PC
.set I2C_scl__0__PC2, CYREG_PRT0_PC2
.set I2C_scl__0__PORT, 0
.set I2C_scl__0__PS, CYREG_PRT0_PS
.set I2C_scl__0__SHIFT, 4
.set I2C_scl__DR, CYREG_PRT0_DR
.set I2C_scl__INTCFG, CYREG_PRT0_INTCFG
.set I2C_scl__INTSTAT, CYREG_PRT0_INTSTAT
.set I2C_scl__MASK, 0x10
.set I2C_scl__PA__CFG0, CYREG_UDB_PA0_CFG0
.set I2C_scl__PA__CFG1, CYREG_UDB_PA0_CFG1
.set I2C_scl__PA__CFG10, CYREG_UDB_PA0_CFG10
.set I2C_scl__PA__CFG11, CYREG_UDB_PA0_CFG11
.set I2C_scl__PA__CFG12, CYREG_UDB_PA0_CFG12
.set I2C_scl__PA__CFG13, CYREG_UDB_PA0_CFG13
.set I2C_scl__PA__CFG14, CYREG_UDB_PA0_CFG14
.set I2C_scl__PA__CFG2, CYREG_UDB_PA0_CFG2
.set I2C_scl__PA__CFG3, CYREG_UDB_PA0_CFG3
.set I2C_scl__PA__CFG4, CYREG_UDB_PA0_CFG4
.set I2C_scl__PA__CFG5, CYREG_UDB_PA0_CFG5
.set I2C_scl__PA__CFG6, CYREG_UDB_PA0_CFG6
.set I2C_scl__PA__CFG7, CYREG_UDB_PA0_CFG7
.set I2C_scl__PA__CFG8, CYREG_UDB_PA0_CFG8
.set I2C_scl__PA__CFG9, CYREG_UDB_PA0_CFG9
.set I2C_scl__PC, CYREG_PRT0_PC
.set I2C_scl__PC2, CYREG_PRT0_PC2
.set I2C_scl__PORT, 0
.set I2C_scl__PS, CYREG_PRT0_PS
.set I2C_scl__SHIFT, 4

/* I2C_sda */
.set I2C_sda__0__DM__MASK, 0x38000
.set I2C_sda__0__DM__SHIFT, 15
.set I2C_sda__0__DR, CYREG_PRT0_DR
.set I2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set I2C_sda__0__HSIOM_MASK, 0x00F00000
.set I2C_sda__0__HSIOM_SHIFT, 20
.set I2C_sda__0__INTCFG, CYREG_PRT0_INTCFG
.set I2C_sda__0__INTSTAT, CYREG_PRT0_INTSTAT
.set I2C_sda__0__MASK, 0x20
.set I2C_sda__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set I2C_sda__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set I2C_sda__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set I2C_sda__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set I2C_sda__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set I2C_sda__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set I2C_sda__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set I2C_sda__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set I2C_sda__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set I2C_sda__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set I2C_sda__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set I2C_sda__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set I2C_sda__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set I2C_sda__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set I2C_sda__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set I2C_sda__0__PC, CYREG_PRT0_PC
.set I2C_sda__0__PC2, CYREG_PRT0_PC2
.set I2C_sda__0__PORT, 0
.set I2C_sda__0__PS, CYREG_PRT0_PS
.set I2C_sda__0__SHIFT, 5
.set I2C_sda__DR, CYREG_PRT0_DR
.set I2C_sda__INTCFG, CYREG_PRT0_INTCFG
.set I2C_sda__INTSTAT, CYREG_PRT0_INTSTAT
.set I2C_sda__MASK, 0x20
.set I2C_sda__PA__CFG0, CYREG_UDB_PA0_CFG0
.set I2C_sda__PA__CFG1, CYREG_UDB_PA0_CFG1
.set I2C_sda__PA__CFG10, CYREG_UDB_PA0_CFG10
.set I2C_sda__PA__CFG11, CYREG_UDB_PA0_CFG11
.set I2C_sda__PA__CFG12, CYREG_UDB_PA0_CFG12
.set I2C_sda__PA__CFG13, CYREG_UDB_PA0_CFG13
.set I2C_sda__PA__CFG14, CYREG_UDB_PA0_CFG14
.set I2C_sda__PA__CFG2, CYREG_UDB_PA0_CFG2
.set I2C_sda__PA__CFG3, CYREG_UDB_PA0_CFG3
.set I2C_sda__PA__CFG4, CYREG_UDB_PA0_CFG4
.set I2C_sda__PA__CFG5, CYREG_UDB_PA0_CFG5
.set I2C_sda__PA__CFG6, CYREG_UDB_PA0_CFG6
.set I2C_sda__PA__CFG7, CYREG_UDB_PA0_CFG7
.set I2C_sda__PA__CFG8, CYREG_UDB_PA0_CFG8
.set I2C_sda__PA__CFG9, CYREG_UDB_PA0_CFG9
.set I2C_sda__PC, CYREG_PRT0_PC
.set I2C_sda__PC2, CYREG_PRT0_PC2
.set I2C_sda__PORT, 0
.set I2C_sda__PS, CYREG_PRT0_PS
.set I2C_sda__SHIFT, 5

/* LCD_LCDPort */
.set LCD_LCDPort__0__DM__MASK, 0x07
.set LCD_LCDPort__0__DM__SHIFT, 0
.set LCD_LCDPort__0__DR, CYREG_PRT3_DR
.set LCD_LCDPort__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LCD_LCDPort__0__HSIOM_MASK, 0x0000000F
.set LCD_LCDPort__0__HSIOM_SHIFT, 0
.set LCD_LCDPort__0__INTCFG, CYREG_PRT3_INTCFG
.set LCD_LCDPort__0__INTSTAT, CYREG_PRT3_INTSTAT
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LCD_LCDPort__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LCD_LCDPort__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LCD_LCDPort__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LCD_LCDPort__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LCD_LCDPort__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LCD_LCDPort__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LCD_LCDPort__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LCD_LCDPort__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LCD_LCDPort__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LCD_LCDPort__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LCD_LCDPort__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LCD_LCDPort__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LCD_LCDPort__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LCD_LCDPort__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LCD_LCDPort__0__PC, CYREG_PRT3_PC
.set LCD_LCDPort__0__PC2, CYREG_PRT3_PC2
.set LCD_LCDPort__0__PORT, 3
.set LCD_LCDPort__0__PS, CYREG_PRT3_PS
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__DM__MASK, 0x38
.set LCD_LCDPort__1__DM__SHIFT, 3
.set LCD_LCDPort__1__DR, CYREG_PRT3_DR
.set LCD_LCDPort__1__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LCD_LCDPort__1__HSIOM_MASK, 0x000000F0
.set LCD_LCDPort__1__HSIOM_SHIFT, 4
.set LCD_LCDPort__1__INTCFG, CYREG_PRT3_INTCFG
.set LCD_LCDPort__1__INTSTAT, CYREG_PRT3_INTSTAT
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LCD_LCDPort__1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LCD_LCDPort__1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LCD_LCDPort__1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LCD_LCDPort__1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LCD_LCDPort__1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LCD_LCDPort__1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LCD_LCDPort__1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LCD_LCDPort__1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LCD_LCDPort__1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LCD_LCDPort__1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LCD_LCDPort__1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LCD_LCDPort__1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LCD_LCDPort__1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LCD_LCDPort__1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LCD_LCDPort__1__PC, CYREG_PRT3_PC
.set LCD_LCDPort__1__PC2, CYREG_PRT3_PC2
.set LCD_LCDPort__1__PORT, 3
.set LCD_LCDPort__1__PS, CYREG_PRT3_PS
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__DM__MASK, 0x1C0
.set LCD_LCDPort__2__DM__SHIFT, 6
.set LCD_LCDPort__2__DR, CYREG_PRT3_DR
.set LCD_LCDPort__2__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LCD_LCDPort__2__HSIOM_MASK, 0x00000F00
.set LCD_LCDPort__2__HSIOM_SHIFT, 8
.set LCD_LCDPort__2__INTCFG, CYREG_PRT3_INTCFG
.set LCD_LCDPort__2__INTSTAT, CYREG_PRT3_INTSTAT
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LCD_LCDPort__2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LCD_LCDPort__2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LCD_LCDPort__2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LCD_LCDPort__2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LCD_LCDPort__2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LCD_LCDPort__2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LCD_LCDPort__2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LCD_LCDPort__2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LCD_LCDPort__2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LCD_LCDPort__2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LCD_LCDPort__2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LCD_LCDPort__2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LCD_LCDPort__2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LCD_LCDPort__2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LCD_LCDPort__2__PC, CYREG_PRT3_PC
.set LCD_LCDPort__2__PC2, CYREG_PRT3_PC2
.set LCD_LCDPort__2__PORT, 3
.set LCD_LCDPort__2__PS, CYREG_PRT3_PS
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__DM__MASK, 0xE00
.set LCD_LCDPort__3__DM__SHIFT, 9
.set LCD_LCDPort__3__DR, CYREG_PRT3_DR
.set LCD_LCDPort__3__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LCD_LCDPort__3__HSIOM_MASK, 0x0000F000
.set LCD_LCDPort__3__HSIOM_SHIFT, 12
.set LCD_LCDPort__3__INTCFG, CYREG_PRT3_INTCFG
.set LCD_LCDPort__3__INTSTAT, CYREG_PRT3_INTSTAT
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LCD_LCDPort__3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LCD_LCDPort__3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LCD_LCDPort__3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LCD_LCDPort__3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LCD_LCDPort__3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LCD_LCDPort__3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LCD_LCDPort__3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LCD_LCDPort__3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LCD_LCDPort__3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LCD_LCDPort__3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LCD_LCDPort__3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LCD_LCDPort__3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LCD_LCDPort__3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LCD_LCDPort__3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LCD_LCDPort__3__PC, CYREG_PRT3_PC
.set LCD_LCDPort__3__PC2, CYREG_PRT3_PC2
.set LCD_LCDPort__3__PORT, 3
.set LCD_LCDPort__3__PS, CYREG_PRT3_PS
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__DM__MASK, 0x7000
.set LCD_LCDPort__4__DM__SHIFT, 12
.set LCD_LCDPort__4__DR, CYREG_PRT3_DR
.set LCD_LCDPort__4__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LCD_LCDPort__4__HSIOM_MASK, 0x000F0000
.set LCD_LCDPort__4__HSIOM_SHIFT, 16
.set LCD_LCDPort__4__INTCFG, CYREG_PRT3_INTCFG
.set LCD_LCDPort__4__INTSTAT, CYREG_PRT3_INTSTAT
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LCD_LCDPort__4__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LCD_LCDPort__4__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LCD_LCDPort__4__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LCD_LCDPort__4__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LCD_LCDPort__4__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LCD_LCDPort__4__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LCD_LCDPort__4__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LCD_LCDPort__4__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LCD_LCDPort__4__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LCD_LCDPort__4__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LCD_LCDPort__4__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LCD_LCDPort__4__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LCD_LCDPort__4__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LCD_LCDPort__4__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LCD_LCDPort__4__PC, CYREG_PRT3_PC
.set LCD_LCDPort__4__PC2, CYREG_PRT3_PC2
.set LCD_LCDPort__4__PORT, 3
.set LCD_LCDPort__4__PS, CYREG_PRT3_PS
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__DM__MASK, 0x38000
.set LCD_LCDPort__5__DM__SHIFT, 15
.set LCD_LCDPort__5__DR, CYREG_PRT3_DR
.set LCD_LCDPort__5__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LCD_LCDPort__5__HSIOM_MASK, 0x00F00000
.set LCD_LCDPort__5__HSIOM_SHIFT, 20
.set LCD_LCDPort__5__INTCFG, CYREG_PRT3_INTCFG
.set LCD_LCDPort__5__INTSTAT, CYREG_PRT3_INTSTAT
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LCD_LCDPort__5__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LCD_LCDPort__5__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LCD_LCDPort__5__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LCD_LCDPort__5__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LCD_LCDPort__5__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LCD_LCDPort__5__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LCD_LCDPort__5__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LCD_LCDPort__5__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LCD_LCDPort__5__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LCD_LCDPort__5__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LCD_LCDPort__5__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LCD_LCDPort__5__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LCD_LCDPort__5__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LCD_LCDPort__5__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LCD_LCDPort__5__PC, CYREG_PRT3_PC
.set LCD_LCDPort__5__PC2, CYREG_PRT3_PC2
.set LCD_LCDPort__5__PORT, 3
.set LCD_LCDPort__5__PS, CYREG_PRT3_PS
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__DM__MASK, 0x1C0000
.set LCD_LCDPort__6__DM__SHIFT, 18
.set LCD_LCDPort__6__DR, CYREG_PRT3_DR
.set LCD_LCDPort__6__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LCD_LCDPort__6__HSIOM_MASK, 0x0F000000
.set LCD_LCDPort__6__HSIOM_SHIFT, 24
.set LCD_LCDPort__6__INTCFG, CYREG_PRT3_INTCFG
.set LCD_LCDPort__6__INTSTAT, CYREG_PRT3_INTSTAT
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LCD_LCDPort__6__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LCD_LCDPort__6__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LCD_LCDPort__6__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LCD_LCDPort__6__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LCD_LCDPort__6__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LCD_LCDPort__6__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LCD_LCDPort__6__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LCD_LCDPort__6__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LCD_LCDPort__6__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LCD_LCDPort__6__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LCD_LCDPort__6__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LCD_LCDPort__6__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LCD_LCDPort__6__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LCD_LCDPort__6__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LCD_LCDPort__6__PC, CYREG_PRT3_PC
.set LCD_LCDPort__6__PC2, CYREG_PRT3_PC2
.set LCD_LCDPort__6__PORT, 3
.set LCD_LCDPort__6__PS, CYREG_PRT3_PS
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__DR, CYREG_PRT3_DR
.set LCD_LCDPort__INTCFG, CYREG_PRT3_INTCFG
.set LCD_LCDPort__INTSTAT, CYREG_PRT3_INTSTAT
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LCD_LCDPort__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LCD_LCDPort__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LCD_LCDPort__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LCD_LCDPort__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LCD_LCDPort__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LCD_LCDPort__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LCD_LCDPort__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LCD_LCDPort__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LCD_LCDPort__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LCD_LCDPort__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LCD_LCDPort__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LCD_LCDPort__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LCD_LCDPort__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LCD_LCDPort__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LCD_LCDPort__PC, CYREG_PRT3_PC
.set LCD_LCDPort__PC2, CYREG_PRT3_PC2
.set LCD_LCDPort__PORT, 3
.set LCD_LCDPort__PS, CYREG_PRT3_PS
.set LCD_LCDPort__SHIFT, 0

/* AIN0 */
.set AIN0__0__DM__MASK, 0x07
.set AIN0__0__DM__SHIFT, 0
.set AIN0__0__DR, CYREG_PRT2_DR
.set AIN0__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AIN0__0__HSIOM_MASK, 0x0000000F
.set AIN0__0__HSIOM_SHIFT, 0
.set AIN0__0__INTCFG, CYREG_PRT2_INTCFG
.set AIN0__0__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN0__0__MASK, 0x01
.set AIN0__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN0__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN0__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN0__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN0__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN0__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN0__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN0__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN0__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN0__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN0__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN0__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN0__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN0__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN0__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN0__0__PC, CYREG_PRT2_PC
.set AIN0__0__PC2, CYREG_PRT2_PC2
.set AIN0__0__PORT, 2
.set AIN0__0__PS, CYREG_PRT2_PS
.set AIN0__0__SHIFT, 0
.set AIN0__DR, CYREG_PRT2_DR
.set AIN0__INTCFG, CYREG_PRT2_INTCFG
.set AIN0__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN0__MASK, 0x01
.set AIN0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN0__PC, CYREG_PRT2_PC
.set AIN0__PC2, CYREG_PRT2_PC2
.set AIN0__PORT, 2
.set AIN0__PS, CYREG_PRT2_PS
.set AIN0__SHIFT, 0

/* AIN1 */
.set AIN1__0__DM__MASK, 0x38
.set AIN1__0__DM__SHIFT, 3
.set AIN1__0__DR, CYREG_PRT2_DR
.set AIN1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AIN1__0__HSIOM_MASK, 0x000000F0
.set AIN1__0__HSIOM_SHIFT, 4
.set AIN1__0__INTCFG, CYREG_PRT2_INTCFG
.set AIN1__0__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN1__0__MASK, 0x02
.set AIN1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN1__0__PC, CYREG_PRT2_PC
.set AIN1__0__PC2, CYREG_PRT2_PC2
.set AIN1__0__PORT, 2
.set AIN1__0__PS, CYREG_PRT2_PS
.set AIN1__0__SHIFT, 1
.set AIN1__DR, CYREG_PRT2_DR
.set AIN1__INTCFG, CYREG_PRT2_INTCFG
.set AIN1__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN1__MASK, 0x02
.set AIN1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN1__PC, CYREG_PRT2_PC
.set AIN1__PC2, CYREG_PRT2_PC2
.set AIN1__PORT, 2
.set AIN1__PS, CYREG_PRT2_PS
.set AIN1__SHIFT, 1

/* AIN2 */
.set AIN2__0__DM__MASK, 0x1C0
.set AIN2__0__DM__SHIFT, 6
.set AIN2__0__DR, CYREG_PRT2_DR
.set AIN2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AIN2__0__HSIOM_MASK, 0x00000F00
.set AIN2__0__HSIOM_SHIFT, 8
.set AIN2__0__INTCFG, CYREG_PRT2_INTCFG
.set AIN2__0__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN2__0__MASK, 0x04
.set AIN2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN2__0__PC, CYREG_PRT2_PC
.set AIN2__0__PC2, CYREG_PRT2_PC2
.set AIN2__0__PORT, 2
.set AIN2__0__PS, CYREG_PRT2_PS
.set AIN2__0__SHIFT, 2
.set AIN2__DR, CYREG_PRT2_DR
.set AIN2__INTCFG, CYREG_PRT2_INTCFG
.set AIN2__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN2__MASK, 0x04
.set AIN2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN2__PC, CYREG_PRT2_PC
.set AIN2__PC2, CYREG_PRT2_PC2
.set AIN2__PORT, 2
.set AIN2__PS, CYREG_PRT2_PS
.set AIN2__SHIFT, 2

/* AIN3 */
.set AIN3__0__DM__MASK, 0xE00
.set AIN3__0__DM__SHIFT, 9
.set AIN3__0__DR, CYREG_PRT2_DR
.set AIN3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AIN3__0__HSIOM_MASK, 0x0000F000
.set AIN3__0__HSIOM_SHIFT, 12
.set AIN3__0__INTCFG, CYREG_PRT2_INTCFG
.set AIN3__0__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN3__0__MASK, 0x08
.set AIN3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN3__0__PC, CYREG_PRT2_PC
.set AIN3__0__PC2, CYREG_PRT2_PC2
.set AIN3__0__PORT, 2
.set AIN3__0__PS, CYREG_PRT2_PS
.set AIN3__0__SHIFT, 3
.set AIN3__DR, CYREG_PRT2_DR
.set AIN3__INTCFG, CYREG_PRT2_INTCFG
.set AIN3__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN3__MASK, 0x08
.set AIN3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN3__PC, CYREG_PRT2_PC
.set AIN3__PC2, CYREG_PRT2_PC2
.set AIN3__PORT, 2
.set AIN3__PS, CYREG_PRT2_PS
.set AIN3__SHIFT, 3

/* AIN4 */
.set AIN4__0__DM__MASK, 0x7000
.set AIN4__0__DM__SHIFT, 12
.set AIN4__0__DR, CYREG_PRT2_DR
.set AIN4__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AIN4__0__HSIOM_MASK, 0x000F0000
.set AIN4__0__HSIOM_SHIFT, 16
.set AIN4__0__INTCFG, CYREG_PRT2_INTCFG
.set AIN4__0__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN4__0__MASK, 0x10
.set AIN4__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN4__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN4__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN4__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN4__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN4__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN4__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN4__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN4__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN4__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN4__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN4__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN4__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN4__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN4__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN4__0__PC, CYREG_PRT2_PC
.set AIN4__0__PC2, CYREG_PRT2_PC2
.set AIN4__0__PORT, 2
.set AIN4__0__PS, CYREG_PRT2_PS
.set AIN4__0__SHIFT, 4
.set AIN4__DR, CYREG_PRT2_DR
.set AIN4__INTCFG, CYREG_PRT2_INTCFG
.set AIN4__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN4__MASK, 0x10
.set AIN4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN4__PC, CYREG_PRT2_PC
.set AIN4__PC2, CYREG_PRT2_PC2
.set AIN4__PORT, 2
.set AIN4__PS, CYREG_PRT2_PS
.set AIN4__SHIFT, 4

/* AIN5 */
.set AIN5__0__DM__MASK, 0x38000
.set AIN5__0__DM__SHIFT, 15
.set AIN5__0__DR, CYREG_PRT2_DR
.set AIN5__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AIN5__0__HSIOM_MASK, 0x00F00000
.set AIN5__0__HSIOM_SHIFT, 20
.set AIN5__0__INTCFG, CYREG_PRT2_INTCFG
.set AIN5__0__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN5__0__MASK, 0x20
.set AIN5__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN5__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN5__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN5__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN5__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN5__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN5__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN5__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN5__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN5__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN5__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN5__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN5__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN5__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN5__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN5__0__PC, CYREG_PRT2_PC
.set AIN5__0__PC2, CYREG_PRT2_PC2
.set AIN5__0__PORT, 2
.set AIN5__0__PS, CYREG_PRT2_PS
.set AIN5__0__SHIFT, 5
.set AIN5__DR, CYREG_PRT2_DR
.set AIN5__INTCFG, CYREG_PRT2_INTCFG
.set AIN5__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN5__MASK, 0x20
.set AIN5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN5__PC, CYREG_PRT2_PC
.set AIN5__PC2, CYREG_PRT2_PC2
.set AIN5__PORT, 2
.set AIN5__PS, CYREG_PRT2_PS
.set AIN5__SHIFT, 5

/* AIN6 */
.set AIN6__0__DM__MASK, 0x1C0000
.set AIN6__0__DM__SHIFT, 18
.set AIN6__0__DR, CYREG_PRT2_DR
.set AIN6__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AIN6__0__HSIOM_MASK, 0x0F000000
.set AIN6__0__HSIOM_SHIFT, 24
.set AIN6__0__INTCFG, CYREG_PRT2_INTCFG
.set AIN6__0__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN6__0__MASK, 0x40
.set AIN6__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN6__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN6__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN6__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN6__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN6__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN6__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN6__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN6__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN6__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN6__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN6__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN6__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN6__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN6__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN6__0__PC, CYREG_PRT2_PC
.set AIN6__0__PC2, CYREG_PRT2_PC2
.set AIN6__0__PORT, 2
.set AIN6__0__PS, CYREG_PRT2_PS
.set AIN6__0__SHIFT, 6
.set AIN6__DR, CYREG_PRT2_DR
.set AIN6__INTCFG, CYREG_PRT2_INTCFG
.set AIN6__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN6__MASK, 0x40
.set AIN6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN6__PC, CYREG_PRT2_PC
.set AIN6__PC2, CYREG_PRT2_PC2
.set AIN6__PORT, 2
.set AIN6__PS, CYREG_PRT2_PS
.set AIN6__SHIFT, 6

/* AIN7 */
.set AIN7__0__DM__MASK, 0xE00000
.set AIN7__0__DM__SHIFT, 21
.set AIN7__0__DR, CYREG_PRT2_DR
.set AIN7__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AIN7__0__HSIOM_MASK, 0xF0000000
.set AIN7__0__HSIOM_SHIFT, 28
.set AIN7__0__INTCFG, CYREG_PRT2_INTCFG
.set AIN7__0__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN7__0__MASK, 0x80
.set AIN7__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN7__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN7__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN7__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN7__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN7__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN7__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN7__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN7__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN7__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN7__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN7__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN7__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN7__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN7__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN7__0__PC, CYREG_PRT2_PC
.set AIN7__0__PC2, CYREG_PRT2_PC2
.set AIN7__0__PORT, 2
.set AIN7__0__PS, CYREG_PRT2_PS
.set AIN7__0__SHIFT, 7
.set AIN7__DR, CYREG_PRT2_DR
.set AIN7__INTCFG, CYREG_PRT2_INTCFG
.set AIN7__INTSTAT, CYREG_PRT2_INTSTAT
.set AIN7__MASK, 0x80
.set AIN7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AIN7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AIN7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AIN7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AIN7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AIN7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AIN7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AIN7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AIN7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AIN7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AIN7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AIN7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AIN7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AIN7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AIN7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AIN7__PC, CYREG_PRT2_PC
.set AIN7__PC2, CYREG_PRT2_PC2
.set AIN7__PORT, 2
.set AIN7__PS, CYREG_PRT2_PS
.set AIN7__SHIFT, 7

/* P1_2 */
.set P1_2__0__DM__MASK, 0x1C0
.set P1_2__0__DM__SHIFT, 6
.set P1_2__0__DR, CYREG_PRT1_DR
.set P1_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1_2__0__HSIOM_MASK, 0x00000F00
.set P1_2__0__HSIOM_SHIFT, 8
.set P1_2__0__INTCFG, CYREG_PRT1_INTCFG
.set P1_2__0__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_2__0__MASK, 0x04
.set P1_2__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1_2__0__OUT_SEL_SHIFT, 4
.set P1_2__0__OUT_SEL_VAL, 2
.set P1_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_2__0__PC, CYREG_PRT1_PC
.set P1_2__0__PC2, CYREG_PRT1_PC2
.set P1_2__0__PORT, 1
.set P1_2__0__PS, CYREG_PRT1_PS
.set P1_2__0__SHIFT, 2
.set P1_2__DR, CYREG_PRT1_DR
.set P1_2__INTCFG, CYREG_PRT1_INTCFG
.set P1_2__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_2__LED1__DM__MASK, 0x1C0
.set P1_2__LED1__DM__SHIFT, 6
.set P1_2__LED1__DR, CYREG_PRT1_DR
.set P1_2__LED1__INTCFG, CYREG_PRT1_INTCFG
.set P1_2__LED1__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_2__LED1__MASK, 0x04
.set P1_2__LED1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_2__LED1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_2__LED1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_2__LED1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_2__LED1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_2__LED1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_2__LED1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_2__LED1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_2__LED1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_2__LED1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_2__LED1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_2__LED1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_2__LED1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_2__LED1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_2__LED1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_2__LED1__PC, CYREG_PRT1_PC
.set P1_2__LED1__PC2, CYREG_PRT1_PC2
.set P1_2__LED1__PORT, 1
.set P1_2__LED1__PS, CYREG_PRT1_PS
.set P1_2__LED1__SHIFT, 2
.set P1_2__MASK, 0x04
.set P1_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_2__PC, CYREG_PRT1_PC
.set P1_2__PC2, CYREG_PRT1_PC2
.set P1_2__PORT, 1
.set P1_2__PS, CYREG_PRT1_PS
.set P1_2__SHIFT, 2

/* P1_3 */
.set P1_3__0__DM__MASK, 0xE00
.set P1_3__0__DM__SHIFT, 9
.set P1_3__0__DR, CYREG_PRT1_DR
.set P1_3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1_3__0__HSIOM_MASK, 0x0000F000
.set P1_3__0__HSIOM_SHIFT, 12
.set P1_3__0__INTCFG, CYREG_PRT1_INTCFG
.set P1_3__0__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_3__0__MASK, 0x08
.set P1_3__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1_3__0__OUT_SEL_SHIFT, 6
.set P1_3__0__OUT_SEL_VAL, 0
.set P1_3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_3__0__PC, CYREG_PRT1_PC
.set P1_3__0__PC2, CYREG_PRT1_PC2
.set P1_3__0__PORT, 1
.set P1_3__0__PS, CYREG_PRT1_PS
.set P1_3__0__SHIFT, 3
.set P1_3__DR, CYREG_PRT1_DR
.set P1_3__INTCFG, CYREG_PRT1_INTCFG
.set P1_3__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_3__LED1__DM__MASK, 0xE00
.set P1_3__LED1__DM__SHIFT, 9
.set P1_3__LED1__DR, CYREG_PRT1_DR
.set P1_3__LED1__INTCFG, CYREG_PRT1_INTCFG
.set P1_3__LED1__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_3__LED1__MASK, 0x08
.set P1_3__LED1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_3__LED1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_3__LED1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_3__LED1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_3__LED1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_3__LED1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_3__LED1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_3__LED1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_3__LED1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_3__LED1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_3__LED1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_3__LED1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_3__LED1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_3__LED1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_3__LED1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_3__LED1__PC, CYREG_PRT1_PC
.set P1_3__LED1__PC2, CYREG_PRT1_PC2
.set P1_3__LED1__PORT, 1
.set P1_3__LED1__PS, CYREG_PRT1_PS
.set P1_3__LED1__SHIFT, 3
.set P1_3__MASK, 0x08
.set P1_3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_3__PC, CYREG_PRT1_PC
.set P1_3__PC2, CYREG_PRT1_PC2
.set P1_3__PORT, 1
.set P1_3__PS, CYREG_PRT1_PS
.set P1_3__SHIFT, 3

/* P1_4 */
.set P1_4__0__DM__MASK, 0x7000
.set P1_4__0__DM__SHIFT, 12
.set P1_4__0__DR, CYREG_PRT1_DR
.set P1_4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1_4__0__HSIOM_MASK, 0x000F0000
.set P1_4__0__HSIOM_SHIFT, 16
.set P1_4__0__INTCFG, CYREG_PRT1_INTCFG
.set P1_4__0__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_4__0__MASK, 0x10
.set P1_4__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1_4__0__OUT_SEL_SHIFT, 8
.set P1_4__0__OUT_SEL_VAL, 3
.set P1_4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_4__0__PC, CYREG_PRT1_PC
.set P1_4__0__PC2, CYREG_PRT1_PC2
.set P1_4__0__PORT, 1
.set P1_4__0__PS, CYREG_PRT1_PS
.set P1_4__0__SHIFT, 4
.set P1_4__DR, CYREG_PRT1_DR
.set P1_4__INTCFG, CYREG_PRT1_INTCFG
.set P1_4__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_4__LED1__DM__MASK, 0x7000
.set P1_4__LED1__DM__SHIFT, 12
.set P1_4__LED1__DR, CYREG_PRT1_DR
.set P1_4__LED1__INTCFG, CYREG_PRT1_INTCFG
.set P1_4__LED1__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_4__LED1__MASK, 0x10
.set P1_4__LED1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_4__LED1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_4__LED1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_4__LED1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_4__LED1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_4__LED1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_4__LED1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_4__LED1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_4__LED1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_4__LED1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_4__LED1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_4__LED1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_4__LED1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_4__LED1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_4__LED1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_4__LED1__PC, CYREG_PRT1_PC
.set P1_4__LED1__PC2, CYREG_PRT1_PC2
.set P1_4__LED1__PORT, 1
.set P1_4__LED1__PS, CYREG_PRT1_PS
.set P1_4__LED1__SHIFT, 4
.set P1_4__MASK, 0x10
.set P1_4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_4__PC, CYREG_PRT1_PC
.set P1_4__PC2, CYREG_PRT1_PC2
.set P1_4__PORT, 1
.set P1_4__PS, CYREG_PRT1_PS
.set P1_4__SHIFT, 4

/* P1_5 */
.set P1_5__0__DM__MASK, 0x38000
.set P1_5__0__DM__SHIFT, 15
.set P1_5__0__DR, CYREG_PRT1_DR
.set P1_5__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1_5__0__HSIOM_MASK, 0x00F00000
.set P1_5__0__HSIOM_SHIFT, 20
.set P1_5__0__INTCFG, CYREG_PRT1_INTCFG
.set P1_5__0__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_5__0__MASK, 0x20
.set P1_5__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1_5__0__OUT_SEL_SHIFT, 10
.set P1_5__0__OUT_SEL_VAL, 1
.set P1_5__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_5__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_5__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_5__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_5__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_5__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_5__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_5__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_5__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_5__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_5__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_5__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_5__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_5__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_5__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_5__0__PC, CYREG_PRT1_PC
.set P1_5__0__PC2, CYREG_PRT1_PC2
.set P1_5__0__PORT, 1
.set P1_5__0__PS, CYREG_PRT1_PS
.set P1_5__0__SHIFT, 5
.set P1_5__DR, CYREG_PRT1_DR
.set P1_5__INTCFG, CYREG_PRT1_INTCFG
.set P1_5__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_5__LED1__DM__MASK, 0x38000
.set P1_5__LED1__DM__SHIFT, 15
.set P1_5__LED1__DR, CYREG_PRT1_DR
.set P1_5__LED1__INTCFG, CYREG_PRT1_INTCFG
.set P1_5__LED1__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_5__LED1__MASK, 0x20
.set P1_5__LED1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_5__LED1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_5__LED1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_5__LED1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_5__LED1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_5__LED1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_5__LED1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_5__LED1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_5__LED1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_5__LED1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_5__LED1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_5__LED1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_5__LED1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_5__LED1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_5__LED1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_5__LED1__PC, CYREG_PRT1_PC
.set P1_5__LED1__PC2, CYREG_PRT1_PC2
.set P1_5__LED1__PORT, 1
.set P1_5__LED1__PS, CYREG_PRT1_PS
.set P1_5__LED1__SHIFT, 5
.set P1_5__MASK, 0x20
.set P1_5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_5__PC, CYREG_PRT1_PC
.set P1_5__PC2, CYREG_PRT1_PC2
.set P1_5__PORT, 1
.set P1_5__PS, CYREG_PRT1_PS
.set P1_5__SHIFT, 5

/* P1_6 */
.set P1_6__0__DM__MASK, 0x1C0000
.set P1_6__0__DM__SHIFT, 18
.set P1_6__0__DR, CYREG_PRT1_DR
.set P1_6__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1_6__0__HSIOM_MASK, 0x0F000000
.set P1_6__0__HSIOM_SHIFT, 24
.set P1_6__0__INTCFG, CYREG_PRT1_INTCFG
.set P1_6__0__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_6__0__MASK, 0x40
.set P1_6__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1_6__0__OUT_SEL_SHIFT, 12
.set P1_6__0__OUT_SEL_VAL, 0
.set P1_6__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_6__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_6__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_6__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_6__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_6__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_6__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_6__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_6__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_6__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_6__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_6__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_6__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_6__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_6__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_6__0__PC, CYREG_PRT1_PC
.set P1_6__0__PC2, CYREG_PRT1_PC2
.set P1_6__0__PORT, 1
.set P1_6__0__PS, CYREG_PRT1_PS
.set P1_6__0__SHIFT, 6
.set P1_6__DR, CYREG_PRT1_DR
.set P1_6__INTCFG, CYREG_PRT1_INTCFG
.set P1_6__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_6__LED1__DM__MASK, 0x1C0000
.set P1_6__LED1__DM__SHIFT, 18
.set P1_6__LED1__DR, CYREG_PRT1_DR
.set P1_6__LED1__INTCFG, CYREG_PRT1_INTCFG
.set P1_6__LED1__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_6__LED1__MASK, 0x40
.set P1_6__LED1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_6__LED1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_6__LED1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_6__LED1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_6__LED1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_6__LED1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_6__LED1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_6__LED1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_6__LED1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_6__LED1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_6__LED1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_6__LED1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_6__LED1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_6__LED1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_6__LED1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_6__LED1__PC, CYREG_PRT1_PC
.set P1_6__LED1__PC2, CYREG_PRT1_PC2
.set P1_6__LED1__PORT, 1
.set P1_6__LED1__PS, CYREG_PRT1_PS
.set P1_6__LED1__SHIFT, 6
.set P1_6__MASK, 0x40
.set P1_6__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_6__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_6__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_6__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_6__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_6__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_6__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_6__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_6__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_6__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_6__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_6__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_6__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_6__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_6__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_6__PC, CYREG_PRT1_PC
.set P1_6__PC2, CYREG_PRT1_PC2
.set P1_6__PORT, 1
.set P1_6__PS, CYREG_PRT1_PS
.set P1_6__SHIFT, 6

/* Debug_LED_reg */
.set Debug_LED_reg_Sync_ctrl_reg__0__MASK, 0x01
.set Debug_LED_reg_Sync_ctrl_reg__0__POS, 0
.set Debug_LED_reg_Sync_ctrl_reg__1__MASK, 0x02
.set Debug_LED_reg_Sync_ctrl_reg__1__POS, 1
.set Debug_LED_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Debug_LED_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Debug_LED_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Debug_LED_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Debug_LED_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Debug_LED_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set Debug_LED_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Debug_LED_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set Debug_LED_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Debug_LED_reg_Sync_ctrl_reg__2__MASK, 0x04
.set Debug_LED_reg_Sync_ctrl_reg__2__POS, 2
.set Debug_LED_reg_Sync_ctrl_reg__3__MASK, 0x08
.set Debug_LED_reg_Sync_ctrl_reg__3__POS, 3
.set Debug_LED_reg_Sync_ctrl_reg__4__MASK, 0x10
.set Debug_LED_reg_Sync_ctrl_reg__4__POS, 4
.set Debug_LED_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Debug_LED_reg_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set Debug_LED_reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Debug_LED_reg_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set Debug_LED_reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Debug_LED_reg_Sync_ctrl_reg__MASK, 0x1F
.set Debug_LED_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Debug_LED_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Debug_LED_reg_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_02

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 3000000
.set CYDEV_BCLK__HFCLK__KHZ, 3000
.set CYDEV_BCLK__HFCLK__MHZ, 3
.set CYDEV_BCLK__SYSCLK__HZ, 3000000
.set CYDEV_BCLK__SYSCLK__KHZ, 3000
.set CYDEV_BCLK__SYSCLK__MHZ, 3
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
