/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_15z;
  wire [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [31:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_17z[8];
  assign celloutsig_0_5z = ~celloutsig_0_0z[4];
  assign celloutsig_1_1z = ~in_data[190];
  assign celloutsig_1_8z = ~celloutsig_1_0z;
  assign celloutsig_1_19z = ~((celloutsig_1_13z[0] | celloutsig_1_1z) & celloutsig_1_18z);
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_5z[0]) & in_data[143]);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[1] | celloutsig_0_1z) & (celloutsig_0_1z | in_data[32]));
  assign celloutsig_1_0z = ~((in_data[143] | in_data[97]) & (in_data[151] | in_data[142]));
  reg [3:0] _10_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 4'h0;
    else _10_ <= celloutsig_0_6z[6:3];
  assign { _01_[3:1], _00_ } = _10_;
  reg [3:0] _11_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 4'h0;
    else _11_ <= celloutsig_0_8z[4:1];
  assign out_data[35:32] = _11_;
  assign celloutsig_0_3z = { in_data[90:89], celloutsig_0_1z, 1'h1 } / { 1'h1, in_data[11:9] };
  assign celloutsig_0_1z = ! in_data[31:18];
  assign celloutsig_0_15z = _01_[3:1] || { celloutsig_0_3z[2:0], celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[85:74] >> in_data[66:55];
  assign celloutsig_1_17z = { in_data[120], celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_0z } >> { celloutsig_1_4z[15:4], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_0z[10:7], celloutsig_0_1z } - { in_data[23], celloutsig_0_1z, 1'h0, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_5z = celloutsig_1_4z[10:2] - { in_data[114:108], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[154:123] ^ { in_data[126:96], celloutsig_1_0z };
  assign celloutsig_1_13z = { in_data[154], celloutsig_1_0z, celloutsig_1_7z } ^ { celloutsig_1_5z[6:5], celloutsig_1_0z };
  assign celloutsig_1_15z = celloutsig_1_4z[10:5] ^ { in_data[141:137], celloutsig_1_0z };
  assign { celloutsig_0_6z[3:1], celloutsig_0_6z[4], celloutsig_0_6z[9:5] } = { celloutsig_0_3z[3:1], celloutsig_0_1z, in_data[92:88] } ^ { celloutsig_0_3z[1:0], celloutsig_0_1z, celloutsig_0_3z[2], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z[3] };
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z };
endmodule
