{"vcs1":{"timestamp_begin":1739361619.136805738, "rt":0.26, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739361619.482246275, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1739361619.791653443, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739361618.908697977}
{"VCS_COMP_START_TIME": 1739361618.908697977}
{"VCS_COMP_END_TIME": 1739361620.013663355}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150360}}
