# MIPs_CPU
Final Project for CS3650: Implement a five-stage MIPS pipeline.

Team members: Alex Gomez, Harshit Rao, Roberto Toribio, Roya Salei

We are going to build this project in 4 different phases:
---
1. Program counter and instruction memory
2. Control Unit
3. ALU
4. Data memory
