-- VHDL Entity riscvio_lib.at_reg.generatedInstance
--
-- Created:
--          by - surfer.UNKNOWN (SURFER-A0000001)
--          at - 12:12:46 05.05.2024
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2021.1 Built on 14 Jan 2021 at 15:11:42
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY riscvio_lib;
USE riscvio_lib.isa.all;

ENTITY at_reg IS
   PORT( 
      clk          : IN     std_logic;
      me_alu_out   : IN     dword_T;
      me_ctrl      : IN     ctrl_signals_T;
      res_n        : IN     std_logic;
      write_index  : OUT    register_index_T;
      write_reg    : OUT    register_T;
      write_reg_en : OUT    boolean
   );

END at_reg ;

