Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Robert Yee/Desktop/X 120a/Lab4/testbench_isim_beh.exe" -prj "C:/Users/Robert Yee/Desktop/X 120a/Lab4/testbench_beh.prj" "work.testbench" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Robert Yee/Desktop/X 120a/Lab4/part3/disp_mux_bh.v" into library work
Analyzing Verilog file "C:/Users/Robert Yee/Desktop/X 120a/Lab4/part3/bcdto7led_bh.v" into library work
Analyzing Verilog file "C:/Users/Robert Yee/Desktop/X 120a/Lab4/part3/disp_mux_main_bh.v" into library work
Analyzing Verilog file "C:/Users/Robert Yee/Desktop/X 120a/Lab4/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module bcdto7led_bh
Compiling module disp_mux_bh
Compiling module disp_mux_main_bh
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/Robert Yee/Desktop/X 120a/Lab4/testbench_isim_beh.exe
Fuse Memory Usage: 28364 KB
Fuse CPU Usage: 530 ms
