# ROM-architecture
This VHDL code describes a synchronous ROM with a 4-bit address bus and an 8-bit data bus.  The ROM has a depth of 16 words and each word is 8 bits wide. The ROM is synchronous, meaning that the data read from the ROM is synchronized with the clock signal.
