<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv</a>
time_elapsed: 0.090s
</pre>
<pre>

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
class Base #(parameter p = 1);
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv:1</a>: syntax error, unexpected IDENTIFIER
class Base #(parameter p = 1);
      ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv:1</a>: syntax error, unexpected &#39;)&#39;, expecting &#39;;&#39;
class Base #(parameter p = 1);
                            ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv:7</a>: Unsupported: Static in this context
  static function T Tsum (input T driver[]);
  ^~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv:7</a>: syntax error, unexpected function, expecting TYPE-IDENTIFIER
  static function T Tsum (input T driver[]);
         ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv:16</a>: syntax error, unexpected &#39;#&#39;, expecting &#39;;&#39;
typedef Base#(32) MyBaseT;
            ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv:18</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;nettype&#39;
nettype MyBaseT::T narrowTsum with MyBaseT::Tsum;
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;with&#39;
nettype MyBaseT::T narrowTsum with MyBaseT::Tsum;
                              ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv:20</a>: syntax error, unexpected &#39;#&#39;, expecting &#39;;&#39;
typedef Base#(64) MyBaseType;
            ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv:22</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;nettype&#39;
nettype MyBaseType::T wideTsum with MyBaseType::Tsum;
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv:22</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;with&#39;
nettype MyBaseType::T wideTsum with MyBaseType::Tsum;
                               ^~~~
%Error: Exiting due to 12 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /home/travis/miniconda/envs/sv-test-env/bin/verilator_bin -Wno-fatal --cc -I/home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/\* <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p58.sv</a>

</pre>
</body>