library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity DisplaySelect is
    Port (
        ValueFromFSM: in std_logic_vector(7 downto 0);
        DEC: out std_logic_vector(7 downto 0);
        DECTime: out std_logic_vector(7 downto 0)
    );
end DisplaySelect;

architecture Behavioral of DisplaySelect is
begin
    DECTime <= ValueFromFSM;
    DEC <= "00111101";  -- This corresponds to "=" in 7-segment display
end Behavioral;
