\hypertarget{union__hw__rng__sr}{}\section{\+\_\+hw\+\_\+rng\+\_\+sr Union Reference}
\label{union__hw__rng__sr}\index{\+\_\+hw\+\_\+rng\+\_\+sr@{\+\_\+hw\+\_\+rng\+\_\+sr}}


H\+W\+\_\+\+R\+N\+G\+\_\+\+SR -\/ R\+N\+GA Status Register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+rng.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__rng__sr_1_1__hw__rng__sr__bitfields}{\+\_\+hw\+\_\+rng\+\_\+sr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__rng__sr_a2d227579d36fa8652aadb55f31e9e3db}{}\label{union__hw__rng__sr_a2d227579d36fa8652aadb55f31e9e3db}

\item 
struct \hyperlink{struct__hw__rng__sr_1_1__hw__rng__sr__bitfields}{\+\_\+hw\+\_\+rng\+\_\+sr\+::\+\_\+hw\+\_\+rng\+\_\+sr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__rng__sr_ae5c04237386d4f6f8d76dba9c8434ef4}{}\label{union__hw__rng__sr_ae5c04237386d4f6f8d76dba9c8434ef4}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+R\+N\+G\+\_\+\+SR -\/ R\+N\+GA Status Register (RO) 

Reset value\+: 0x00010000U

Indicates the status of R\+N\+GA. This register is read-\/only. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rng.\+h\end{DoxyCompactItemize}
