// Seed: 1356716723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_12;
  wire id_13;
  logic id_14;
  ;
  assign id_12 = -1;
  logic id_15;
  ;
  assign id_12 = -1'd0;
endmodule
module module_1 #(
    parameter id_6 = 32'd12
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  output wire id_7;
  input wire _id_6;
  inout wire id_5;
  output reg id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [1 : id_6  <  -1] id_8, id_9, id_10;
  always id_4 = #1 id_2;
  assign id_10 = -1;
  parameter id_11 = 1'b0;
  always @(-1'b0 or 1) id_10 <= -1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_5,
      id_7,
      id_5,
      id_5,
      id_7,
      id_11,
      id_11,
      id_2,
      id_7
  );
endmodule
