Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/Hamza/Desktop/NEOS_CAN/ --output-directory=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/simulation/ --file-set=SIM_VHDL --report-file=html:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.html --report-file=sopcinfo:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.sopcinfo --report-file=csv:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.csv --report-file=spd:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.spd --report-file=sip:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/simulation/CAN_CONTROLLER.sip --report-file=cmp:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.cmp --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.qsys
Progress: Loading NEOS_CAN/CAN_CONTROLLER.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding Can_hw_controller_0 [Can_hw_controller 1.0]
Progress: Parameterizing module Can_hw_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CAN_CONTROLLER: Generating CAN_CONTROLLER "CAN_CONTROLLER" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 14 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 14 connections
Info: merlin_translator_transform: After transform: 9 modules, 34 connections
Info: merlin_domain_transform: After transform: 18 modules, 92 connections
Info: merlin_router_transform: After transform: 23 modules, 112 connections
Info: merlin_burst_transform: After transform: 24 modules, 116 connections
Info: merlin_network_to_switch_transform: After transform: 33 modules, 141 connections
Info: merlin_width_transform: After transform: 35 modules, 149 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 37 modules, 185 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 17 connections
Info: merlin_mm_transform: After transform: 5 modules, 17 connections
Info: merlin_interrupt_mapper_transform: After transform: 6 modules, 21 connections
Info: reset_adaptation_transform: After transform: 8 modules, 23 connections
Info: nios2_qsys_0: Starting RTL generation for module 'CAN_CONTROLLER_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=CAN_CONTROLLER_nios2_qsys_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0001_nios2_qsys_0_gen//CAN_CONTROLLER_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0001_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2016.12.22 17:15:35 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.12.22 17:15:35 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.12.22 17:15:36 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2016.12.22 17:15:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.12.22 17:15:36 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2016.12.22 17:15:36 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.12.22 17:15:36 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2016.12.22 17:15:36 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.12.22 17:15:36 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.12.22 17:15:38 (*)   Creating 'C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0001_nios2_qsys_0_gen//CAN_CONTROLLER_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2016.12.22 17:15:38 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.12.22 17:15:38 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2016.12.22 17:15:41 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'CAN_CONTROLLER_nios2_qsys_0'
Info: nios2_qsys_0: "CAN_CONTROLLER" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'CAN_CONTROLLER_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CAN_CONTROLLER_onchip_memory2_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0002_onchip_memory2_0_gen//CAN_CONTROLLER_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0002_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'CAN_CONTROLLER_onchip_memory2_0'
Info: onchip_memory2_0: "CAN_CONTROLLER" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: Can_hw_controller_0: "CAN_CONTROLLER" instantiated Can_hw_controller "Can_hw_controller_0"
Info: pipeline_bridge_swap_transform: After transform: 33 modules, 105 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: mm_interconnect_0: "CAN_CONTROLLER" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model CAN_CONTROLLER_irq_mapper.vho
Info: irq_mapper: "CAN_CONTROLLER" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CAN_CONTROLLER" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: Generating VHDL simulation model
Info: cmd_xbar_mux_002: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux_002.vho
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: rsp_xbar_demux_002: Generating VHDL simulation model
Info: rsp_xbar_demux_002: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_demux_002.vho
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: rsp_xbar_mux_001: Generating VHDL simulation model
Info: rsp_xbar_mux_001: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001.vho
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: CAN_CONTROLLER: Done "CAN_CONTROLLER" with 26 modules, 75 files, 2674880 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.spd --output-directory=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.spd --output-directory=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	18 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/CAN_CONTROLLER.ipx
Info: ip-generate --project-directory=C:/Users/Hamza/Desktop/NEOS_CAN/ --output-directory=C:/Users/Hamza/Desktop/NEOS_CAN/ --report-file=sopcinfo:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.sopcinfo --report-file=html:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.html --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.qsys
Progress: Loading NEOS_CAN/CAN_CONTROLLER.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding Can_hw_controller_0 [Can_hw_controller 1.0]
Progress: Parameterizing module Can_hw_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\altera\13.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\altera\13.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\altera\13.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\altera\13.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,01 seconds
Info: C:/altera/13.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,01 seconds
Info: Reading index C:\altera\13.1\ip\altera\altera_components.ipx
Info: C:\altera\13.1\ip\altera\altera_components.ipx described 870 plugins, 0 paths, in 0,09 seconds
Info: C:/altera/13.1/ip/**/* matched 97 files in 0,10 seconds
Info: C:/Users/Hamza/.altera.quartus/ip/13.1/**/* matched 0 files in 0,00 seconds
Info: C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\Users\Hamza\Desktop\NEOS_CAN\CAN_CONTROLLER\testbench\CAN_CONTROLLER.ipx
Progress: Loading NEOS_CAN/CAN_CONTROLLER.qsys
Progress: Loading NEOS_CAN/Can_hw_controller_hw.tcl
Info: C:/Users/Hamza/Desktop/NEOS_CAN/* matched 19 files in 0,03 seconds
Info: C:/Users/Hamza/Desktop/NEOS_CAN/ip/**/* matched 0 files in 0,00 seconds
Info: C:/Users/Hamza/Desktop/NEOS_CAN/*/* matched 25 files in 0,00 seconds
Info: C:\Users\Hamza\Desktop\NEOS_CAN\CAN_CONTROLLER\testbench\CAN_CONTROLLER.ipx described 0 plugins, 3 paths, in 0,04 seconds
Progress: Loading testbench/CAN_CONTROLLER_tb.qsys
Info: C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/* matched 8 files in 0,04 seconds
Info: C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/*/* matched 8 files in 0,00 seconds
Info: Reading index C:\altera\13.1\quartus\sopc_builder\builtin.ipx
Info: C:\altera\13.1\quartus\sopc_builder\builtin.ipx described 97 plugins, 0 paths, in 0,02 seconds
Info: C:/altera/13.1/quartus/sopc_builder/**/* matched 8 files in 0,02 seconds
Info: Reading index C:\altera\13.1\quartus\common\librarian\factories\index.ipx
Info: C:\altera\13.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0,01 seconds
Info: C:/altera/13.1/quartus/common/librarian/factories/**/* matched 4 files in 0,02 seconds
Info: C:/altera/13.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:\altera\13.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 9 paths, in 0,18 seconds
Info: C:/altera/13.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,18 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: CAN_CONTROLLER
Info: TB_Gen: System design is: CAN_CONTROLLER
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property resetn EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property conduit_end EXPORT_OF
Info: get_instance_property Can_hw_controller_0 CLASS_NAME
Info: get_instance_assignment Can_hw_controller_0 testbench.partner.map.conduit_end
Info: send_message Info TB_Gen: Creating testbench system : CAN_CONTROLLER_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : CAN_CONTROLLER_tb with all standard BFMs
Info: create_system CAN_CONTROLLER_tb
Info: add_instance CAN_CONTROLLER_inst CAN_CONTROLLER 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces CAN_CONTROLLER_inst
Info: get_instance_interface_property CAN_CONTROLLER_inst clk CLASS_NAME
Info: get_instance_interface_property CAN_CONTROLLER_inst resetn CLASS_NAME
Info: get_instance_interface_property CAN_CONTROLLER_inst conduit_end CLASS_NAME
Info: get_instance_interface_property CAN_CONTROLLER_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property CAN_CONTROLLER_inst clk CLASS_NAME
Info: add_instance CAN_CONTROLLER_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property CAN_CONTROLLER_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CAN_CONTROLLER_inst clk clockRate
Info: set_instance_parameter_value CAN_CONTROLLER_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value CAN_CONTROLLER_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property CAN_CONTROLLER_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property CAN_CONTROLLER_inst clk CLASS_NAME
Info: get_instance_interfaces CAN_CONTROLLER_inst_clk_bfm
Info: get_instance_interface_property CAN_CONTROLLER_inst_clk_bfm clk CLASS_NAME
Info: add_connection CAN_CONTROLLER_inst_clk_bfm.clk CAN_CONTROLLER_inst.clk
Info: get_instance_interface_property CAN_CONTROLLER_inst resetn CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: resetn
Info: TB_Gen: reset_sink found: resetn
Info: get_instance_interface_property CAN_CONTROLLER_inst resetn CLASS_NAME
Info: add_instance CAN_CONTROLLER_inst_resetn_bfm altera_avalon_reset_source 
Info: get_instance_property CAN_CONTROLLER_inst_resetn_bfm CLASS_NAME
Info: get_instance_interface_ports CAN_CONTROLLER_inst resetn
Info: get_instance_interface_port_property CAN_CONTROLLER_inst resetn resetn_reset_n ROLE
Info: set_instance_parameter_value CAN_CONTROLLER_inst_resetn_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value CAN_CONTROLLER_inst_resetn_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property CAN_CONTROLLER_inst_resetn_bfm CLASS_NAME
Info: get_instance_interfaces CAN_CONTROLLER_inst_resetn_bfm
Info: get_instance_interface_property CAN_CONTROLLER_inst_resetn_bfm reset CLASS_NAME
Info: get_instance_interface_property CAN_CONTROLLER_inst_resetn_bfm clk CLASS_NAME
Info: get_instance_property CAN_CONTROLLER_inst_resetn_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CAN_CONTROLLER_inst resetn associatedClock
Info: get_instance_interfaces CAN_CONTROLLER_inst_clk_bfm
Info: get_instance_interface_property CAN_CONTROLLER_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: CAN_CONTROLLER_inst_resetn_bfm is not associated to any clock; connecting CAN_CONTROLLER_inst_resetn_bfm to 'CAN_CONTROLLER_inst_clk_bfm.clk'
Warning: TB_Gen: CAN_CONTROLLER_inst_resetn_bfm is not associated to any clock; connecting CAN_CONTROLLER_inst_resetn_bfm to 'CAN_CONTROLLER_inst_clk_bfm.clk'
Info: add_connection CAN_CONTROLLER_inst_clk_bfm.clk CAN_CONTROLLER_inst_resetn_bfm.clk
Info: get_instance_interface_property CAN_CONTROLLER_inst resetn CLASS_NAME
Info: get_instance_interfaces CAN_CONTROLLER_inst_resetn_bfm
Info: get_instance_interface_property CAN_CONTROLLER_inst_resetn_bfm reset CLASS_NAME
Info: get_instance_interface_property CAN_CONTROLLER_inst_resetn_bfm clk CLASS_NAME
Info: add_connection CAN_CONTROLLER_inst_resetn_bfm.reset CAN_CONTROLLER_inst.resetn
Info: get_instance_interface_property CAN_CONTROLLER_inst conduit_end CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: conduit_end
Info: TB_Gen: conduit_end found: conduit_end
Info: get_instance_interface_property CAN_CONTROLLER_inst conduit_end CLASS_NAME
Info: add_instance CAN_CONTROLLER_inst_conduit_end_bfm altera_conduit_bfm 
Info: get_instance_property CAN_CONTROLLER_inst_conduit_end_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CAN_CONTROLLER_inst conduit_end associatedClock
Info: get_instance_interface_parameter_value CAN_CONTROLLER_inst conduit_end associatedReset
Info: get_instance_interface_ports CAN_CONTROLLER_inst conduit_end
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_rx_i ROLE
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_rx_i WIDTH
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_rx_i DIRECTION
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_tx_o ROLE
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_tx_o WIDTH
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_tx_o DIRECTION
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_bus_off_on ROLE
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_bus_off_on WIDTH
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_bus_off_on DIRECTION
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_irq_on ROLE
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_irq_on WIDTH
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_irq_on DIRECTION
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_clkout_o ROLE
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_clkout_o WIDTH
Info: get_instance_interface_port_property CAN_CONTROLLER_inst conduit_end conduit_end_clkout_o DIRECTION
Info: set_instance_parameter_value CAN_CONTROLLER_inst_conduit_end_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CAN_CONTROLLER_inst_conduit_end_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CAN_CONTROLLER_inst_conduit_end_bfm SIGNAL_ROLES rx_i tx_o bus_off_on irq_on clkout_o
Info: set_instance_parameter_value CAN_CONTROLLER_inst_conduit_end_bfm SIGNAL_WIDTHS 1 1 1 1 1
Info: set_instance_parameter_value CAN_CONTROLLER_inst_conduit_end_bfm SIGNAL_DIRECTIONS output input input input input
Info: get_instance_property CAN_CONTROLLER_inst_conduit_end_bfm CLASS_NAME
Info: get_instance_interface_property CAN_CONTROLLER_inst conduit_end CLASS_NAME
Info: get_instance_interfaces CAN_CONTROLLER_inst_conduit_end_bfm
Info: get_instance_interface_property CAN_CONTROLLER_inst_conduit_end_bfm conduit CLASS_NAME
Info: add_connection CAN_CONTROLLER_inst_conduit_end_bfm.conduit CAN_CONTROLLER_inst.conduit_end
Info: send_message Info TB_Gen: Saving testbench system: CAN_CONTROLLER_tb.qsys
Info: TB_Gen: Saving testbench system: CAN_CONTROLLER_tb.qsys
Info: save_system CAN_CONTROLLER_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/ --output-directory=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/ --file-set=SIM_VHDL --report-file=html:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb.html --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb.qsys --report-file=csv:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER_tb.csv --report-file=spd:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER_tb.spd
Progress: Loading testbench/CAN_CONTROLLER_tb.qsys
Progress: Reading input file
Progress: Adding CAN_CONTROLLER_inst [CAN_CONTROLLER 1.0]
Progress: Parameterizing module CAN_CONTROLLER_inst
Progress: Adding CAN_CONTROLLER_inst_clk_bfm [altera_avalon_clock_source 13.1]
Progress: Parameterizing module CAN_CONTROLLER_inst_clk_bfm
Progress: Adding CAN_CONTROLLER_inst_resetn_bfm [altera_avalon_reset_source 13.1]
Progress: Parameterizing module CAN_CONTROLLER_inst_resetn_bfm
Progress: Adding CAN_CONTROLLER_inst_conduit_end_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module CAN_CONTROLLER_inst_conduit_end_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CAN_CONTROLLER_tb.CAN_CONTROLLER_inst_clk_bfm: Elaborate: altera_clock_source
Info: CAN_CONTROLLER_tb.CAN_CONTROLLER_inst_clk_bfm:            $Revision: #1 $
Info: CAN_CONTROLLER_tb.CAN_CONTROLLER_inst_clk_bfm:            $Date: 2013/08/11 $
Info: CAN_CONTROLLER_tb.CAN_CONTROLLER_inst_resetn_bfm: Elaborate: altera_reset_source
Info: CAN_CONTROLLER_tb.CAN_CONTROLLER_inst_resetn_bfm:            $Revision: #1 $
Info: CAN_CONTROLLER_tb.CAN_CONTROLLER_inst_resetn_bfm:            $Date: 2013/08/11 $
Info: CAN_CONTROLLER_tb.CAN_CONTROLLER_inst_resetn_bfm: Reset is negatively asserted.
Info: CAN_CONTROLLER_tb: Generating CAN_CONTROLLER_tb "CAN_CONTROLLER_tb" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 4 connections
Info: No custom instruction connections, skipping transform 
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 14 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 14 connections
Info: merlin_translator_transform: After transform: 9 modules, 34 connections
Info: merlin_domain_transform: After transform: 18 modules, 92 connections
Info: merlin_router_transform: After transform: 23 modules, 112 connections
Info: merlin_burst_transform: After transform: 24 modules, 116 connections
Info: merlin_network_to_switch_transform: After transform: 33 modules, 141 connections
Info: merlin_width_transform: After transform: 35 modules, 149 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 37 modules, 185 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 17 connections
Info: merlin_mm_transform: After transform: 5 modules, 17 connections
Info: merlin_interrupt_mapper_transform: After transform: 6 modules, 21 connections
Info: reset_adaptation_transform: After transform: 8 modules, 23 connections
Info: CAN_CONTROLLER_inst: "CAN_CONTROLLER_tb" instantiated CAN_CONTROLLER "CAN_CONTROLLER_inst"
Info: CAN_CONTROLLER_inst_clk_bfm: "CAN_CONTROLLER_tb" instantiated altera_avalon_clock_source "CAN_CONTROLLER_inst_clk_bfm"
Info: CAN_CONTROLLER_inst_resetn_bfm: "CAN_CONTROLLER_tb" instantiated altera_avalon_reset_source "CAN_CONTROLLER_inst_resetn_bfm"
Info: CAN_CONTROLLER_inst_conduit_end_bfm: "CAN_CONTROLLER_tb" instantiated altera_conduit_bfm "CAN_CONTROLLER_inst_conduit_end_bfm"
Info: nios2_qsys_0: Starting RTL generation for module 'CAN_CONTROLLER_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=CAN_CONTROLLER_nios2_qsys_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0057_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0057_nios2_qsys_0_gen//CAN_CONTROLLER_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0057_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2016.12.22 17:16:30 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.12.22 17:16:30 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.12.22 17:16:31 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2016.12.22 17:16:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.12.22 17:16:31 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2016.12.22 17:16:31 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.12.22 17:16:31 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2016.12.22 17:16:31 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.12.22 17:16:31 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.12.22 17:16:33 (*)   Creating 'C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0057_nios2_qsys_0_gen//CAN_CONTROLLER_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2016.12.22 17:16:33 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.12.22 17:16:33 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2016.12.22 17:16:36 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'CAN_CONTROLLER_nios2_qsys_0'
Info: nios2_qsys_0: "CAN_CONTROLLER_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'CAN_CONTROLLER_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CAN_CONTROLLER_onchip_memory2_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0058_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0058_onchip_memory2_0_gen//CAN_CONTROLLER_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0058_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'CAN_CONTROLLER_onchip_memory2_0'
Info: onchip_memory2_0: "CAN_CONTROLLER_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: Can_hw_controller_0: "CAN_CONTROLLER_inst" instantiated Can_hw_controller "Can_hw_controller_0"
Info: pipeline_bridge_swap_transform: After transform: 33 modules, 105 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: mm_interconnect_0: "CAN_CONTROLLER_inst" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model CAN_CONTROLLER_irq_mapper.vho
Info: irq_mapper: "CAN_CONTROLLER_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CAN_CONTROLLER_inst" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: Generating VHDL simulation model
Info: cmd_xbar_mux_002: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux_002.vho
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: rsp_xbar_demux_002: Generating VHDL simulation model
Info: rsp_xbar_demux_002: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_demux_002.vho
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: rsp_xbar_mux_001: Generating VHDL simulation model
Info: rsp_xbar_mux_001: Generated simulation model CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001.vho
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/CAN_CONTROLLER_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: CAN_CONTROLLER_tb: Done "CAN_CONTROLLER_tb" with 30 modules, 80 files, 2690992 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER_tb.spd --output-directory=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/
Info: Doing: ip-make-simscript --spd=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER_tb.spd --output-directory=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	22 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Hamza/Desktop/NEOS_CAN/ --output-directory=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/ --report-file=bsf:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.bsf --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.qsys
Progress: Loading NEOS_CAN/CAN_CONTROLLER.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding Can_hw_controller_0 [Can_hw_controller 1.0]
Progress: Parameterizing module Can_hw_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Hamza/Desktop/NEOS_CAN/ --output-directory=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.html --report-file=sopcinfo:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.sopcinfo --report-file=cmp:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.cmp --report-file=qip:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/synthesis/CAN_CONTROLLER.qip --report-file=svd --report-file=regmap:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/synthesis/CAN_CONTROLLER.regmap --report-file=debuginfo:C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/synthesis/CAN_CONTROLLER.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.qsys --language=VHDL
Progress: Loading NEOS_CAN/CAN_CONTROLLER.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding Can_hw_controller_0 [Can_hw_controller 1.0]
Progress: Parameterizing module Can_hw_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CAN_CONTROLLER: Generating CAN_CONTROLLER "CAN_CONTROLLER" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 14 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 14 connections
Info: merlin_translator_transform: After transform: 9 modules, 34 connections
Info: merlin_domain_transform: After transform: 18 modules, 92 connections
Info: merlin_router_transform: After transform: 23 modules, 112 connections
Info: merlin_burst_transform: After transform: 24 modules, 116 connections
Info: merlin_network_to_switch_transform: After transform: 33 modules, 141 connections
Info: merlin_width_transform: After transform: 35 modules, 149 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 37 modules, 185 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 17 connections
Info: merlin_mm_transform: After transform: 5 modules, 17 connections
Info: merlin_interrupt_mapper_transform: After transform: 6 modules, 21 connections
Info: reset_adaptation_transform: After transform: 8 modules, 23 connections
Info: nios2_qsys_0: Starting RTL generation for module 'CAN_CONTROLLER_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=CAN_CONTROLLER_nios2_qsys_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0110_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0110_nios2_qsys_0_gen//CAN_CONTROLLER_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2016.12.22 17:17:14 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.12.22 17:17:14 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.12.22 17:17:15 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2016.12.22 17:17:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.12.22 17:17:15 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2016.12.22 17:17:15 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.12.22 17:17:15 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2016.12.22 17:17:15 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.12.22 17:17:15 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.12.22 17:17:16 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.12.22 17:17:16 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2016.12.22 17:17:18 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'CAN_CONTROLLER_nios2_qsys_0'
Info: nios2_qsys_0: "CAN_CONTROLLER" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'CAN_CONTROLLER_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CAN_CONTROLLER_onchip_memory2_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0111_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Hamza/AppData/Local/Temp/alt7157_6186256956621155067.dir/0111_onchip_memory2_0_gen//CAN_CONTROLLER_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'CAN_CONTROLLER_onchip_memory2_0'
Info: onchip_memory2_0: "CAN_CONTROLLER" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: Can_hw_controller_0: "CAN_CONTROLLER" instantiated Can_hw_controller "Can_hw_controller_0"
Info: pipeline_bridge_swap_transform: After transform: 33 modules, 105 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: mm_interconnect_0: "CAN_CONTROLLER" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "CAN_CONTROLLER" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CAN_CONTROLLER" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: CAN_CONTROLLER: Done "CAN_CONTROLLER" with 25 modules, 50 files, 1145893 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
