# æ•™ç¨‹10 - è™šæ‹Ÿå†…å­˜ç¬¬ä¸€éƒ¨åˆ†ï¼šå°†æ‰€æœ‰å†…å®¹è¿›è¡Œèº«ä»½æ˜ å°„ï¼

## tl;dr

- æ‰“å¼€`MMU`ã€‚
- ä½¿ç”¨ç®€å•çš„æ–¹æ¡ˆï¼šé™æ€çš„`64 KiB`è½¬æ¢è¡¨ã€‚
- ä¸ºäº†æ•™å­¦ç›®çš„ï¼Œæˆ‘ä»¬å°†æ•°æ®å†™å…¥é‡æ–°æ˜ å°„çš„`UART`ï¼Œå¹¶å¯¹å…¶ä»–æ‰€æœ‰å†…å®¹è¿›è¡Œ`identity map`ã€‚

## ç›®å½•

- [ä»‹ç»](#introduction)
- [MMUå’Œåˆ†é¡µç†è®º](#MMUå’Œåˆ†é¡µç†è®º)
- [æ–¹æ³•](#æ–¹æ³•)
  * [é€šç”¨å†…æ ¸ä»£ç ï¼š`memory/mmu.rs`](#é€šç”¨å†…æ ¸ä»£ç ï¼š`memory/mmu.rs`)
  * [BSPï¼š`bsp/raspberrypi/memory/mmu.rs`](#bsp-bspraspberrypimemorymmurs)
  * [AArch64ï¼š`_arch/aarch64/memory/*`](#aarch64-_archaarch64memory)
  * [`kernel.ld`](#kernelld)
- [åœ°å€è½¬æ¢ç¤ºä¾‹](#åœ°å€è½¬æ¢ç¤ºä¾‹)
  * [ä½¿ç”¨64 KiBé¡µæè¿°ç¬¦è¿›è¡Œåœ°å€è½¬æ¢](#ä½¿ç”¨64KiBé¡µæè¿°ç¬¦è¿›è¡Œåœ°å€è½¬æ¢)
- [é›¶æˆæœ¬æŠ½è±¡](#é›¶æˆæœ¬æŠ½è±¡)
- [æµ‹è¯•](#æµ‹è¯•)
- [ç›¸æ¯”ä¹‹å‰çš„å˜åŒ–ï¼ˆdiffï¼‰](#ç›¸æ¯”ä¹‹å‰çš„å˜åŒ–ï¼ˆdiffï¼‰)

## ä»‹ç»

è™šæ‹Ÿå†…å­˜æ˜¯ä¸€ä¸ªéå¸¸å¤æ‚ä½†é‡è¦ä¸”å¼ºå¤§çš„ä¸»é¢˜ã€‚åœ¨æœ¬æ•™ç¨‹ä¸­ï¼Œæˆ‘ä»¬ä»ç®€å•æ˜“æ‡‚çš„æ–¹å¼å¼€å§‹ï¼Œ
é€šè¿‡æ‰“å¼€`MMU`ï¼Œä½¿ç”¨é™æ€è½¬æ¢è¡¨å’Œä¸€æ¬¡æ€§è¿›è¡Œ`identity-map`
ï¼ˆé™¤äº†ä¸ºæ•™è‚²ç›®çš„è€Œé‡æ–°æ˜ å°„çš„`UART`ä¹‹å¤–ï¼›åœ¨ä¸‹ä¸€ä¸ªæ•™ç¨‹ä¸­ï¼Œè¿™å°†è¢«å–æ¶ˆï¼‰ã€‚

## MMUå’Œåˆ†é¡µç†è®º

åœ¨è¿™ä¸€ç‚¹ä¸Šï¼Œæˆ‘ä»¬ä¸ä¼šé‡æ–°å‘æ˜è½®å­å¹¶è¯¦ç»†æè¿°ç°ä»£åº”ç”¨çº§å¤„ç†å™¨ä¸­åˆ†é¡µçš„å·¥ä½œåŸç†ã€‚
äº’è”ç½‘ä¸Šæœ‰å¾ˆå¤šå…³äºè¿™ä¸ªä¸»é¢˜çš„ä¼˜ç§€èµ„æºï¼Œæˆ‘ä»¬é¼“åŠ±æ‚¨é˜…è¯»å…¶ä¸­ä¸€äº›ä»¥è·å¾—å¯¹è¯¥ä¸»é¢˜çš„é«˜å±‚ç†è§£ã€‚

ç»§ç»­é˜…è¯»æœ¬`AArch64`ç‰¹å®šçš„æ•™ç¨‹ï¼Œæˆ‘å¼ºçƒˆå»ºè®®æ‚¨åœ¨æ­¤å¤„åœä¸‹æ¥ï¼Œé¦–å…ˆé˜…è¯»[ARM Cortex-A Series Programmer's Guide for ARMv8-A]çš„`ç¬¬12ç« `ï¼Œ
ä»¥ä¾¿åœ¨ç»§ç»­ä¹‹å‰è·å¾—æ‰€æœ‰æ‰€éœ€çš„`AArch64`ç‰¹å®šçŸ¥è¯†ã€‚

å·²ç»é˜…è¯»å®Œ`ç¬¬12ç« `äº†å—ï¼Ÿåšå¾—å¥½ :+1:!

[ARM Cortex-A Series Programmer's Guide for ARMv8-A]: http://infocenter.arm.com/help/topic/com.arm.doc.den0024a/DEN0024A_v8_architecture_PG.pdf

## æ–¹æ³•

1. é€šç”¨çš„`kernel`éƒ¨åˆ†ï¼š`src/memory/mmu.rs`åŠå…¶å­æ¨¡å—æä¾›äº†ä¸ä½“ç³»ç»“æ„æ— å…³çš„æè¿°ç¬¦ç±»å‹ï¼Œ
   ç”¨äºç»„åˆä¸€ä¸ªé«˜çº§æ•°æ®ç»“æ„ï¼Œæè¿°å†…æ ¸çš„è™šæ‹Ÿå†…å­˜å¸ƒå±€ï¼š`memory::mmu::KernelVirtualLayout`ã€‚
2. `BSP`éƒ¨åˆ†ï¼š`src/bsp/raspberrypi/memory/mmu.rs`åŒ…å«ä¸€ä¸ª`KernelVirtualLayout`çš„é™æ€å®ä¾‹ï¼Œå¹¶é€šè¿‡å‡½æ•°
   `bsp::memory::mmu::virt_mem_layout()`ä½¿å…¶å¯è®¿é—®ã€‚
3. `aarch64`éƒ¨åˆ†ï¼š`src/_arch/aarch64/memory/mmu.rs`åŠå…¶å­æ¨¡å—åŒ…å«å®é™…çš„`MMU`é©±åŠ¨ç¨‹åºã€‚å®ƒä½¿ç”¨`64 KiB`ç²’åº¦è·å–
   `BSP`çš„é«˜çº§`KernelVirtualLayout`å¹¶è¿›è¡Œæ˜ å°„ã€‚

### é€šç”¨å†…æ ¸ä»£ç ï¼š`memory/mmu.rs`

åœ¨è¿™ä¸ªæ–‡ä»¶ä¸­æä¾›çš„æè¿°ç¬¦ç±»å‹æ˜¯æ„å»ºå—ï¼Œç”¨äºæè¿°ä¸åŒå†…å­˜åŒºåŸŸçš„å±æ€§ã€‚
ä¾‹å¦‚ï¼Œ`R/W`ï¼ˆè¯»/å†™ï¼‰ã€`no-execute`ï¼ˆä¸æ‰§è¡Œï¼‰ã€`cached/uncached`ï¼ˆç¼“å­˜/éç¼“å­˜ï¼‰ç­‰ç­‰ã€‚

è¿™äº›æè¿°ç¬¦ä¸ç¡¬ä»¶`MMU`çš„å®é™…æè¿°ç¬¦æ— å…³ã€‚ä¸åŒçš„`BSP`å¯ä»¥ä½¿ç”¨è¿™äº›ç±»å‹æ¥ç”Ÿæˆå†…æ ¸è™šæ‹Ÿå†…å­˜å¸ƒå±€çš„é«˜çº§æè¿°ã€‚
çœŸå®ç¡¬ä»¶çš„å®é™…`MMU`é©±åŠ¨ç¨‹åºå°†ä½¿ç”¨è¿™äº›ç±»å‹ä½œä¸ºè¾“å…¥ã€‚

é€šè¿‡è¿™ç§æ–¹å¼ï¼Œæˆ‘ä»¬åœ¨`BSP`å’Œ`_arch`ä»£ç ä¹‹é—´å®ç°äº†æ¸…æ™°çš„æŠ½è±¡ï¼Œè¿™æ ·å¯ä»¥åœ¨ä¸éœ€è¦è°ƒæ•´å¦ä¸€ä¸ªçš„æƒ…å†µä¸‹è¿›è¡Œäº¤æ¢ã€‚

### BSP: `bsp/raspberrypi/memory/mmu.rs`

è¿™ä¸ªæ–‡ä»¶åŒ…å«äº†ä¸€ä¸ª`KernelVirtualLayout`çš„å®ä¾‹ï¼Œç”¨äºå­˜å‚¨å…ˆå‰æåˆ°çš„æè¿°ç¬¦ã€‚
å°†å…¶æ”¾åœ¨`BSP`ä¸­æ˜¯æ­£ç¡®çš„ä½ç½®ï¼Œå› ä¸ºå®ƒå…·æœ‰ç›®æ ‡æ¿çš„å†…å­˜æ˜ å°„çŸ¥è¯†ã€‚

ç­–ç•¥æ˜¯åªæè¿°**ä¸æ˜¯**æ™®é€šçš„ã€å¯ç¼“å­˜çš„DRAMçš„åŒºåŸŸã€‚ç„¶è€Œï¼Œå¦‚æœæ‚¨å¸Œæœ›ï¼Œä¹Ÿå¯ä»¥å®šä¹‰è¿™äº›åŒºåŸŸã€‚
è¿™é‡Œæ˜¯ä¸€ä¸ªè®¾å¤‡MMIOåŒºåŸŸçš„ç¤ºä¾‹ï¼š

```rust
TranslationDescriptor {
    name: "Device MMIO",
    virtual_range: mmio_range_inclusive,
    physical_range_translation: Translation::Identity,
    attribute_fields: AttributeFields {
        mem_attributes: MemAttributes::Device,
        acc_perms: AccessPermissions::ReadWrite,
        execute_never: true,
    },
},
```

`KernelVirtualLayout`æœ¬èº«å®ç°äº†ä»¥ä¸‹æ–¹æ³•ï¼š

```rust
pub fn virt_addr_properties(
    &self,
    virt_addr: usize,
) -> Result<(usize, AttributeFields), &'static str>
```

å®ƒå°†è¢«`_arch/aarch64`çš„`MMU`ä»£ç ä½¿ç”¨ï¼Œç”¨äºè¯·æ±‚è™šæ‹Ÿåœ°å€å’Œè½¬æ¢çš„å±æ€§ï¼Œè¯¥è½¬æ¢æä¾›ç‰©ç†è¾“å‡ºåœ°å€
ï¼ˆè¿”å›å…ƒç»„ä¸­çš„`usize`ï¼‰ã€‚è¯¥å‡½æ•°æ‰«æåŒ…å«æŸ¥è¯¢åœ°å€çš„æè¿°ç¬¦ï¼Œå¹¶è¿”å›ç¬¬ä¸€ä¸ªåŒ¹é…çš„æ¡ç›®çš„ç›¸åº”ç»“æœã€‚
å¦‚æœæ‰¾ä¸åˆ°æ¡ç›®ï¼Œåˆ™è¿”å›æ™®é€šå¯ç¼“å­˜DRAMçš„é»˜è®¤å±æ€§å’Œè¾“å…¥åœ°å€ï¼Œä»è€Œå‘Šè¯‰`MMU`ä»£ç è¯·æ±‚çš„åœ°å€åº”è¯¥æ˜¯`identity mapped`ã€‚

ç”±äºè¿™ç§é»˜è®¤è¡Œä¸ºï¼Œä¸éœ€è¦å®šä¹‰æ™®é€šå¯ç¼“å­˜DRAMåŒºåŸŸã€‚

### AArch64: `_arch/aarch64/memory/*`

è¿™äº›æ¨¡å—åŒ…å«äº†`AArch64`çš„`MMU`é©±åŠ¨ç¨‹åºã€‚ç²’åº¦åœ¨è¿™é‡Œè¢«ç¡¬ç¼–ç ä¸ºï¼ˆ`64 KiB`é¡µæè¿°ç¬¦ï¼‰ã€‚

åœ¨`translation_table.rs`ä¸­ï¼Œæœ‰ä¸€ä¸ªå®é™…çš„è½¬æ¢è¡¨ç»“æ„çš„å®šä¹‰ï¼Œå®ƒå¯¹`LVL2`è¡¨çš„æ•°é‡è¿›è¡Œäº†æ³›åŒ–ã€‚
åè€…å–å†³äºç›®æ ‡æ¿çš„å†…å­˜å¤§å°ã€‚è‡ªç„¶åœ°ï¼Œ`BSP`äº†è§£ç›®æ ‡æ¿çš„è¿™äº›ç»†èŠ‚ï¼Œå¹¶é€šè¿‡å¸¸é‡
`bsp::memory::mmu::KernelAddrSpace::SIZE`æä¾›å¤§å°ä¿¡æ¯ã€‚

`translation_table.rs`ä½¿ç”¨è¿™äº›ä¿¡æ¯æ¥è®¡ç®—æ‰€éœ€çš„`LVL2`è¡¨çš„æ•°é‡ã€‚ç”±äºåœ¨`64 KiB`é…ç½®ä¸­ï¼Œ
ä¸€ä¸ª`LVL2`è¡¨å¯ä»¥è¦†ç›–`512 MiB`ï¼Œæ‰€ä»¥åªéœ€è¦å°†`KernelAddrSpace::SIZE`é™¤ä»¥`512 MiB`
ï¼ˆæœ‰å‡ ä¸ªç¼–è¯‘æ—¶æ£€æŸ¥ç¡®ä¿`KernelAddrSpace::SIZE`æ˜¯`512 MiB`çš„å€æ•°ï¼‰ã€‚

æœ€ç»ˆçš„è¡¨ç±»å‹è¢«å¯¼å‡ºä¸º`KernelTranslationTable`ã€‚ä»¥ä¸‹æ˜¯æ¥è‡ª`translation_table.rs`çš„ç›¸å…³ä»£ç ï¼š

```rust
/// A table descriptor for 64 KiB aperture.
///
/// The output points to the next table.
#[derive(Copy, Clone)]
#[repr(C)]
struct TableDescriptor {
    value: u64,
}

/// A page descriptor with 64 KiB aperture.
///
/// The output points to physical memory.
#[derive(Copy, Clone)]
#[repr(C)]
struct PageDescriptor {
    value: u64,
}

const NUM_LVL2_TABLES: usize = bsp::memory::mmu::KernelAddrSpace::SIZE >> Granule512MiB::SHIFT;

//--------------------------------------------------------------------------------------------------
// Public Definitions
//--------------------------------------------------------------------------------------------------

/// Big monolithic struct for storing the translation tables. Individual levels must be 64 KiB
/// aligned, hence the "reverse" order of appearance.
#[repr(C)]
#[repr(align(65536))]
pub struct FixedSizeTranslationTable<const NUM_TABLES: usize> {
    /// Page descriptors, covering 64 KiB windows per entry.
    lvl3: [[PageDescriptor; 8192]; NUM_TABLES],

    /// Table descriptors, covering 512 MiB windows.
    lvl2: [TableDescriptor; NUM_TABLES],
}

/// A translation table type for the kernel space.
pub type KernelTranslationTable = FixedSizeTranslationTable<NUM_LVL2_TABLES>;
```

åœ¨`mmu.rs`ä¸­ï¼Œ`KernelTranslationTable`ç”¨äºåˆ›å»ºå†…æ ¸è¡¨çš„æœ€ç»ˆå®ä¾‹ï¼š

```rust
//--------------------------------------------------------------------------------------------------
// Global instances
//--------------------------------------------------------------------------------------------------

/// The kernel translation tables.
static mut KERNEL_TABLES: KernelTranslationTable = KernelTranslationTable::new();
```

å®ƒä»¬åœ¨`MMU::init()`æœŸé—´é€šè¿‡è°ƒç”¨`KERNEL_TABLES.populate_tt_entries()`è¿›è¡Œå¡«å……ï¼Œ
è¯¥å‡½æ•°åˆ©ç”¨`bsp::memory::mmu::virt_mem_layout().virt_addr_properties()`å’Œä¸€ç³»åˆ—å®ç”¨å‡½æ•°ï¼Œå°†å†…æ ¸é€šç”¨æè¿°ç¬¦è½¬æ¢ä¸º
`AArch64 MMU`ç¡¬ä»¶æ‰€éœ€çš„å®é™…`64 bit`æ•´æ•°æ¡ç›®ï¼Œç”¨äºå¡«å……è½¬æ¢è¡¨æ•°ç»„ã€‚

ä¸€ä¸ªå€¼å¾—æ³¨æ„çš„äº‹æƒ…æ˜¯ï¼Œæ¯ä¸ªé¡µæè¿°ç¬¦éƒ½æœ‰ä¸€ä¸ªç´¢å¼•ï¼ˆ`AttrIndex`ï¼‰ï¼Œå®ƒç´¢å¼•åˆ°[MAIR_EL1]å¯„å­˜å™¨ï¼Œ
è¯¥å¯„å­˜å™¨ä¿å­˜äº†æœ‰å…³ç›¸åº”é¡µé¢çš„ç¼“å­˜å±æ€§çš„ä¿¡æ¯ã€‚æˆ‘ä»¬ç›®å‰å®šä¹‰äº†æ™®é€šå¯ç¼“å­˜å†…å­˜å’Œè®¾å¤‡å†…å­˜ï¼ˆä¸è¢«ç¼“å­˜ï¼‰ã€‚

[MAIR_EL1]: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0500d/CIHDHJBB.html

```rust
impl MemoryManagementUnit {
    /// Setup function for the MAIR_EL1 register.
    fn set_up_mair(&self) {
        // Define the memory types being mapped.
        MAIR_EL1.write(
            // Attribute 1 - Cacheable normal DRAM.
            MAIR_EL1::Attr1_Normal_Outer::WriteBack_NonTransient_ReadWriteAlloc +
        MAIR_EL1::Attr1_Normal_Inner::WriteBack_NonTransient_ReadWriteAlloc +

        // Attribute 0 - Device.
        MAIR_EL1::Attr0_Device::nonGathering_nonReordering_EarlyWriteAck,
        );
    }
```

ç„¶åï¼Œ[Translation Table Base Register 0 - EL1]ä½¿ç”¨`lvl2`è¡¨çš„åŸºåœ°å€è¿›è¡Œè®¾ç½®ï¼ŒåŒæ—¶é…ç½®[Translation Control Register - EL1]ï¼š

```rust
// Set the "Translation Table Base Register".
TTBR0_EL1.set_baddr(KERNEL_TABLES.phys_base_address());

self.configure_translation_control();
```

æœ€åï¼Œé€šè¿‡[System Control Register - EL1]æ‰“å¼€`MMU`ã€‚æœ€åä¸€æ­¥è¿˜å¯ç”¨äº†æ•°æ®å’ŒæŒ‡ä»¤çš„ç¼“å­˜ã€‚

[Translation Table Base Register 0 - EL1]: https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/registers/ttbr0_el1.rs.html
[Translation Control Register - EL1]: https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/registers/tcr_el1.rs.html
[System Control Register - EL1]: https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/registers/sctlr_el1.rs.html

### `kernel.ld`

æˆ‘ä»¬éœ€è¦å°†`code`æ®µå¯¹é½åˆ°`64 KiB`ï¼Œè¿™æ ·å®ƒå°±ä¸ä¼šä¸ä¸‹ä¸€ä¸ªéœ€è¦è¯»/å†™å±æ€§è€Œä¸æ˜¯è¯»/æ‰§è¡Œå±æ€§çš„éƒ¨åˆ†é‡å ã€‚

```ld.s
. = ALIGN(PAGE_SIZE);
__code_end_exclusive = .;
```

è¿™ä¼šå¢åŠ äºŒè¿›åˆ¶æ–‡ä»¶çš„å¤§å°ï¼Œä½†è€ƒè™‘åˆ°ä¸ä¼ ç»Ÿçš„`4 KiB`ç²’åº¦ç›¸æ¯”ï¼Œå®ƒæ˜¾è‘—å‡å°‘äº†é™æ€åˆ†é¡µæ¡ç›®çš„æ•°é‡ï¼Œè¿™æ˜¯ä¸€ä¸ªå°å°çš„ä»£ä»·ã€‚

## åœ°å€è½¬æ¢ç¤ºä¾‹

å‡ºäºæ•™è‚²ç›®çš„ï¼Œå®šä¹‰äº†ä¸€ä¸ªå¸ƒå±€ï¼Œå…è®¸é€šè¿‡ä¸¤ä¸ªä¸åŒçš„è™šæ‹Ÿåœ°å€è®¿é—®`UART`
- ç”±äºæˆ‘ä»¬å¯¹æ•´ä¸ª`Device MMIO`åŒºåŸŸè¿›è¡Œäº†èº«ä»½æ˜ å°„ï¼Œæ‰€ä»¥åœ¨`MMU`æ‰“å¼€åï¼Œå¯ä»¥é€šè¿‡æ–­è¨€å…¶ç‰©ç†åŸºåœ°å€
  ï¼ˆ`0x3F20_1000`æˆ–`0xFA20_1000`ï¼Œå–å†³äºä½¿ç”¨çš„æ˜¯å“ªä¸ªRPiç‰ˆæœ¬ï¼‰æ¥è®¿é—®å®ƒã€‚
- æ­¤å¤–ï¼Œå®ƒè¿˜æ˜ å°„åˆ°ç¬¬ä¸€ä¸ª`512 MiB`ä¸­çš„æœ€åä¸€ä¸ª`64 KiB`æ§½ä½ï¼Œä½¿å…¶å¯ä»¥é€šè¿‡åŸºåœ°å€`0x1FFF_1000`è®¿é—®ã€‚

ä»¥ä¸‹å—å›¾å¯è§†åŒ–äº†ç¬¬äºŒä¸ªæ˜ å°„çš„åº•å±‚è½¬æ¢ã€‚

### ä½¿ç”¨64KiBé¡µæè¿°ç¬¦è¿›è¡Œåœ°å€è½¬æ¢

<img src="../doc/11_page_tables_64KiB.png" alt="Page Tables 64KiB" width="90%">

## é›¶æˆæœ¬æŠ½è±¡

åˆå§‹åŒ–ä»£ç å†æ¬¡æ˜¯å±•ç¤ºRusté›¶æˆæœ¬æŠ½è±¡åœ¨åµŒå…¥å¼ç¼–ç¨‹ä¸­å·¨å¤§æ½œåŠ›çš„ä¸€ä¸ªå¾ˆå¥½çš„ä¾‹å­[[1]][[2]]ã€‚

è®©æˆ‘ä»¬å†æ¬¡çœ‹ä¸€ä¸‹ä½¿ç”¨[aarch64-cpu]crateè®¾ç½®`MAIR_EL1`å¯„å­˜å™¨çš„ä»£ç ç‰‡æ®µï¼š

[1]: https://blog.rust-lang.org/2015/05/11/traits.html
[2]: https://ruudvanasseldonk.com/2016/11/30/zero-cost-abstractions
[aarch64-cpu]: https://crates.io/crates/aarch64-cpu

```rust
/// Setup function for the MAIR_EL1 register.
fn set_up_mair(&self) {
    // Define the memory types being mapped.
    MAIR_EL1.write(
        // Attribute 1 - Cacheable normal DRAM.
        MAIR_EL1::Attr1_Normal_Outer::WriteBack_NonTransient_ReadWriteAlloc +
    MAIR_EL1::Attr1_Normal_Inner::WriteBack_NonTransient_ReadWriteAlloc +

    // Attribute 0 - Device.
    MAIR_EL1::Attr0_Device::nonGathering_nonReordering_EarlyWriteAck,
    );
}
```

è¿™æ®µä»£ç å…·æœ‰è¶…å¼ºçš„è¡¨è¾¾èƒ½åŠ›ï¼Œå®ƒåˆ©ç”¨`traits`ï¼Œä¸åŒçš„`types`å’Œ`constants`æ¥æä¾›ç±»å‹å®‰å…¨çš„å¯„å­˜å™¨æ“ä½œã€‚

æœ€åï¼Œæ­¤ä»£ç æ ¹æ®æ•°æ®è¡¨å°†å¯„å­˜å™¨çš„å‰å››ä¸ªå­—èŠ‚è®¾ç½®ä¸ºç‰¹å®šå€¼ã€‚æŸ¥çœ‹ç”Ÿæˆçš„ä»£ç ï¼Œ
æˆ‘ä»¬å¯ä»¥çœ‹åˆ°ï¼Œå°½ç®¡æœ‰æ‰€æœ‰çš„ç±»å‹å®‰å…¨å’ŒæŠ½è±¡ï¼Œä½†å®ƒå¯ä»¥å½’ç»“ä¸ºä¸¤æ¡æ±‡ç¼–æŒ‡ä»¤ï¼š

```text
   800a8:       529fe089        mov     w9, #0xff04                     // #65284
   800ac:       d518a209        msr     mair_el1, x9
```

## æµ‹è¯•

æ‰“å¼€è™šæ‹Ÿå†…å­˜ç°åœ¨æ˜¯æˆ‘ä»¬åœ¨å†…æ ¸åˆå§‹åŒ–è¿‡ç¨‹ä¸­è¦åšçš„ç¬¬ä¸€ä»¶äº‹ï¼š

```rust
unsafe fn kernel_init() -> ! {
    use memory::mmu::interface::MMU;

    if let Err(string) = memory::mmu::mmu().enable_mmu_and_caching() {
        panic!("MMU: {}", string);
    }
```

ç¨ååœ¨å¼•å¯¼è¿‡ç¨‹ä¸­ï¼Œå¯ä»¥è§‚å¯Ÿåˆ°æœ‰å…³æ˜ å°„çš„æ‰“å°ï¼š

```console
$ make chainboot
[...]
Minipush 1.0

[MP] â³ Waiting for /dev/ttyUSB0
[MP] âœ… Serial connected
[MP] ğŸ”Œ Please power the target now

 __  __ _      _ _                 _
|  \/  (_)_ _ (_) |   ___  __ _ __| |
| |\/| | | ' \| | |__/ _ \/ _` / _` |
|_|  |_|_|_||_|_|____\___/\__,_\__,_|

           Raspberry Pi 3

[ML] Requesting binary
[MP] â© Pushing 64 KiB =========================================ğŸ¦€ 100% 0 KiB/s Time: 00:00:00
[ML] Loaded! Executing the payload now

[    0.811167] mingo version 0.10.0
[    0.811374] Booting on: Raspberry Pi 3
[    0.811829] MMU online. Special regions:
[    0.812306]       0x00080000 - 0x0008ffff |  64 KiB | C   RO PX  | Kernel code and RO data
[    0.813324]       0x1fff0000 - 0x1fffffff |  64 KiB | Dev RW PXN | Remapped Device MMIO
[    0.814310]       0x3f000000 - 0x4000ffff |  17 MiB | Dev RW PXN | Device MMIO
[    0.815198] Current privilege level: EL1
[    0.815675] Exception handling state:
[    0.816119]       Debug:  Masked
[    0.816509]       SError: Masked
[    0.816899]       IRQ:    Masked
[    0.817289]       FIQ:    Masked
[    0.817679] Architectural timer resolution: 52 ns
[    0.818253] Drivers loaded:
[    0.818589]       1. BCM PL011 UART
[    0.819011]       2. BCM GPIO
[    0.819369] Timer test, spinning for 1 second
[     !!!    ] Writing through the remapped UART at 0x1FFF_1000
[    1.820409] Echoing input now
```

## ç›¸æ¯”ä¹‹å‰çš„å˜åŒ–ï¼ˆdiffï¼‰
è¯·æ£€æŸ¥[è‹±æ–‡ç‰ˆæœ¬](README.md#diff-to-previous)ï¼Œè¿™æ˜¯æœ€æ–°çš„ã€‚
